## Microcontroller Databook

## A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.
We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.


Charles E. Sporck
President, Chief Executive Officer
National Semiconductor Corporation

## Wir fühlen uns zu Qualität und Zuverlảssigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfälien zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualităt und die Zuverlăssigkeit der Produkte von National Semiconductor sind unübertroffen.
Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

## La Qualité et La Fiabilité: <br> Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.
Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisảnt des systèmes d'une très grande qualité standard.

## Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.
Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.


Charles E. Sporck
President, Chief Executive Officer National Semiconductor Corporation

# MICROCONTROLLER DATABOOK 

1989 EditionCOP400 FamilyCOP800 Family
COPS Applications
HPCTM Family
HPC Applications
MICROWIRETM and MICROWIRE/PLUSTMPeripherals
Microcontroller Development Support
Appendices/Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| Abuseabletm | FAIRCADTM | MSTTM | SCXTM |
| :---: | :---: | :---: | :---: |
| AnadigTM | Fairtech ${ }^{\text {TM }}$ | Naked-8TM | SERIES/800тM |
| ANS-R-TRANTM | FAST* | National* | Series 9007M |
| APPSTM | 5-Star Service ${ }^{\text {TM }}$ | National Semiconductor* | Series 3000тм |
| ASPECTTM | GENIXTM | National Semiconductor | Series 32000* |
| Auto-Chem DeflasherTM | GNXTM | Corp. ${ }^{\text {P }}$ | Shelf $\mathrm{CLhek}^{\text {TM }}$ |
| ВСРтм | HAMRTM | NAX 800 ${ }^{\text {TM }}$ | SofChekim |
| BI-FETTM | HandiScantm | Nitride Plus ${ }^{\text {TM }}$ | SPIRETM |
| BI-FET IITM | HEX 3000TM | Nitride Plus Oxidetm | STARTM |
| BI-LINETM | НРСТМ | NMLTM | Starlink ${ }^{\text {TM }}$ |
| BIPLANTM | 13 L - | NOBUSTM | STARPLEXTM |
| BLCTM | ICMTM | NSC800TM | Super-Block ${ }^{\text {TM }}$ |
| BLXTM | INFOCHEXTM | NSCISETM | SuperChip ${ }^{\text {P }}$ |
| Brite-LiteTM | Integral ISETM | NSX-16TM | SuperScript ${ }^{\text {TM }}$ |
| BTLTM | Intelisplay ${ }^{\text {TM }}$ | NS-XC-16TM | SYS32TM |
| CheckTrack ${ }^{\text {TM }}$ | ISETM | NTERCOM ${ }^{\text {TM }}$ | TapePak ${ }^{\text {® }}$ |
| CIM ${ }^{\text {TM }}$ | ISE/06TM | NURAM ${ }^{\text {TM }}$ | TDSTM |
| CIMBUSTM | ISE/O8TM | OXISSTM | TeleGate ${ }^{\text {TM }}$ |
| CLASICTM | ISE/16TM | P2CMOSTM | The National Anthem ${ }^{(1)}$ |
| Clock Chek $^{\text {TM }}$ | ISE32TM | PC Mastertm | TimenChek ${ }^{\text {TM }}$ |
| СОМВО'м | ISOPLANARTM | Perfect Watch ${ }^{\text {TM }}$ M | TINATM |
| СОМВО ITM | ISOPLANAR-ZTM | PharmanChekTM | TLCTM |
| COMBO IITM | KeyScantM | PLANTM | TrapezoidalTM |
| COPSTM microcontrollers | LMCMOSTM | PLANAR ${ }^{\text {TM }}$ | TRI-CODETM |
| Datachecker* | M2CMOSTM | Plus-2TM | TRI-POLYTM |
| DENSPAKTM | Macrobus ${ }^{\text {TM }}$ | Polycraftm | TRI-SAFETM |
| DIBTM | Macrocomponent ${ }^{\text {TM }}$ | POSilinkTM | TRI-STATE ${ }^{\text {® }}$ |
| Digitalker* | MAXI-ROM ${ }^{\text {® }}$ | POSitalkerTM | TURBOTRANSCEIVERTM |
| DISCERNTM | MeatrChek ${ }^{\text {TM }}$ | Power + ControlTM | VIPTM |
| DISTILLTM | MenuMaster ${ }^{\text {TM }}$ M | POWERplanar ${ }^{\text {TM }}$ | VR32'm |
| DNR ${ }^{\text {® }}$ | Microbus ${ }^{\text {TM }}$ data bus | QUAD3000TM | WATCHDOGTM |
| DPVM ${ }^{\text {TM }}$ | MICRO-DACTM | QUIKLOOKTM | XMOSTM |
| ELSTARTM | $\mu$ talkertM | RATTM | XPUTM |
| Embedded System | MicrotalkerTM | RTX16TM | Z STARTM |
| ProcessortM | MICROWIRETM | SABRTM | 883B/RETSTM |
| E-Z-LINKTM | MICROWIRE/PLUSTM | ScriptrChekTM | 883S/RETSTM |
| FACTTM | MOLETM |  |  |

IBM ${ }^{\oplus}$ is a registered trademark of International Business Machines Corporation.
PAL© is a registered trademark of and used under license from Monolithic Memories, Inc.
UNIX® is a registered trademark of AT\&T Bell Laboratories.
DECTM, VAXTM and VMSTM are trademarks of Digital Equipment Corporation.
MS-DOSTM is a trademark of Microsoft Corporation.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Natlonal Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

## Microcontroller Introduction

## Practical Solutions to Real Problems

Microcontrollers have always been driven by customer need rather than technological capability.
They were designed to meet specific needs with specific performance in specific applications with specific cost.
That also meant, however, that your choices were limited to what was available on the market-which meant possibly having to compromise your design objectives because you couldn't get exactly the microcontroller you needed.

No more.
Now you can get a microcontroller from National that spans a wide range of system solutions-to go almost anywhere your design imagination takes you.
Whether you need a low-cost 4-bit workhorse or a 16-bit 30 MHz powerhouse, whether you want $1 / 2$ kbyte of ROM or over 64 kbytes, whether you're building a simple singing greeting card or a complex telecommunications network, we have a microcontroller for the job.

With on-board CPU, memory, internal logic, and I/Os, National microcontrollers are helping more and more designers lower system costs and shrink system size.
And as technology brings more peripheral functions onto the chip, including user-programmable memory, fast SRAM, timers, UARTs, comparators, A/D converters, and LAN interfaces, the microcontroller will become the cost-efficient choice for even such real-time "microprocessor" applications as laser printers, ISDN, and digital signal processing. That's why National continues to lead the industry in the development of microcontroller technology.

That's why we have 8 -bit and 16 -bit controller cores.
That's why we're scaling our common $M^{2}$ CMOSTM $^{\text {TM }}$ process for submicron feature sizes, hypermegahertz frequencies, and unparalleled performance levels.
That's why we offer you "Hot-Line" applications support and a 24 -hour-a-day digital information service.
That's why we offer you IBM ${ }^{*}$-PC and DECTM- VAXTMbased development tools and high-level-language (C) compilers
And that's why we've committed the full resources of our company to provide you with the most complete, most reliable, most cost-effective systems solution for all your needs.

This databook is a reflection of that committment.
It will give you an overview of microcontrollers in general and of National's microcontrollers in particular.
It will help you evaluate your microcontroller options from both a business perspective and an engineering perspective.

It will help you make reasoned judgements about selecting the best microcontroller for your needs.
And it will show you what the microcontroller future holds in store for all of us.
If you'd like more information, or you'd like to find out how to put a microcontroller to work in your own application, just contact your local National Semiconductor Sales Office.

## How to Select a Microcontroller

Microcontrollers have evolved far beyond their origins as control chips in calculators.
Today, microcontrollers can be the perfect solution for simplifying a wide range of designs. And for giving those designs a clear competitive advantage in the marketplace.
Whether used for simple logic replacement or as an integral part of a high performance system, a microcontroller can reduce system costs, shrink system size, and shorten system design cycles. And yet deliver performance often superior to "traditional" digital solutions.
Still, all microcontrollers are not created equal. And it's important to consider a number of factors before committing to a particular device:

1. Is the microcontroller optimized for your specific application in terms of speed, performance, features, and cost?
2. Is it code-efficient, and based on a true microcontroller architecture for the highest performance and efficiency?
3. Is it fabricated in the most advanced CMOS process technology, and is it fully scalable to maintain its performance edge in the future?
4. Is it supported by a comprehensive family of development tools that run on standard platforms such as the IBM-PC and DEC VAX?
5. Is it backed by a dedicated team of professionals who are available not only to provide expert training for new users, to get them on-line quickly and efficiently, but also to provide technical guidance for even the most experienced user?
6. Is it designed for the future, with the capability of expanding on-chip functionality.
If you answered "yes" to all these questions, then you already know that there's only one company with the product depth and technology capability to provide you with a microcontroller optimized for your specific application.
National Semiconductor.

You'll find National Microcontrollers in:<br>Laser Printers<br>Disc Controllers<br>Telecommunications Systems<br>Keyboards<br>Airplane Multiplex Systems<br>Car Radios<br>Engine Control Systems<br>Anti-Skid Brake Systems<br>Armaments<br>Factory Automation<br>Medical Equipment<br>Fuses<br>Scales<br>Refrigerators<br>Security Systems<br>Garage Door Openers<br>Camera Aperture Controls<br>Office Copiers<br>Cable TV Converters<br>Televisions<br>Video Recorders<br>Solar Heating Controls<br>Thermostats<br>Climate Control Systems<br>Intelligent Toys<br>Kitchen Timers

## Why Select a National Microcontroller

National has created the most complete selection of 4-, 8-, and 16 -bit microcontrollers of any company in the industry. Which means that no matter what the specific needs of your application are, you can find a National microcontroller to meet them.
Our COP400 family offers the lowest-cost, 4-bit solutions for timing, counting, and control functions.

Our COP800 family offers low-cost, feature-rich, 8 -bit solutions.
And our High Performance microController (НРСТм) family offers the highest performance with the world's fastest 16bit CMOS solution.

### 1.0 COMMON FEATURES FOR A CUSTOM FIT

All our microcontrollers are designed to provide not just a one-time-only solution, but a continuum of solutions to meet the changing demands of your product and the marketplace.
Our COP400 family, for example, which consists of over 60 devices, is designed with a common instruction set, so you can migrate from one member of the family to others without having to recode, so you can take efficient advantage of the application-specific flexibility of the COP400 family's programmable I/O options.
Our COP800 and HPC families, on the other hand, are each designed around a common CPU core that then can be surrounded by a variety of standard functional building blocks such as RAM, ROM, user programmable memory, fast SRAM, DMA, UART, comparator, A/D, HDLC, and I/O.

This unique core approach allows us to offer you a microcontroller with the exact combination of CPU power and peripheral function you need for your specific application. So you don't have to compromise your design parameters by using an inappropriate device, and you don't have to compromise your cost parameters by paying for performance and features you don't need.
This core concept also allows us to bring new microcontroller products to market fast and at a lower cost to help you keep pace with the rapidly changing conditions in your own market.
And it allows us to implement designs for both the COP800 and the HPC cores, for the highest levels of integration and flexibility in your own proprietary design.


### 2.0 TRUE MICROCONTROLLER ARCHITECTURE

Our microcontrollers are designed as true controllers, not modified microprocessors.
The COP400 family is designed with a two-bus Harvard architecture; the COP800 family with a memory-mapped, modified Harvard architecture, and the HPC family with a memory-mapped, von Neumann architecture.
All three control-oriented families, however, are optimized for high code efficiency. Most instructions are only 1 byte long-yet each can typically execute several functions. This "function-dense" code provides a substantial increase in memory efficiency and processing speed.

### 3.0 ADVANCED PROCESS AND PACKAGING TECHNOLOGIES

National offers you not only the right microcontroller for your needs, but also the right process technology for your microcontroller.
COP400 devices are available in both high-speed NMOS and low-power CMOS fabrications, while the higher-performance COP800 and HPC families are both fabricated in National's advanced M²CMOS process.
$\mathrm{M}^{2} \mathrm{CMOS}$. This double-metal CMOS process offers significant design advantages. It combines the speed of NMOS, the ruggedness of bipolar, and the low power consumption of bulk CMOS to produce fast, dense, highly efficient, highly scalable devices for a wide variety of integrated-circuit designs.
It's for these reasons that $\mathrm{M}^{2} \mathrm{CMOS}$ has become the standard process technology for all of National's advanced-
technology LSI and VLSI products, including microprocessors, gate arrays, standard cells, telecommunications devices, linear devices and, of course, microcontrollers.
Post-Metal Programming (PMP). This is a new process technology available from no other semiconductor manufacturer in the world. It offers the fastest, guaranteed prototype programmed-ROM turn-time in the industry.
PMP is a high-energy implantation process that allows microcontroller ROM to be programmed after final metallization.
This is a true innovation, because ROM is usually implemented in the second die layer, with nine or ten other layers then added on top. And that means the ROM pattern must be specified early in the production process, and completed prototype devices won't be available typically for six weeks. With PMP, however, dice can be fully manufactured through metallization and electrical tests (only the passivation layers need to be added), and held in inventory. Which means ROM can be programmed late in the production cycle, making prototypes available in only two weeks!
And production parts can follow in as little as four weeks.
PMP allows you to adapt to fast-changing market conditions and to take maximum advantage of narrow windows of opportunity.
And shorter production lead times can simplify your inventory control and reduce safety stock by up to $\mathbf{2 0 \%}$, giving you significant cost reductions.
Currently, Post-Metal Programming is available for selected members of the COP400 family, and will be expanded to the COP800 and HPC familes in the near future.

Military versions. All National microcontrollers have CMOS parts available in the full military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ).
In addition, parts are available that have been certified under MIL-STD-883, Rev. C, the most rigorous non-JAN screening flow in the electronics industry.
Packaging. One major reason that National microcontrollers demonstrate such consistently high levels of reliability is that we've developed special advanced packaging processes to protect the die.
For example, we've designed a unique leadframe with "locking holes" that helps block any penetrating moisture from reaching the die itself.
And the leadframes themselves are made of an unusual high-strength copper alloy that has a lower thermal resistance ( $\theta_{\mathrm{JA}}$ ) than typical Alloy 42 -leadframes.
We've also employed a unique low-stress, high-purity epoxy molding compound for our packages, which gives them a coefficient of expansion that nearly matches that of the leadframes. As a result, many of our microcontrollers are also offered in plastic packages for military-temperaturerange operation.
Reliability is built-in at the die level as well. Our M ${ }^{2}$ CMOS microcontrollers are fabricated on dedicated lines at our world-class, six-inch wafer-fab facility in Arlington, Texas. With its Class-10 clean rooms and automated-handling system, Arlington has set a standard of reliability equalled by few other companies in the industry.
And this reliability is available to you in a wide variety of microcontroller packages, ranging in size from 20 to 84 pins. Package types include plastic and ceramic DIPs, small outline (S.O.) surface mounts, plastic and ceramic leaded chip carriers, and pin grid arrays.
Or, you can select the world's most advanced, high-density packaging option, TapePakTM.
TapePak comines the advantages of an automated tape-and-reel-type delivery system with built-in testing pads for reliability and a unique plastic package carrier. The result is a surface-mounted package that can be as small as $1 / 10$ the size of conventional surface mounts, with lead spacings of 20 mils.

### 4.0 FULL DEVELOPMENT SUPPORT

Even the right microcontroller, of course, is useless without the right development tool to put that controller to work in your application.
That's why National offers you a full range of development support. Ready-to-run evaluation boards. Emulators. Software. Prototyping devices. Training and seminars for beginning and advanced users. Everything you need to take your design from concept to reality.
And you don't need an expensive, dedicated, development environment to do it. With our development systems, a standard IBM PC or DEC VAX becomes a full-featured platform.
And with our comprehensive library of prewritten routines, from keyboard scanners to Fast Fourier Transforms, you can reduce software programming to a minimum. This "user-friendly" service can help you bring your design to market quickly and cost-effectively.

### 5.0 FULL APPLICATIONS SUPPORT

At National, we believe that applications support should be immediate and "hands-on".
That's why we established the unique Dial-A-Helper program.
With a computer, modem, and telephone, you can tie directly into our Microcontroller Applications Group for fast, direct assistance in developing your design.
You can leave messages on our electronic bulletin board for our Applications Engineers, who will respond to you directly.
You can access applications files.
You can download those files for later reference.
Or, if you're having a real problem, you can actually turn the control of your Microcontroller On-Line Emulator development system over to our engineering staff, who can perform remote diagnostic routines to locate and eliminate any bugs. The point is, when you buy a microcontroller from National, you're buying more than silicon-you're buying the commitment of an entire company of dedicated professionals who share a single goal: to help you put that silicon to work.

### 6.0 THE FUTURE

National's microcontrollers were designed to meet two objectives: to adapt to your evolving needs, and to adapt to evolving technology.
Both "evolutions," however, are leading to the same goal: the complete "system-on-chip" solution.
The key to achieving this goal, of course, is a common, advanced, scalable process technology.
That's why both the COP800 and HPC families are fabricated in our high-performance double-metal CMOS process. This is a highly scalable technology that can accommodate die shrinks to submicron feature sizes, increasing performance and cutting power consumption with each step.
Moreover, because M ${ }^{2}$ CMOS is now the standard process technology for all new National LSI and VLSI devices, the COP800 and HPC cores are able to support one of the broadest range of functional blocks available from any semiconductor manufacturer-all aligned on the same set of design rules.
So you can standardize your designs on just one or two core processors, and, as we introduce new technologies and functions, you can maintain that design knowledge base while taking advantage of these new, higher levels of functional integration.
And because National gives you the option of using standard parts or designing with our functional blocks-both supported by common design tools and a common pro-cess-you can create highly competitive, highly secure, highly optimized solutions in minimal space at minimal cost in minimal time.
And that's the name of the game.

## Product Status Definitions

## Definition of Terms

| Data Sheet Identification | Product Status | Definition |
| :---: | :---: | :---: |
| Advance Information | Formative or In Design | This data sheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Proliminary | First <br> Production | This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| No <br> Identification <br> Moted | Full <br> Production | This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

## Table of Contents

Alphanumeric Index ..... xiv
Section 1 COP400 Family COP400 ..... 1-3
ROM'd Devices
COP210C/COP211C Single-Chip CMOS Microcontrollers ..... 1-8
COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-20
COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers ..... 1-37
COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers ..... 1-52
COP413L/COP313L Single-Chip Microcontrollers ..... 1-73
COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers ..... 1-86
COP414L/COP314L Single-Chip N-Channel Microcontrollers ..... 1-100
COP420/COP421/COP422/COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers ..... $1-115$
COP420L/COP421L/COP422L/COP320L/COP321L/COP322L Single-Chip N -Channel Microcontrollers ..... 1-139
COP424C/COP425C/COP426C/COP324C/COP325C/COP326C and COP444C/COP445C/COP344C/COP345C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-166
COP440/COP441/COP442/COP340/COP341/COP342 Single-Chip N-Channel Microcontrollers ..... 1-186
COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers ..... 1-209
ROMless Devices
COP401L ROMless N-Channel Microcontroller ..... 1-233
COP401L-X13/COP401L-R13 ROMless N-Channel Microcontrollers ..... 1-247
COP402/COP402M ROMless N-Channel Microcontrollers ..... 1-260
COP404 ROMless N-Channel Microcontroller ..... 1-278
COP404C ROMless CMOS Microcontroller ..... 1-285
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-302
COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers ..... 1-316
Section 2 COP800 Family COP800C ..... 2-3
COP820C/COP821C/COP822C/COP840C/COP841C/COP842C/COP620C/ COP621C/COP622C/COP640C/COP641C/COP642C Single-Chip microCMOS Microcontrollers ..... 2-7
COP820CB/COP821CB/COP822CB Single-Chip microCMOS Microcontrollers ..... 2-27
COP8640C/COP8641C/COP8642C/COP8620C/COP8621C/COP8622C Single-Chip microCMOS Microcontrollers ..... 2-28
COP8720C/COP8721C/COP8722C Single-Chip microCMOS Microcontrollers ..... 2-29
COP880 Single-Chip Microcontroller ..... 2-48
COP888CL Single-Chip microCMOS Microcontroller ..... $2-49$
COP888CF Single-Chip microCMOS Microcontroller ..... $2-78$
COP888CG Single-Chip microCMOS Microcontroller ..... 2-109
COP820CP-X/COP840CP-X Piggyback EPROM Microcontrollers ..... 2-145
COP888CLP/COP884CLP Single-Chip microCMOS Microcontrollers ..... 2-154
COP888CFP/COP884CFP Single-Chip microCMOS Microcontrollers ..... 2-164
COP888CGP/COP884CGP Single-Chip microCMOS Microcontrollers ..... 2-176
COP888CLMH Single-Chip microCMOS Microcontroller ..... 2-188
COP888CFMH Single-Chip microCMOS Microcontroller ..... 2-198
COP888CGMH Single-Chip microCMOS Microcontroller ..... 2-209

## Table of Contents ${ }_{\text {(coninues) }}$

Section 3 COPS Applications
COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation Device 444L-EVAL ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COPS Chips ..... 3-77
AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
$A B-15$ Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-453 COPS Based Automobile Instrument Cluster ..... 3-142
AN-454 Automotive Multiplex Wiring ..... 3-147
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-151
AN-560 Kaish Circuit Lockout System ..... 3-160
AN-596 COP800 MathPak ..... 3-165
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-201
Section 4 HPC Family
HPC Introduction ..... 4-3
HPC16083/HPC26083/HPC36083/HPC46083/HPC16003/HPC26003/HPC36003/ HPC46003 High-Performance Microcontrollers ..... 4-5
HPC46083MH High-Performance Microcontroller Emulator ..... 4-37
HPC16164/HPC26164/HPC36164/HPC46164/HPC16104/HPC26104/HPC36104/ HPC46104/HPC16064/HPC26064/HPC36064/HPC46064/HPC16004/ HPC26004/HPC36004/HPC46004 High-Performance Microcontrollers with A/D ..... 4-48
HPC16400/HPC36400/HPC46400 High-Performance Communications Microcontrollers ..... 4-87
HPC16400E/HPC36400E/HPC46400E High-Performance Communications Microcontrollers ..... 4-113
Section 5 HPC Applications
AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC ..... 5-125
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249

## Table of Contents (coninuoc)

Section 5 HPC Applicatlons (Continued)AN-577 Extended Memory Support for HPC5-266
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 5-310
AN-585 High Performance Controller in Information Control Applications ..... 5-322
AN-586 Pulse Width Modulation Using HPC ..... 5-330
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-338
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-344
AN-603 Signed Integer Arithmetic on the HPC ..... 5-354
Section 6 MICROWIRE and MICROWIRE/PLUS Peripherals MICROWIRE and MICROWIRE/PLUS Peripherals Selection Guide ..... 6-3
COP472-3 Liquid Crystal Display Controller ..... 6-7
Section 7 Microcontroller Development Tools
Development Support ..... 7-3
Microcontroller Development Support ..... 7-4
HPC Software Support Package ..... 7-20
ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller ..... 7-30
Section 8 Appendices/Physical Dimensions
Industry Package Cross Reference ..... 8-3
Surface Mount ..... 8-5
PLCC Packaging ..... 8-25
TapePak Packaging ..... 8-29
Physical Dimensions ..... 8-30
Bookshelf
Distributors

## Alpha-Numeric Index

AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
$A B-15$ Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-453 COPS Based Automobile Instrument Cluster ..... 3-142
AN-454 Automotive Multiplex Wiring ..... 3-147
AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC ..... 5-125
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-151
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249
AN-560 Kaish Circuit Lockout System ..... 3-160
AN-577 Extended Memory Support for HPC ..... 5-266
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 5-310
AN-585 High Performance Controller in Information Control Applications ..... 5-322
AN-586 Pulse Width Modulation Using HPC ..... 5-330
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-338
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-344
AN-596 COP800 MathPak ..... 3-165
AN-603 Signed Integer Arithmetic on the HPC ..... 5-354
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-201
COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation Device 444L-EVAL ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COPS Chips ..... 3-77
COP210C Single-Chip CMOS Microcontroller ..... 1-8
COP211C Single-Chip CMOS Microcontroller ..... $1-8$
COP224C Single-Chip CMOS Microcontroller ..... 1-20
COP225C Single-Chip CMOS Microcontroller ..... 1-20
COP226C Single-Chip CMOS Microcontroller ..... 1-20
COP244C Single-Chip CMOS Microcontroller ..... 1-20
COP245C Single-Chip CMOS Microcontroller ..... 1-20
COP310C Single-Chip CMOS Microcontroller ..... 1-37
Alpha-Numeric Index ${ }_{\text {(Conininued) }}$
COP310L Single-Chip N-Channel Microcontroller ..... $1-52$
COP311C Single-Chip CMOS Microcontroller ..... 1-37
COP311L Single-Chip N-Channel Microcontroller ..... 1-52
COP313C Single-Chip CMOS Microcontroller ..... 1-86
COP313CH Single-Chip CMOS Microcontroller ..... 1-86
COP313L Single-Chip Microcontroller ..... 1-73
COP314L Single-Chip N-Channel Microcontroller ..... 1-100
COP320 Single-Chip N-Channel Microcontroller ..... 1-115
COP320L Single-Chip N-Channel Microcontroller ..... 1-139
COP321 Single-Chip N-Channel Microcontroller ..... 1-115
COP321L Single-Chip N-Channel Microcontroller ..... 1-139
COP322 Single-Chip N-Channel Microcontroller ..... 1-115
COP322L Single-Chip N-Channel Microcontroller ..... 1-139
COP324C Single-Chip CMOS Microcontroller ..... 1-166
COP325C Single-Chip CMOS Microcontroller ..... 1-166
COP326C Single-Chip CMOS Microcontroller ..... 1-166
COP340 Single-Chip N-Channel Microcontroller ..... 1-186
COP341 Single-Chip N-Channel Microcontroller ..... 1-186
COP342 Single-Chip N-Channel Microcontroller ..... 1-186
COP344C Single-Chip CMOS Microcontroller ..... 1-166
COP344L Single-Chip N-Channel Microcontroller ..... 1-209
COP345C Single-Chip CMOS Microcontroller ..... 1-166
COP345L Single-Chip N-Channel Microcontroller ..... 1-209
COP400 ..... 1-3
COP401L ROMless N -Channel Microcontroller ..... 1-233
COP401L-R13 ROMless N-Channel Microcontroller ..... 1-247
COP401L-X13 ROMless N -Channel Microcontroller ..... 1-247
COP402 ROMless N -Channel Microcontroller ..... 1-260
COP402M ROMless N-Channel Microcontroller ..... 1-260
COP404 ROMless N -Channel Microcontroller ..... 1-278
COP404C ROMless CMOS Microcontroller ..... 1-285
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-302
COP410C Single-Chip CMOS Microcontroller ..... 1-37
COP410L Single-Chip N-Channel Microcontroller ..... 1-52
COP411C Single-Chip CMOS Microcontroller ..... 1-37
COP411L Single-Chip N-Channel Microcontroller ..... 1-52
COP413C Single-Chip CMOS Microcontroller ..... 1-86
COP413CH Single-Chip CMOS Microcontroller ..... $1-86$
COP413L Single-Chip Microcontroller ..... 1-73
COP414L Single-Chip N-Channel Microcontroller ..... 1-100
COP420 Single-Chip N-Channel Microcontroller ..... 1-115
COP420L Single-Chip N-Channel Microcontroller ..... 1-139
COP420P Piggyback EPROM Microcontroller ..... 1-316
COP421 Single-Chip N-Channel Microcontroller ..... 1-115
COP421L Single-Chip N-Channel Microcontroller ..... 1-139
COP422 Single-Chip N-Channel Microcontroller ..... 1-115
COP422L Single-Chip N-Channel Microcontroller ..... 1-139
COP424C Single-Chip CMOS Microcontroller ..... 1-166
COP425C Single-Chip CMOS Microcontroller ..... 1-166
COP426C Single-Chip CMOS Microcontroller ..... 1-166
COP440 Single-Chip N-Channel Microcontroller ..... 1-186

## Alpha-Numeric Index ${ }_{\text {(Continueq) }}$

COP441 Single-Chip N-Channel Microcontroller ..... 1-186
COP442 Single-Chip N-Channel Microcontroller ..... 1-186
COP444C Single-Chip CMOS Microcontroller ..... 1-166
COP444CP Piggyback EPROM Microcontroller ..... 1-316
COP444L Single-Chip N-Channel Microcontroller ..... 1-209
COP444LP Piggyback EPROM Microcontroller ..... 1-316
COP445C Single-Chip CMOS Microcontroller ..... 1-166
COP445L Single-Chip N-Channel Microcontroller ..... 1-209
COP472-3 Liquid Crystal Display Controller ..... 6-7
COP620C Single-Chip microCMOS Microcontroller ..... 2-7
COP621C Single-Chip microCMOS Microcontroller ..... $2-7$
COP622C Single-Chip microCMOS Microcontroller ..... 2-7
COP640C Single-Chip microCMOS Microcontroller ..... 2-7
COP641C Single-Chip microCMOS Microcontroller ..... 2-7
COP642C Single-Chip microCMOS Microcontroller ..... 2-7
COP820C Single-Chip microCMOS Microcontroller ..... 2-7
COP820CB Single-Chip microCMOS Microcontroller ..... 2-27
COP820CP-X Piggyback EPROM Microcontroller ..... 2-145
COP821C Single-Chip microCMOS Microcontroller ..... 2-7
COP821CB Single-Chip microCMOS Microcontroller ..... 2-27
COP822C Single-Chip microCMOS Microcontroller ..... 2-7
COP822CB Single-Chip microCMOS Microcontroller ..... 2-27
COP840C Single-Chip microCMOS Microcontroller ..... 2-7
COP840CP-X Piggyback EPROM Microcontroller ..... 2-145
COP841C Single-Chip microCMOS Microcontroller ..... 2-7
COP842C Single-Chip microCMOS Microcontroller ..... 2-7
COP880 Single-Chip Microcontroller ..... 2-48
COP884CFP Single-Chip microCMOS Microcontroller ..... 2-164
COP884CGP Single-Chip microCMOS Microcontroller ..... 2-176
COP884CLP Single-Chip microCMOS Microcontroller ..... 2-154
COP888CF Single-Chip microCMOS Microcontroller ..... 2-78
COP888CFMH Single-Chip microCMOS Microcontroller ..... 2-198
COP888CFP Single-Chip microCMOS Microcontroller ..... 2-164
COP888CG Single-Chip microCMOS Microcontroller ..... 2-109
COP888CGMH Single-Chip microCMOS Microcontroller ..... 2-209
COP888CGP Single-Chip microCMOS Microcontroller ..... 2-176
COP888CL Single-Chip microCMOS Microcontroller ..... 2-49
COP888CLMH Single-Chip microCMOS Microcontroller ..... 2-188
COP888CLP Single-Chip microCMOS Microcontroller ..... 2-154
COP8620C Single-Chip microCMOS Microcontroller ..... 2-28
COP8621C Single-Chip microCMOS Microcontroller ..... 2-28
COP8622C Single-Chip microCMOS Microcontroller ..... 2-28
COP8640C Single-Chip microCMOS Microcontroller ..... 2-28
COP8641C Single-Chip microCMOS Microcontroller ..... 2-28
COP8642C Single-Chip microCMOS Microcontroller ..... 2-28
COP8720C Single-Chip microCMOS Microcontroller ..... 2-29
COP8721C Single-Chip microCMOS Microcontroller ..... 2-29
COP8722C Single-Chip microCMOS Microcontroller ..... 2-29
Development Support ..... 7-3
HPC Software Support Package ..... 7-20
HPC16003 High-Performance Microcontroller ..... 4-5

## Alpha-Numeric Index ${ }_{\text {(Continued) }}$

HPC16004 High-Performance Microcontroller with A/D ..... 4-48
HPC16064 High-Performance Microcontroller with A/D ..... 4-48
HPC16083 High-Performance Microcontroller ..... 4-5
HPC16104 High-Performance Microcontroller with A/D ..... 4-48
HPC16164 High-Performance Microcontroller with A/D ..... 4-48
HPC16400 High-Performance Communications Microcontroller ..... 4-87
HPC16400E High-Performance Communications Microcontroller ..... 4-113
HPC26003 High-Performance Microcontroller ..... 4-5
HPC26004 High-Performance Microcontroller with A/D ..... 4-48
HPC26064 High-Performance Microcontroller with A/D ..... 4-48
HPC26083 High-Performance Microcontroller ..... 4-5
HPC26104 High-Performance Microcontroller with A/D ..... 4-48
HPC26164 High-Performance Microcontroller with A/D ..... 4-48
HPC36003 High-Performance Microcontroller ..... 4-5
HPC36004 High-Performance Microcontroller with A/D ..... 4-48
HPC36064 High-Performance Microcontroller with A/D ..... 4-48
HPC36083 High-Performance Microcontroller ..... 4-5
HPC36104 High-Performance Microcontroller with A/D ..... 4-48
HPC36164 High-Performance Microcontroller with A/D ..... 4-48
HPC36400 High-Performance Communications Microcontroller ..... 4-87
HPC36400E High-Performance Communications Microcontroller ..... 4-113
HPC46003 High-Performance Microcontroller ..... 4-5
HPC46004 High-Performance Microcontroller with A/D ..... 4-48
HPC46064 High-Performance Microcontroller with A/D ..... 4-48
HPC46083 High-Performance Microcontroller ..... 4-5
HPC46083MH High-Performance Microcontroller Emulator ..... 4-37
HPC46104 High-Performance Microcontroller with A/D ..... 4-48
HPC46164 High-Performance Microcontroller with A/D ..... 4-48
HPC46400 High-Performance Communications Microcontroller ..... 4-87
HPC46400E High-Performance Communications Microcontroller ..... 4-113
ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller ..... 7-30
Microcontroller Development Support ..... 7-4

## Section 1

 COP400 FamilySection 1 Contents
COP400 ..... 1-3
COP210C/COP211C Single-Chip CMOS Microcontrollers ..... 1-8
COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS
Microcontrollers ..... 1-20
COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers ..... 1-37
COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers ..... 1-52
COP413L/COP313L Single-Chip Microcontrollers ..... 1-73
COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers ..... $1-86$
COP414L/COP314L Single-Chip N-Channel Microcontrollers ..... 1-100
COP420/COP421/COP422/COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers ..... 1-115
COP420L/COP421L/COP422L/COP320L/COP321L/COP322L Single-Chip N-Channel Microcontrollers ..... 1-139
COP424C/COP425C/COP426C/COP324C/COP325C/COP326C and COP444C/COP445C/COP344C/COP345C Single-Chip 1k and 2k CMOS Microcontrollers ..... 1-166
COP440/COP441/COP442/COP340/COP341/COP342 Single-Chip N-Channel Microcontrollers ..... 1-186
COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers ..... 1-209
COP401L ROMless N-Channel Microcontroller ..... 1-233
COP401L-X13/COP401L-R13 ROMless N -Channel Microcontrollers ..... 1-247
COP402/COP402M ROMless N-Channel Microcontrollers ..... 1-260
COP404 ROMless N-Channel Microcontroller ..... 1-278
COP404C ROMless CMOS Microcontroller ..... 1-285
COP404LSN-5 ROMless N-Channel Microcontroller ..... 1-302
COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers ..... 1-316

## The 4-Bit COP400 Family: Optimized for Low-Cost Control

National's COP400 family offers the broadest range of lowpriced, 4-bit microcontrollers on the market.

## Key Features

- High-performance 4-bit microcontroller
- $4 \mu \mathrm{~s}-16 \mu \mathrm{~s}$ instruction-cycle time
- ROM-efficient instruction set
- On-chip ROM from 0.5 k to $2 k$
- On-chip RAM from $32 \times 4$ to $160 \times 4$
- More than 60 compatible devices in family
- Common pin-outs
- NMOS and P2CMOSTM
- MICROWIRETM serial interface
- Wide operating voltage range: +2.4 V to +6.3 V
- Military temp range available: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- 20- to 28 -pin packages
(incl. 20-, 24-pin SO and 28-pin PLCC)
And far from being "old technology," 4-bit microcontrollers are meeting significant market needs in more applications than ever before. In fact, National shipped more than 40 million 4-bit devices last year alone. The reason for the continuing strength of the COP400 family is its versatility. You can select from over 60 different, compatible devices. You can select devices with unit costs below 50 cents-the lowest-priced microcontrollers in the world. You can select devices with a wide variety of ROM and RAM combinations, from 0.5k ROM and $32 \times 4$ RAM to 2 k ROM and $160 \times 4$ RAM.
And every COP400 family member shares the same powerful, ROM-efficient instruction set and the same pin-out, so you can migrate between devices without re-engineering.
And like all of National's microcontrollers, the COP400 can be optimized to meet your specific application needs, with a variety of I/O options, pin-outs, and package types, from DIPs to SMDs.
COPSTM microcontrollers can be used to replace discrete logic in high-volume consumer products and low-volume industrial products allowing you to add features, miniaturize and reduce component count.


## Key Applications

- Consumer electronics
- Automotive
- Industrial control
- Toys/games
- Telephones


## Wide Acceptance

COPS wide acceptance comes from innovative products. National has built on this established family with continued and enhanced devices.

- The first under-a-dollar microcontroller led to a broader range of automotive and consumer applications.
- The first high-speed, low-power CMOS microcontrollers with 0.5 k ROM provides design flexibility at low cost.
- The first microcontroller implementing MICROWIRE/ PLUSTM allowing two-way communication across only three lines.
- The first under $\$ .50$ microcontroller providing excellent cost/performance benefits for applications impossible before.
- The first microcontroller implementing Post-Metal Programming (PMPTM) for quick turns prototyping and production.


## PMP

Post-Metal Programming (PMP), another NSC microcontroller first. Takes advantage of:

- Seasonal or volatile market demand
- Narrow windows of opportunity in highly competitive markets
- Simplified inventory control
- Reduced safety stock

Get all the advantages of custom-programmed microcontrollers with all the business advantages of low cost, quickturn prototyping and production.
The secret is an entirely new process technology called Post-Metal Programming.

PMP (Continued)

## INSIDE PMP

Post-Metal Programming is a high energy implantation process that allows the ROM layer of a microcontroller to be programmed after final metallization. That means every die layer can be fully fabricated, except for the passivation layers, and held in inventory. Then when you request a ROM pattern, a ROM implant mask is generated and the buried ROM layer is programmed with an ion beam.
The wafer is passivated and cut into dice which are then packaged on a quick-turn line.
So in only two weeks, you've got prototypes.

## 4-WEEK PRODUCTION QUANTITIES

Wafer fab accounts for the majority of prototyping and production time for integrated circuits.
With PMP, however, the dice are essentially complete and in inventory.
So we can take your approved prototypes right into full production in as little as four weeks.

## WINNING THE TIME-TO-MARKET RACE

The electronics market won't wait for anyone. If your competitors make a move, you've got to respond now.
You can't wait around for proof-of-design prototypes. Even a week can make a difference between success or failure. Between gaining market share or losing it. Between staying ahead of the other guys or falling behind. With PMP, you can stretch that lead by weeks. In fact, if you compare the quick-turn PMP process to conventional prototype-and-production timetables, you'll see that you can actually gain as much as $31 / 2$ months over your competitors/

## NO EXTRA COST

PMP is available at no extra cost.
Compare that with the traditional "alternative" for quick-turn prototyping of user-programmable ROM. EPROM and EEPROM can easily drive your unit costs up to as much as \$6!
And when you consider the additional cost-savings of being able to reduce your safety stock in inventory, knowing you can get quick-turns in a few weeks, the PMP process and

National Semiconductor microcontrollers not only make good engineering sense, they make good business sense.

## System Solutions

The COP400 family provides a flexible, cost-effective system solutions to all applications requiring timing, counting, or control functions.
And, bottom line, if a 4-bit controller can do the job, why pay more?

## Development Support

## DEVELOPMENT SYSTEM

The Microcomputer On-Line Emulator Development System is a low cost development system and emulator for COPs microcontroller products. The Development System consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the COP400 Development System is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem or to connect to other Development Systems in a multi-Development System environment.
The Development System can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.
See AN-456 for more information.

## HOW TO ORDER

To order a complete development package; select the section for the microcontroller to be developed and order the parts listed.

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :---: |
| COP400 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COPS-PB1 | Personality Board | COP400 Personality Board <br> Users Manual | $420408189-001$ |
|  | MOLE-COPS-IBM | Assembler Software <br> for IBM | COP400 Software Users <br> Manual and Software Disk <br> PC-DOS <br> Communications Software <br> Users Manual | $4424409497-002$ |
|  |  |  |  | $420040416-001$ |

## COP400 Family of Microcontrollers

| $\begin{aligned} & \text { Commercial } \\ & \text { Temp Version } \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | Industrial Temp Version $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Military } \\ \text { Temp Version } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Technology | Description |  | Features |  |  |  |  |  |  |  |  | Development Tools |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Memory |  | 1/0 |  | Interrupt | Stack | Time <br> Base <br> Counter | $\begin{gathered} \text { Micro } \\ \text { Bus } \end{gathered}$ | Typ. 5V Operat. Power | Max Standby at 3.3V | $\left\lvert\, \begin{gathered} \text { Size } \\ \text { (Pins) } \end{gathered}\right.$ | ROMIess Device | Piggyback |  |
|  |  |  |  | $\begin{gathered} \text { ROM } \\ \text { (Bytes) } \end{gathered}$ | $\begin{gathered} \text { RAM } \\ \text { (Digits) } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { Pins } \end{aligned}$ | $\begin{gathered} \text { Serial } \\ 1 / 0 \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| COP413L* | COP313L |  | NMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | $\begin{array}{\|c} \text { COP401L- } \\ \text { X13/R13 } \end{array}$ |  | 1-73 |
| COP414L* | COP314L |  | NMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | COP401LN |  | 1-100 |
| COP410L | COP310L |  | NMOS Low Power | 0.5k | 32 | 19 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 24 | COP401LN |  | 1-52 |
| COP411L | COP311L |  | NMOS Low Power | 0.5k | 32 | 16 | Yes | No | 2 Level | No | No | 15 mW | 7.5 mW | 20 | COP401LN |  | $1-52$ |
| COP413C | COP313C |  | CMOS Low Power | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-86 |
| COP413CH | COP313CH |  | CMOS Hi Speed | 0.5k | 32 | 15 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-86 |
| COP410C | COP310C | COP210C (Note 1) | CMOS Hi Speed | 0.5k | 32 | 19 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-37 |
| COP411C | COP311C | COP211C (Note 1) | CMOS Hi Speed | 0.5k | 32 | 16 | Yes | No | 2 Level | No | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-37 |
| COP420 | COP320 |  | NMOS Hi Speed | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | No | 100 mW | N/A mW | 28 | COP402N | COP420P | 1-115 |
| COP421 | COP321 |  | NMOS Hi Speed | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 100 mW | N/A mW | 24 | COP402N | COP420P | 1-115 |
| COP422 | COP322 |  | NMOS Hi Speed | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 100 mW | N/A mW | 20 | COP402N | COP420P | 1-115 |
| COP424C* | COP324C | COP224C (Note 2) | CMOS Hi Speed | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | Yes | 1 mW | 0.1 mW | 28 | COP404CN | COP444CP | 1-166 |
| COP425C* | COP325C | COP225C (Note 2) | CMOS Hi Speed | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-166 |
| COP426C* | COP326C | COP226C (Note 2) | CMOS Hi Speed | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 20 | COP404CN | COP444CP | 1-166 |
| COP420L* | COP320L |  | NMOS Low Power | 1.0k | 64 | 23 | Yes | 1 Source | 3 Level | Yes | Yes | 45 mW | 9.9 mW | 28 | COP404LSN-5 | COP444LP | 1-139 |
| COP421L* | COP321L |  | NMOS Low Power | 1.0k | 64 | 19 | Yes | No | 3 Level | Yes | No | 45 mW | 9.9 mW | 24 | COP404LSN-5 | COP444LP | 1-139 |
| COP422L* | COP322L |  | NMOS Low Power | 1.0k | 64 | 16 | Yes | No | 3 Level | Yes | No | 45 mW | 9.9 mW | 20 | COP404LSN-5 | COP444LP | 1-139 |
| COP440 | COP340 |  | NMOS Hi Speed | 2.0k | 160 | 35 | Yes | 4 Sources | 4 Level | Yes | Yes | 205 mW | 9.9 mW | 40 | COP404N | COP440R | 1-186 |
| COP441 | COP341 |  | NMOS Hi Speed | 2.0k | 160 | 23 | Yes | 4 Sources | 4 Level | Yes | Yes | 205 mW | 9.9 mW | 28 | COP404N | COP440R | 1-186 |
| COP442 | COP342 |  | NMOS Hi Speed | 2.0k | 160 | 19 | Yes | 2 Sources | 2 Level | Yes | No | 205 mW | 9.9 mW | 24 | COP404N | COP440R | 1-186 |
| COP444C* | COP344C | COP244C (Note 2) | CMOS Hi Speed | 2.0k | 128 | 23 | Yes | 1 Source | 3 Leve! | Yes | Yes | 1 mW | 0.1 mW | 28 | COP404CN | COP444CP | 1-166 |
| COP445C* | COP345C | COP245C (Note 2) | CMOS Hi Speed | 2.0 k | 128 | 19 | Yes | No | 3 Level | Yes | No | 1 mW | 0.1 mW | 24 | COP404CN | COP444CP | 1-166 |
| COP444L | COP344L |  | NMOS Low Power | 2.0k | 128 | 23 | Yes | 1 Source | 3 Level | Yes | No | 65 mW | 9.9 mW | 28 | COP404LSN-6 | COP444LP | 1-209 |
| COP445L | COP345L |  | NMOS Low Power | 2.0k | 128 | 19 | Yes | No | 3 Level | Yes | No | 65 mW | 9.9 mW | 24 | COP404LSN-6 | COP444LP | 1-209 |

Note 1: Datasheet found on page 1-8.
Note 2: Datasheet found on page 1-20
*Microcontrollers available with Quick-Turns Post-Metal Programming (PMP)

The 4-Bit COP400 Family

## COPS Family Development Tools



## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

Order P/N: MOLE-DIAL-A-HLP
Information System Package Contains
DIAL-A-HELPER Users Manual P/N
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

DIAL-A-HELPER


USER STIE

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 baud |
|  | Set-Up: | Length: $\quad 8$-bit |
|  |  | Parity: $\quad$ None |
|  |  | Stop bit: $\quad 1$ |
|  | Operation: | 24 hrs., 7 days |

NATIONAL SEMICONDUCTOR STE

## COP210C/COP211C Single-Chip CMOS Microcontrollers

## General Description

The COP210C and COP211C fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly, silicon-gate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP211C is identical to the COP210C but with 16 I/O lines instead of 20. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized control-ler-oriented processor at a low end-product cost.
The COP404C should be used for exact emulation.

## Features

- Lowest power dissipation ( $500 \mu \mathrm{~W}$ typical)

■ Low cost

- Power-saving HALT mode with Continue function
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 20 I/O lines (COP210C)
- Two-level subroutine stack
- DC to $4.4 \mu \mathrm{~s}$ instruction time

■ Single supply operation ( 4.5 V to 5.5 V )

- General purpose and TRI-STATE ${ }^{\text {® }}$ outputs
- Internal binary counter register with MICROWIRETM compatible serial I/O
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of the COP400 family
- Military temperature $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ devices


## Block Diagram



TL/DD/8444-1
FIGURE 1. COP210C

## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Maximum Allowable Voltage
$V_{C C}=6 \mathrm{~V}$
Voltage at Any Pin $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Allowable Source Current
25 mA
25 mA
Total Allowable Sink Current
150 mW
Maximum Allowable Power Consumption
Maximum Allowable Power Consumption

| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 | 5.5 | V |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \left(\mathrm{t}_{\mathrm{c}} \text { is instruction cycle time }\right) \end{aligned}$ |  | 4 | mA |
| Power Supply Ripple (Notes 3, 4) | Peak to Peak |  | 0.25 | V |
| HALT Mode Current (Note 2) | $V_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz}$ |  | 120 | $\mu \mathrm{A}$ |
| Input Voltage Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Hi-Z Input Leakage |  | -10 | +10 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs (except CKO) $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.7 \\ V_{C C}-0.2 \end{gathered}$ | $\begin{aligned} & 0.6 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Allowable Sink/Source Current per Pin (Note 5) |  |  | 5 | mA |
| CKO Current Levels (As Clock Out) | $\begin{aligned} & \mathrm{CKI}=\mathrm{V}_{\text {CC }}, V_{\text {OUT }}=V_{C C} \\ & C K I=O V, V_{\text {OUT }}=O V \end{aligned}$ | $\begin{gathered} 0.2 \\ 0.4 \\ 0.8 \\ -0.2 \\ -0.4 \\ -0.8 \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Loading on CKO (as HALT I/O pin) |  |  | 50 | pF |
| Current Needed to Override HALT (Note 6) <br> To Continue To Halt | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -10 | +10 | $\mu \mathrm{A}$ |

Note 1: Supply Current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with 5 k resistors. See current drain equation.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to Vcc. L lines in TRI-STATE mode and tied to ground, all other outputs low and tied to ground.
Note 3: Voltage change must be less than 0.25 V in a 1 ms period.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: SO Output sink current must be limited to keep $V_{\text {OL }}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$.
Note 6: When forcing HALT, current is only needed for a short time (approximatey 200 ns ) to flip the HALT flip-flop.

AC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) |  | 4.4 | DC | $\mu \mathrm{s}$ |
| Operating CKI $\div 4$ mode <br> Frequency $\div 8$ mode <br>  $\div 16$ mode |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 1.8 \\ & 3.6 \end{aligned}$ | MHz <br> MHz <br> MHz |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{array}{ll} R=30 \mathrm{k} \pm 5 \% & \\ C=82 \mathrm{pF} \pm 5 \% & (\div 4 \text { Mode }) \\ \hline \end{array}$ | 6 | 18 | $\mu \mathrm{S}$ |
| Inputs (See Figure 3) tsetup (Note 4) $\qquad$ | $\left.\begin{array}{l}\text { G Inputs } \\ \text { SIInput } \\ \text { All Others }\end{array}\right\} \quad V_{C C} \geq 4.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{tc} / 4+0.8 \\ 0.33 \\ 1.9 \\ 0.40 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Propagation Delay tPD1, $\mathrm{t}_{\mathrm{PD}}$ | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ |  | 1.4 | $\mu \mathrm{S}$ |

## Connection Diagrams



TL/DD/8444-2
Order Number COP211C-XXX/D,
See NS Hermetic Package Number D20A
Order Number COP211C-XXX/N, See NS Molded Package Number N20A

Order Number COP211C-XXX/WM
See NS Surface Mount Package Number M20B

| S.O. Wide and DIP |  |  |  |
| :---: | :---: | :---: | :---: |
| GND -1 |  | 24 | -DO |
| CXO - 2 |  | 23 | 01 |
| CKI - 3 |  | 22 | D2 |
| RESET - 4 |  | 21 | - 03 |
| L7-5 |  | 20 | - G3 |
| 16 - 6 |  | 19 | - 62 |
| L5-7 | COPZIOC | 18 | G1 |
| 14.8 |  | 17 | GO |
| VCC - 9 |  | 16 | -SK |
| L3-10 |  | 15 | - SO |
| L2-11 |  | 14 | SI |
| 11-12 |  | 13 | L0 |

TL/DD/8444-3
Order Number COP210C-XXX/D, See NS Hermetic Package Number D24C Order Number COP210C-XXX/N, See NS Molded Package Number N24A

Order Number COP210C-XXX/WM See NS Surface Mount Package Number M24B

## Pin Descriptions

| Pin | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8-bit bidirectional I/O port with TRI-STATE | SK | Logic-controlled clock |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4-bit bidirectional I/O port |  | (or general purpose output) |
|  | ( $\mathrm{G}_{2}-\mathrm{G}_{0}$ for 20-pin package) | CKI | System oscillator input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4-bit general purpose output port ( $\mathrm{D}_{1}-\mathrm{D}_{0}$ for 20-pin package) | CKO | Crystal oscillator output, or HALT mode I/O port (24-pin package only) |
| SI | Serial input (or counter input) | RESET | System reset input |
| SO | Serial output (or general purpose output) | $V_{C C}$ | System power supply |
|  |  | GND | System Ground |

FIGURE 2


## Functional Description

A block diagram of the COP210C is given in Figure 1．Data paths are illustrated in simplified form to depict how the vari－ ous logic elements communicate with each other in imple－ menting the instruction set of the device．Positive logic is used．When a bit is set，it is a logic＂ 1 ＂；when a bit is reset，it is a logic＂ 0 ＂．

## PROGRAM MEMORY

Program memory consists of a 512－byte ROM．As can be seen by an examination of the COP210C／211C instruction set，these words may be program instructions，program data，or ROM addressing data．Because of the special char－ acteristics associated with the JP，JSRP，JID，and LQID in－ structions，ROM must often be thought of as being orga－ nized into 8 pages of 64 words（bytes）each．

## ROM ADDRESSING

ROM addressing is accomplished by a 9 －bit PC register．Its binary value selects one of the 5128 －bit words contained in ROM．A new address is loaded into the PC register during each instruction cycle．Unless the instruction is a transfer of control instruction，the PC register is loaded with the next sequential 9 －bit binary count value．Two levels of subroutine nesting are implemented by two 9 －bit subroutine save regis－ ters，SA and SB．
ROM instruction words are fetched，decoded，and executed by the instruction decode，control and skip logic circuitry．

## DATA MEMORY

Data Memory consists of a 128－bit RAM，organized as four data registers of $8 \times 4$－bit digits．RAM addressing is imple－ mented by a 6 －bit B register whose upper two bits（ Br ）se－ lects one of four data registers and lower three bits of the 4－ bit Bd select one of eight 4 －bit digits in the selected data register．While the 4－bit contents of the selected RAM digit $(\mathrm{M})$ are usually loaded into or from，or exchanged with，the A register（accumulator），they may also be loaded into the $Q$ latches or loaded from the L ports．RAM addressing may also be performed directly by the XAD 3， 15 instruction．The Bd register also serves as a source register for 4－bit data sent directly to the D outputs．
The most significant bit of Bd is not used to select a RAM digit．Hence，each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4．The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15，but not between 7 and 8 （see Table III）．

## INTERNAL LOGIC

The internal logic of the COP210C／211C is designed to en－ sure fully static operation of the device．
The 4－bit A register（accumulator）is the source and destina－ tion register for most I／O，arithmetic，logic and data memory access operations．It can also be used to load the Bd por－ tion of the $B$ register，to load four bits of the 8 －bit $Q$ latch data and to perform data exchanges with the SIO register．
The 4－bit adder performs the arithmetic and logic functions of the COP210C／211C，storing its results in A．It also out－ puts the carry information to a 1 －bit carry register，most of－ ten employed to indicate arithmetic overflow．The C register， in conjunction with the XAS instruction and the EN register， also serves to control the SK output．C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time．（See XAS instruction and EN register description below．）


TL／DD／8444－5
FIGURE 4．RAM Digit Address to Physical RAM Digit Mapping
The $G$ register contents are outputs to four general purpose bidirectional I／O ports．
The $Q$ register is an internal，latched， 8 －bit register，used to hold data loaded from RAM and A，as well as 8－bit data from ROM．Its contents are output to the LI／O ports when the L drivers are enabled under program control．（See LE1 instruc－ tion．）
The eight $L$ drivers，when enabled，output the contents of latched $Q$ data to the L I／O ports．Also，the contents of $L$ may be read directly into A and RAM．
The SIO register functions as a 4－bit serial－in／serial－out shift register or as a binary counter，depending upon the con－ tents of the EN register．（See EN register description below．）Its contents can be exchanged with A ，allowing it to input or output a continuous serial data stream．With SIO functioning as a serial－in／serial－out shift register and SK as a sync clock，the COP210C／211C is MICROWIRE compatible．
The $D$ register provides four general purpose outputs and is used as the destination register for the 4－bit contents of Bd． The XAS instruction copies C into the SKL latch．In the counter mode，SK is the output of SKL；in the shift register mode，SK is a sync clock，inhibited when SKL is a logic＂ 0 ＂．
The EN register is an internal 4－bit register loaded under program control by the LEl instruction．The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register（EN3－ENO）．
1．The least significant bit of the enable register，ENO，se－ lects the SIO register as either a 4－bit shift register or as a 4－bit binary counter．With ENO set，SIO is an asynchro－ nous binary counter，decrementing its value by one upon each low－going pulse（＂ 1 ＂to＂ 0 ＂）occurring on the SI input．Each pulse must be at least two instruction cycles wide．SK outputs the value of SKL．The SO output is equal to the value of EN3．With ENO reset，SIO is a serial shift register，shifting left each instruction cycle time．The data present at SI is shifted into the least significant bit of SIO．SO can be enabled to output the most significant bit of SIO each instruction cycle time．（See 4，below．）The SK output becomes a logic－controlled clock．

TABLE I. Enable Register Modes - Bits ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :--- | :--- | :---: | :--- |
| 0 | 0 | Shift Register | Input to Shift | 0 | If SKL $=1$, SK $=$ clock |
| 0 | 1 | Shift Register | Register | Input to Shift | Serial |
| If SKL $=0$, SK $=0$ |  |  |  |  |  |
|  |  |  | Register | out | If SKL $=0$, SK $=$ clock |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK $=$ SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK $=$ SKL |

2. EN1 is not used, it has no effect on the COP210C/211C.
3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the LI/O ports in a high impedance input state.
4. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected), SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shuritu inrough SIO and can be exchanged with $A$ via an XAS instruction but SO remains reset to " 0 ".

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the $\overline{\text { RESET input, providing it stays low for at }}$ least three instruction cycle times.
When $\mathrm{V}_{\mathrm{CC}}$ power is applied, the internal reset logic will keep the chip in initialization mode for up to 2500 instruction cycles. If the CKI clock is running at a low frequency, this could take a long time, therefore, the internal logic should be disabled by a mask option with initialization controlled solely by RESET pin.
Note: If CKI clock is less than 32 kHz , the internal reset logic (Option 25=1) must be disabled and the external RC network must be present.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear $A$ register).


TL/DD/8444-6
RC > $5 \times$ Power Supply Rise Time and RC $>100 \times$ CKI Period
FIGURE 5. Power-Up Clear CIrcuit

## COP211C

If the COP210C is bonded as a 20 -pin package, it becomes the COP211C, illustrated in Figure 2, COP210C/211C Connection Diagrams. Note that the COP211C does not contain D2, D3, G3, or CKO. Use of this option, of course, precludes use of D2, D3, G3, and CKO options. All other options are available for the COP211C.

## HALT MODE

The COP210C/211C is a fully static circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip also may be halted by the HALT instruction or by forcing CKO high when it is used as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.
The HALT mode has slight differences depending upon the type of oscillator used.
a. 1-pin oscillator-RC or external

The HALT mode may be entered into by either program control (HALT instruction) or by forcing CKO to a logic " 1 " state.
The circuit may be awakened by one of two different methods:

1) Continue function. By forcing CKO to a logic " 0 ", the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
2) Restart. Forcing the RESET pin to a logic " 0 " will restart the chip regardless of HALT or CKO (see initialization).
b. 2-pin oscillator-crystal

The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic " 1 " state. The circuit can be awakened only by the RESET function.


Halt I/O Port

## CKO PIN OPTIONS

In a crystal-controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a 1-pin oscillator system is chosen (RC or

## Functional Description (Continued)

external), CKO will be selected as HALT and is an I/O flipflop which is an indicator of the HALT status. An external signal can override this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and the CKO output will go high to keep the chip stopped. By forcing a low level to CKO, the chip will continue and CKO output will go low.
All features associated with the CKO I/O pin are available with the 24 -pin package only.

## OSCILLATOR OPTIONS

There are three options available that define the use of CKI and CKO
a. Crystal-Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optionally by 8 or 4).
b. External Oscillator. CKI is configured as LSTTL-compatible input accepting an external clock signal. The external frequency is divided by 16 (optionally by 8 or 4 ) to give the instruction cycle time. CKO is the HALT I/O port.
c. RC-Controlled Oscillator. CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port.
The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional $100 \mu \mathrm{~A}$ at 5 V ). However, when the part halts, it stops with CKI high and the halt current is at the minimum.

COP210C/COP211C Instruction Set
Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP210C/211C instruction set.


TL/DD/8444-8
FIGURE 6. COP210C Oscillator

| Crystal or Resonator |  |  |  |  | RC-Controller Oscillator |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal |  | Component Values |  |  |  |  | Cycle |
| Value | R1 | R2 | C1pF | C2pF | R | C | Time |
| 32 kHz | 220k | 20M | 30 | 5-36 | 47k | 100 pF | 17-25 $\mu \mathrm{s}$ |
| 455 kHz | 5k | 10M | 80 | 40 | 30k | 82 pF | 6-18 $\mu \mathrm{s}$ |
| 3.58 MHz | 1k | 1M | 30 | 6-36 | Note 50 | $\begin{aligned} & k \leq R \leq 15 \\ & C \leq 150 \end{aligned}$ |  |

TABLE II. COP210C/211C Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 bina |
| r | 2-bit Operand Field, 0-3 binary Select) |
| a | 9-bit Operand Field, 0-511 bin |
| $y$ | 4-bit Operand Field, 0-15 bina |
| RAM(s) | Contents of RAM location add |
| ROM(t) | Contents of ROM location add |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\bar{A}$ | The one's complement of $A$ |
| ${ }^{\oplus}$ | Exclusive-OR |
| : | Range of values |


| Instruction Set (Continued) TABLE III. COP2 10C/211C Instruction Set |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011)0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 ] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | y | 5- | 0101 y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow \mathrm{~A}$ | None | Clear A |
| COMP |  | 40 | 10100,0000 | $\bar{A} \rightarrow A$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | 1010010100] | None | None | No Operation |
| RC |  | 32 | [001110010] | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 001010010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111 11111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $\begin{gathered} 6- \\ \text { - } \end{gathered}$ |  | $a \rightarrow P C$ | None | Jump |
| JP | a |  | [1] $a_{6: 0}$ <br> (pages 2,3 only) <br> or <br> 111 $a_{5: 0}$ <br> (all other pages) | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 1) |
| JSRP | a | - | 10] a $\mathbf{a}_{5}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 2) |
| JSR | a | $6-$ | $\begin{array}{\|c\|c\|c\|c\|c\|} \hline 0110 \mid \\ \hline a_{7}, 0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100\|1000 | $S B \rightarrow S A \rightarrow P C$ | None | Return from Subroutine |
| RETSK |  | 49 | 10100\|1001 | $S B \rightarrow S A \rightarrow P C$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 38 | 0011 0011 <br> 0011 1000 |  | None | Halt processor |

Instruction Set (Continued)
TABLE III. COP210C/211C Instructlon Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) |  | Data Flow | Skip Conditlons |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- |


| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | [0010/0000] |  | $C=" 1 "$ | Skip if C is True |
| SKE |  | 21 | 001010001] |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $0011\|0011\|$ <br> $0010\|0001\|$ |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero (all 4 bits) |
| SKGBZ |  | 33 | 0011 00011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 0000 0001 <br> 0001 0001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 00010001  <br> 0000 0011 | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 000010011 | $\int 2 n d$ byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0010\|0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | $000010001 \mid$ |  | $\mathrm{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  |  | 11 | 00010001 |  | $\mathrm{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\mathrm{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 00010011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | [0011 10011 \| | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 00101010 |  |  |  |
| INL |  | 33 | 10011\|0011 | $L_{7: 4} \rightarrow$ RAM $(B)$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 001011110 | $L_{3: 0} \rightarrow$ A |  |  |
| OBD |  | 33 | 0011 ${ }^{\text {10011 }}$ | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 001111110 |  |  |  |
| OMG |  | 33 | [0011\|0011 | RAM(B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3A | 00111010 |  |  |  |
| XAS |  | 4F | 0100\|1111] | A $\longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO |

Note 1: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 2: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

## Description of Selected

## Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP210C/211C programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register). If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower eight bits of the

ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note: JID uses two instruction cycles if executed, one if skipped.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table look-up or code conversion such as BCD to 7 -segment. The LQID instruction "pushes" the stack (PC $+1 \rightarrow S A \rightarrow S B$ ) and replaces the least significant eight bits of the PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}$, RAM $(B) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC ), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB , the previous contents of SB are lost.
Note: LQID uses two instruction cycles if executed, one if skipped.

## Description of Selected <br> Instructions（Continued）

## INSTRUCTION SET NOTES

a．The first word of a COP210C／211C program（ROM ad－ dress 0 ）must be a CLRA（Clear A）instruction．
b．Although skipped instructions are not executed，one in－ struction cycle time is devoted to skipping each byte of the skipped instruction．Thus all program paths take the same number of cycle times whether instructions are skipped or executed（except JID and LQID）．
c．The ROM is organized into eight pages of 64 words each． The program counter is a 9－bit binary counter，and will count through page boundaries．If a JP，JSRP，JID，or LQID instruction is located in the last word of a page，the instruction operates as if it were in the next page．For example：A JP located in the last word of a page will jump to a location in the next page．Also，a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages．

## POWER DISSIPATION

The lowest power drain is when the clock is stopped．As the frequency increases so does current．Current is also low－ er at lower operating voltages．Therefore，to minimize pow－ er consumption，the user should run at the lowest speed and voltage that his application will allow．The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current．Any input with a slow rise or fall time will draw additional current．A crystal－or resonator－generated clock will draw additional current．An RC oscillator will draw even more current since the input is a slow rising signal．

If using an external squarewave oscillator，the following equation can be used to calculate the COP210C current drain．

$$
\begin{aligned}
& \mathrm{Ic}=\mathrm{Iq}+(\mathrm{V} \times 35 \times \mathrm{Fi})+(\mathrm{V} \times 2195 \times \mathrm{Fi} / \mathrm{Dv}) \\
& \text { where } \mathrm{Ic}=\text { chip current drain in microamps } \\
& \mathrm{Iq}=\text { quiescent leakage current (from curve) } \\
& \mathrm{Fi}=\mathrm{CKI} \text { frequency in megahertz } \\
& \mathrm{V}=\text { chip } \mathrm{V}_{\mathrm{Cc}} \text { in volts } \\
& \mathrm{Dv}=\text { divide by option selected }
\end{aligned}
$$

For example，at $5 \mathrm{~V} \mathrm{VCC}_{\mathrm{CC}}$ and 400 kHz （divide by 4），

$$
l c=10+(5 \times 35 \times 0.4)+(5 \times 2195 \times 0.4 / 4)
$$

$$
\mathrm{lc}=10+50+1097.5=1157.5 \mu \mathrm{~A}
$$

## I／O OPTIONS

COP210C／211C outputs have the following optional config－ urations，illustrated in Figure 7：
a．Standard．A CMOS push－pull buffer with an N －channel device to ground in conjunction with a P－channel device to $V_{C C}$ ，compatible with CMOS and LSTTL．
b．Open Drain．An N －channel device to ground only，allow－ ing external pull－up as required by the user＇s application．
c．Standard TRI－STATE L Output．A CMOS output buffer similar to（a）which may be disabled by program control．
d．Open－Drain TRI－STATE L Output．This has the N－channel device to ground only．
The SI and $\overline{\mathrm{RESET}}$ inputs are $\mathrm{Hi}-\mathrm{Z}$ inputs（Figure 7e）．
When using either the G or LI／O ports as inputs，an exter－ nal pull－up device is necessary．

All output drivers uses one or two common devices num－ bered 1 to 2 ．Minimum and maximum current（lout and $V_{\text {OUT }}$ ）curves are given in Figure 8 for each of these devices
to allow the designer to effectively use these I／O configura－ tions．



TL/DD/8444-10


FIGURE 8

## Option List

The COP210C/211C mask-programmable options are assigned numbers which correspond with the COP210C pins. The following is a list of COP210C options. When specifying a COP211 chip, options 20, 21, and 22 must be set to 0 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1: $\quad 0=$ Ground Pin. No options available.
Option 2: CKO I/O Port Determined by Option 3. $=0$ no option (a. is crystal oscillator output for two pin oscillator $b$. is HALT I/O for one pin oscillator)
Option 3: CKI Input.
$=0$ : Crystal-controlled oscillator input ( $\div 4$ ).
$=1$ : Single-pin RC-controlled oscillator ( $\div 4$ ).
$=2$ : External oscillator input ( $\div 4$ ).
$=3:$ Crystal oscillator input $(\div 8)$.
$=4$ : External oscillator input $(\div 8)$.
$=5$ : Crystal oscillator input $(\div 16)$.
$=6$ : External oscillator input ( $\div 16$ ).
Option 4: $\overline{R E S E T}$ Input $=1: \mathrm{Hi}-\mathrm{Z}$ input. No option available.
Option 5: $L_{7}$ Driver
$=0$ : Standard TRI-STATE push-pull output.
= 2: Open-drain TRI-STATE output.
Option 6: $\quad L_{6}$ Driver. (Same as Option 5.)
Option 7: L5 Driver. (Same as Option 5.)
Option 8: $\quad L_{4}$ Driver. (Same as Option 5.)
Option 9: $\quad V_{C C}$ Pin $=0$ no option.

Option 10: $L_{3}$ Driver. (Same as Option 5.)
Option 11: $\mathrm{L}_{2}$ Driver. (Same as Option 5.)
Option 12: $L_{1}$ Driver. (Same as Option 5.)
Option 13: $\mathrm{L}_{0}$ Driver. (Same as Option 5.)
Option 14: SI Input.
No option available.
$=1$ : Hi-Z input.
Option 15: SO Output.
$=0$ : Standard push-pull output.
= 2: Open-drain output.
Option 16: SK Driver. (Same as Option 15.)
Option 17: $\mathrm{G}_{0}$ I/O Port. (Same as Option 15.)
Option 18: $\mathrm{G}_{1}$ I/O Port. (Same as Option 15.)
Option 19: $\mathrm{G}_{2}$ I/O Port. (Same as Option 15.)
Option 20: $\mathrm{G}_{3}$ I/O Port. (Same as Option 15.)
Option 21: $\mathrm{D}_{3}$ Output. (Same as Option 15.)
Option 22: $\mathrm{D}_{2}$ Output. (Same as Option 15.)
Option 23: $\mathrm{D}_{1}$ Output. (Same as Option 15.)
Option 24: $D_{0}$ Output. (Same as Option 15.)
Option 25: Internal Initialization Logic.
$=0$ : Normal operation.
= 1: No internal initialization logic.
Option 26: No option available.
Option 27: COP Bonding
$=0:$ COP210C (24-pin device).
= 1: COP211C (20-pin device). See Note.
= 2: COP210C and COP211C. See Note.
Note: If option $27=1$ or 2 then option 20 must $=0$.

## Option Table

Please fill out a photocopy of the Option Table and send along with your EPROM.
Option Table

| Option 1 Value $=$ | 0 | is: Ground Pin |
| :---: | :---: | :---: |
| Option 2 Value $=$ | 0 | is: CKO Pin |
| Option 3Value = |  | is: CKI Input |
| Option 4 Value $=$ | 1 | is: $\overline{\text { RESET }}$ Input |
| Option 5 Value $=$ |  | is: $L_{7}$ Driver |
| Option 6 Value $=$ |  | is: $L_{6}$ Driver |
| Option 7 Value $=$ |  | is: $L_{5}$ Driver |
| Option 8 Value = |  | is: $L_{4}$ Driver |
| Option 9 Value $=$ | 0 | is: $\mathrm{V}_{\mathrm{CC}} \mathrm{Pin}$ |
| Option 10 Value $=$ |  | is: $L_{3}$ Driver |
| Option 11 Value = |  | is: $L_{2}$ Driver |
| Option 12 Value = |  | is: $L_{1}$ Driver |
| Option 13 Value = |  | is: Lo Driver |
| Option 14 Value = | 1 | is: SI Input |



# COP224C/COP225C/COP226C/COP244C/COP245C Single-Chip 1k and 2k CMOS Microcontrollers 

## General Description

The COP224C, COP225C, COP226C, COP244C and COP245C fully static, Single-Chip CMOS Microcontrollers are members of the COPSTM family, fabricated using dou-ble-poly, silicon gate microCMOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP224C and COP244C are 28 pin chips. The COP225C and COP245C are 24-pin versions (4 inputs removed) and COP226C is 20-pin version with 15 I/O lines. Standard test procedures and reliable high-density techniques provide the medium to large volume customers with a customized microcontroller at a low end-product cost. These microcontrollers are appropriate choices in many demanding control environments especially those with human interface.

## Features

- Lowest power dissipation ( $600 \mu \mathrm{~W}$ typical)
- Fuily static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4.4 \mu \mathrm{~s}$ instruction time
- $2 k \times 8$ ROM, $128 \times 4$ RAM (COP244C/COP245C)
- 1k x 8 ROM, $64 \times 4$ RAM (COP224C/COP225C/ COP226C)
- 23 I/O lines (COP244C and COP224C)
- True vectored interrupt, plus restart
- Three-level subroutine stack

■ Single supply operation (4.5V to 5.5 V )

- Programmable read/write 8 -bit timer/event counter
- Internal binary counter register with MICROWIRETM serial I/O capability
■ General purpose and TRI-STATE® outputs
- LSTTL/CMOS output compatible
- Software/hardware compatible with COP400 family
- Military temperature ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operation

Block Diagram


## Absolute Maximum Ratings

If Mllitary/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
Voltage at any Pin
Total Allowable Source Current
Total Allowable Sink Current
Total Allowable Power Dissipation

Operating Temperature Range

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Storage Temperature Range

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Lead Temperature
(soldering, 10 seconds)
$300^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C},+4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 5) | Peak to Peak | 4.5 | $\begin{gathered} 5.5 \\ 0.25 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $V_{C C}=5.0 \mathrm{~V}, \mathrm{tc}=4.4 \mu \mathrm{~s}$ <br> ( tc is instruction cycle time) |  | 5 | mA |
| HALT Mode Current (Note 2) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\text {IN }}=0 \mathrm{kHz}$ |  | 200 | $\mu \mathrm{A}$ |
| Input Voltage Levels <br> RESET, CKI, $D_{0}$ (clock input) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage |  | -10 | +10 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| ```Output Voltage Levels (except CKO) LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low``` | Standard Outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{IOH}^{2}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | $\begin{aligned} & 0.6 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| CKO Current Levels (As Clock Out) | $\mathrm{CKI}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ $\mathrm{CKI}=\mathrm{OV}, \mathrm{~V}_{\text {OUT }}=\mathrm{OV}$ | $\begin{gathered} 0.2 \\ 0.4 \\ 0.8 \\ -0.2 \\ -0.4 \\ -0.8 \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 50 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & V_{I N}=0.2 V_{C C} \\ & V_{I N}=0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -10 | $+10$ | $\mu \mathrm{A}$ |

AC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C},+4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.5 \mathrm{~V}$ unless otherwise specified.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) |  | 4.4 | DC | $\mu \mathrm{s}$ |
| $\left.\begin{array}{ll}\text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode }\end{array}\right\}$ |  | DC $D C$ DC | $\begin{aligned} & 0.9 \\ & 1.8 \\ & 3.6 \end{aligned}$ | MHz <br> MHz <br> MHz |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time (Note 4) | $\mathrm{f}_{1}=3.6 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{aligned} & R=30 k \pm 5 \% \\ & C=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 6 | 18 | $\mu \mathrm{S}$ |
| Inputs: (See Figure 3) (Note 4) ${ }^{\text {tsetup }}$ <br> thold $^{\text {d }}$ | G Inputs SI Input All Others | $\begin{gathered} \mathrm{tc} / 4+0.8 \\ 0.33 \\ 1.9 \\ 0.4 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Propagation Delay <br>  | $V_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ |  | 1.4 | $\mu \mathrm{S}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with $5 k$ resistors. See current drain equation on page 13.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to Vcc. L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is not tested but guaranteed by design. Variation due to the device included.
Note 5: Voltage change must be less than 0.25 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.

## Connection Diagrams



TL/DD/8422-2
Order Number COP226C-XXX/N
See NS Molded Package Number N20A
Order Number COP226C-XXX/D
See NS Hermetlc Package Number D20A
Order Number COP226C-XXX/WM
See NS Surface Mount Package Number M20B

DIP


TL/DD/8422-4
Order Number COP224C-XXX/N or COP244C-XXX/N
See NS Molded Package Number N28B
Order Number COP224C-XXX/D or COP244C-XXX/D
See NS Hermetic Package Number D28C
S.O. Wide and DIP


Order Number COP225C-XXX/N or COP245C-XXX/N
See NS Molded Package Number N24A
Order Number COP225C-XXX/D or COP245C-XXX/D
See NS Hermetic Package Number D24C


TL/DD/8422-13
Order Number COP224C-XXX/V or COP244C-XXX/V
See NS PLCC Package Number V28A

FIGURE 2

Pin Descriptions

| Pin | Description |
| :--- | :--- |
| L7-LO | 8-bit bidirectional <br> port with TRI-STATE |
| G3-G0 | 4-bit bidirectional |
|  | I/O port |
| D3-D0 | 4-bit output port |
| IN3-INO | 4-bit input port |
|  | (28 pin package only) |
| SI | Serial input or |
|  | counter input |
| SO | Serial or general |
|  | purpose output |

## Functional Description

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 ", when a bit is reset, it is a logic "0".
Caution:
The output options available on the COP224C/225C/226C and COP244C/245C are not the same as those available on the COP324C/325C/326C, COP344C/345C, COP424C/ 425C/426C and COP444C/445C. Options not available on the COP224C/225C/226C and COP244C/245C are: Option 2 value 2; Option 4 value 0 ; Option 5 value 1; Option 9 value 0; Option 17 value 1; Option 30, Dual Clock, all values; Option 32, MicrobusTM, all values; Option 33 values 2, 4, and 6; Option 34 all values; and Option 35 all values.

## PROGRAM MEMORY

Program Memory consists of ROM, 1024 bytes for the COP224C/225C/226C and 2048 bytes for the COP244C/ 245C. These bytes of ROM may be program instructions, constants or ROM addressing data.
ROM addressing is accomplished by an 11-bit PC register which selects one of the 8 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt pushes the next PC address into the stack. Each return pops the stack back into the PC register.

## DATA MEMORY

Data memory consists of a 512-bit RAM for the COP244C/ 245 C , organized as 8 data registers of $16 \times 4$-bit digits.

| Pin | Description |
| :--- | :--- |
| SK | Logic controlled <br> clock output |
| CKI | Chip oscillator input <br> CKO |
| Oscillator output, <br> HALT I/O port or <br> general purpose input |  |
| RESET | Reset input <br> VCC |
| Most positive |  |
| GND | power supply <br> Ground |

RAM addressing is implemented by a 7 -bit $B$ register whose upper 3 bits $(\mathrm{Br})$ select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. Data memory consists of a 256-bit RAM for the COP224C/ $225 \mathrm{C} / 226 \mathrm{C}$, organized as 4 data registers of $16 \times 4$-bits digits. The B register is 6 bits long. Upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or $T$ counter or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.
The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit Q latch or T counter, to input 4 bits of L I/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register. A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8 -bit $T$ counter is a binary up counter which can be loaded to and from $M$ and $A$ using CAMT and CTMA instructions. This counter may be operated in two modes depending on a mask-programmable option: as a timer or as an external event counter. When the $T$ counter overflows, an

## Functional Description (Continued)

overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 7.
Four general-purpose inputs, IN3-INO, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The $G$ register contents are outputs to a 4-bit general-purpose bidirectional I/O port.
The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control.
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O port. Also, the contents of L may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with A.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
EN is an internal 4-bit register loaded by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of

SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the $L$ drivers are enabled to output the data in Q to the L I/O port. Resetting EN2 disables the L drivers, placing the LI/O port in a high-impedance input state.
3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse ("1" to " 0 ") at least two instruction cycles wide has occurred on the $\mathbb{N}_{1}$ input.
3. A currently executing instruction has been completed.

FIGURE 3. Input/Output Timing Diagrams (divide by 8 mode)
TABLE I. Enable Register Modes - Blts ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Shift Register | Input to Shift Register | Serial out | $\begin{aligned} & \text { If } S K L=1, S K=\text { clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Binary | Input to Counter | 0 | SK $=$ SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK=SKL |

Functional Description (Continued)
4. All successive transfer of control instructions and successive LBls have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address OFF must be a NOP.
e. An LEI instruction may be put immediately before the RET instruction to re-enable interrupts.

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 4 must be connected to the RESET pin (the conditions in Figure 4 must be met). The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the $\overline{\text { RESET input, providing it stays low for at least three instruc- }}$ tion cycle times.
Note: If CKI clock is less than 32 kHz , the internal reset logic (option *29 = 1) MUST be disabled and the external RC circuit must be used.


TL/DD/8422-6
FIGURE 4. Power-Up Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).

## TIMER

There are two modes selected by mask option:
a. Time-base counter. In this mode, the instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8 -bit $T$ counter thus providing a 10 -bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset.
For example, using a 3.58 MHz crystal with a divide-by-16 option, the instruction cycle frequency of 223.70 kHz increments the 10 -bit timer every $4.47 \mu \mathrm{~s}$. By presetting the counter and detecting overflow, accurate timeouts between $17.88 \mu \mathrm{~s}$ ( 4 counts) and 4.577 ms ( 1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.
b. External event counter. In this mode, a low-going pulse ("1" to "0") at least 2 instruction cycles wide on the IN2 input will increment the 8 -bit T counter.
Note: The IT instruction is not allowed in this mode.


Crystal or Resonator

| Crystal <br> Value | Component Values |  |  |  |
| :--- | ---: | :---: | :---: | :---: |
|  | $\mathbf{R 1}$ | R2 | C1(pF) | C2(pF) |
| 32 kHz | 220 k | 20 M | 30 | $6-36$ |
| 455 kHz | 5 k | 10 M | 80 | 40 |
| 2.096 MHz | 2 k | 1 M | 30 | $6-36$ |
| 3.6 MHz | 1 k | 1 M | 30 | $6-36$ |

RC Controlled Oscillator

| R | C | Cycle <br> Time | VCC |
| :---: | :---: | :---: | :---: |
| 30 k | 82 pF | $6-18 \mu \mathrm{~s}$ | 24.5 V |

Note: $15 k \leq R \leq 150 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$
FIGURE 5. Oscillator Component Values

## Functional Description (Continuod)

## HALT MODE

The COP244C/245C/224C/225C/226C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by the HALT instruction or by forcing CKO high when it is mask-programmed as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The chip may be awakened by one of two different methods:

- Continue function: by forcing CKO low, if it mask-programmed as a HALT I/O port, the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
- Restart: by forcing the $\overline{\text { RESET }}$ pin low (see Initialization).
The HALT mode is the minimum power dissipation state.


## CKO PIN OPTIONS

a. Two-pin oscillator-(Crystal). See Figure 6a.

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. The HALT mode may be entered by program control (HALT instruction) which forces CKO high, thus inhibiting the crystal network. The circuit can be awakened only by forcing the RESET pin to a logic "0" (restart).
b. One-pin oscillator-(RC or external). See Figure $6 b$.

If a one-pin oscillator system is chosen, two options are available for CKO:

- CKO can be selected as the HALT I/O port. In that case, it is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and CKO output will stay high to keep the chip stopped if
the external driver returns to high impedance state. By forcing a low level to CKO, the chip will continue and CKO will stay low.
- As another option, CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction.


## OSCILLATOR OPTIONS

There are three basic clock oscillator configurations available as shown by Figure 5 .
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency optionally divided by 4,8 or 16.
b. External Oscillator. The external frequency is optionally divided by 4,8 or 16 to give the instruction cycle time. CKO is the HALT I/O port or a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port or a general purpose input.
Figure 7 shows the clock and timer diagram.

## COP245C AND COP225C 24-PIN PACKAGE OPTION

If the COP244C/224C is bonded in a 24 -pin package, it becomes the COP245C/225C, illustrated in Figure 2, Connection diagrams. Note that the COP245C/225C does not contain the four general purpose $\operatorname{IN}$ inputs (IN3-INO). Use of this option precludes, of course, use of the iN options, interrupt feature, external event counter feature.
Note: If user selects the 24 -pin package, options $9,10,19$ and 20 must be selected as a "2". See option list.

## COP226C 20-PIN PACKAGE OPTION

If the COP225C is bonded as 20-pin device it becomes the COP226C. Note that the COP226C contains all the COP225C pins except $D_{0}, D_{1}, G_{0}$, and $G_{1}$.

## Block Diagram




TL/DD/8422-10
FIGURE 7. Clock and Timer

## Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.

TABLE II. Instructlon Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| Internal Architecture Symbols |  |
| A | 4-bit accumulator |
| B | 7-bit RAM address register (6-bit for COP224C) |
| Br | Upper 3 bits of B (register address) |
|  | (2-bit for COP224C) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit carry register |
| D | 4-bit data output port |
| EN | 4-bit enable register |
| G | 4-bit general purpose I/O port |
| IL | two 1-bit (INO and IN3) latches |
| IN | 4-bit input port |
| L | 8-bit TRI-STATE I/O port |
| M | 4-bit contents of RAM addressed by B |
| PC | 11-bit ROM address program counter |
| Q | 8-bit latch for L port |
| SA,SB,SC | 11-bit 3-level subroutine stack |
| SIO | 4-bit shift register and counter |
| SK | Logic-controlled clock output |
| SKL | 1-bit latch for SK output |
| T | 8-bit timer |


| Instruction Operand Symbols |  |
| :---: | :---: |
| d | 4-bit operand field, 0-15 binary (RAM digit select) |
| r | 3(2)-bit operand field, 0-7(3) binary <br> (RAM register select) |
|  | 11-bit operand field, 0-2047 (1023) |
|  | 4-bit operand field, 0-15 (immediate data) |
| RAM( ${ }^{\text {( })}$ | RAM addressed by variable $x$ |
| ROM (x) | ROM addressed by variable $x$ |
| Operatlonal Symbols |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
|  | Is equal to |
| $\bar{A}$ | One's complement of A |
| $\oplus$ | Exclusive-or |
| : | Range of values |

Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

TABLE III. COP244C/245C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip <br> Conditions | Descriptlon |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 10011\|0000| | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 001110001] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | [0100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate. Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | 10001 0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | -0100\|0000] | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | -010010100 | None | None | No Operation |
| RC |  | 32 | 10011\|0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 1001010010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | -0000\|0010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

## Instruction Set (Continued)

TABLE III. COP244C/245C Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language <br> Code <br> (Binary) | Data Flow | Skip <br> Conditions | Description |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## TRANSFER CONTROL INSTRUCTIONS

| JID |  | FF | \|1111|1111 | $R \mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{PC}_{7: 0}$ | None | Jump Indirect (Notes 1, 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | a | $\begin{gathered} 6- \\ -- \end{gathered}$ | $\frac{0110\|0\| a_{10: 8} \mid}{\left[a_{7: 0} \mid\right.}$ | $\mathrm{a} \rightarrow \mathrm{PC}$ | None | Jump |
| JP | a | -- -- | $\begin{gathered} \begin{array}{\|c\|c\|} \|1\| a_{6: 0} \mid \\ \text { (pages } 2,3 & \text { only) } \\ \text { or } \\ \|11\| a_{5: 0} \\ \hline \text { (all other pages) } \end{array} \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | - |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6-$ | $\begin{array}{\|c\|} \hline 0110\|1\| a_{10: 8} \\ \hline a_{7: 0} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | \|0100|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | \|0100|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | 001110011 |  | None | HALT Processor |
|  |  | 38 | 0011\|1000 |  |  |  |
| IT |  | 33 | 0011 00011 |  |  | IDLE till Timer |
|  |  | 39 | 0011/1001 |  | None | Overflows then Continues |

## MEMORY REFERENCE INSTRUCTIONS

| CAMT |  | 33 | 0011 0011 | $A \rightarrow \mathrm{~T}_{7: 4}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3F | 0011 1111 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{T}_{3: 0}$ | None | Copy A, RAM to T |
| CTMA |  | 33 | 001110011 | $\mathrm{T}_{7: 4} \rightarrow$ RAM $(B)$ |  |  |
|  |  | 2 F | [0010\|1111 | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy $T$ to RAM, A |
| CAMQ |  | 33 | 00011 00011 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | 0011 1100 | RAM $(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| CQMA |  | 33 | 1001110011] | $\mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Copy Q to RAM, A |
|  |  | 2C | 0010\|1100 | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | r | -5 | $\frac{00\|r\| 0101 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with $r$ |
| LDD | r,d |  | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 0\|c\| c \mid & d \\ \hline \end{array}$ | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by $\mathrm{r}, \mathrm{d}$ |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \operatorname{ROM}\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow Q \\ & S B \rightarrow S C \end{aligned}$ | None | Load Q Indirect ( Note 3) |
| RMB | 0 | 4 C | \|0100|1100 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | [0100\|0101] | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | 0100\|0010 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 0100[0011] | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4D | -0100\|11011 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 010010111 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 46 | 0100\|0110 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4B | 0100/1011 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP244C/245C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditlons | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| STII | y | 7- | 0111 ${ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate 1 and Increment Bd |
| X | r | -6 | $\frac{100\|r\| 0110 \mid}{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011 <br> $1\|r\| r d$  | RAM $(r, d) \longleftrightarrow A$ | None | Exchange A with RAM <br> Pointed to Directly by r,d |
| XDS | r | $-7$ | $\frac{100\|r\| 0111 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. Exclusive-OR Br with r |
| XIS | r | $-4$ | $\frac{00\|r\| 0100 \mid}{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(B) \longleftrightarrow A \\ & B d+1 \rightarrow B d \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | $\underline{0101 \mid 0000]}$ | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | \|0100|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | $33$ | $\lfloor 00\|r\|(d-1) \mid$ <br> $(r=0: 3:$ <br> $d=0,9: 15)$ <br> $o r$$0011\|0011\|$ <br> $1\|r\| d \mid$ <br> (any $r, ~ a n y ~ d)$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
| LEI | $y$ | 33 $6-$ | 0011 <br> 0110011 <br> 110 | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | 0001 0010 | $A \longleftrightarrow \mathrm{Br}$ | None | Exchange A with Br (Note 8) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 0010/0000 |  | C="1" | Skip if $C$ is True |
| SKE |  | 21 | [0010/0001] |  | $A=\operatorname{RAM}(B)$ | Skip if A Equals RAM |
| SKGZ |  | $\begin{aligned} & 33 \\ & 21 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011\|0011\| \\ \hline 0010 \mid 0001 \\ \hline \end{array}$ |  | $\mathrm{G}_{3: 0}=0$ | Skip if $G$ is Zero (all 4 bits) |
| SKGBZ |  | 33 | 0011\|0011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001) |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 000010001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011] | 2nd byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0001\|0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 10000/00011 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 0001\|0001 |  | RAM $(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | [0000\|0011 |  | $\mathrm{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | RAM $(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | 10100/00011 |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |

Instruction Set (Continued)
TABLE III. COP244C/245C Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | [0011\|0011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | [0010\|1010 |  |  |  |
| ININ |  | 33 | [0011\|0011] | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 0010\|1000 |  |  |  |
| INIL |  | 33 | [0011\|0011] | $\mathrm{IL}_{3}, \mathrm{CKO},{ }^{\prime} 0$ ", $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A (Note 3) |
|  |  | 29 | 0010\|1001 |  |  |  |
| INL |  | 33 | 1001110011 | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 0010 1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 001110011] | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 001111110 |  |  |  |
| OGI | y | 33 | [0011\|0011] | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | 5- | 0101] y |  |  |  |
| OMG |  | 33 | \|0011|0011 | RAM (B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3 A | 0011\|1010 |  |  |  |
| XAS |  | 4F | \|0100|1111 | A ${ }_{\text {SIO, C }} \rightarrow$ SKL | None | Exchange A with SIO <br> (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ Indicates the most significant (left-most) bit of the 4-bit A register.
Note 2: The ININ instruction is not available on the 24-pin packages since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT Instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)
Note 8: For 2 K ROM devices, $A \longleftrightarrow \mathrm{Br}(0 \longrightarrow A 3)$. For 1 K ROM devices, $A \longleftrightarrow \mathrm{Br}(0,0 \longrightarrow \mathrm{~A} 3, \mathrm{~A} 2)$.

## Description of Selected Instructions

## XAS INSTRUCTION

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10:PC8,A,M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 $\rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of the PC as follows: $A \rightarrow P C 7: 4, R A M(B) \rightarrow P C 3: 0$, leaving PC10, PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost.
Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8,A,M. PC10,PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

```
CAMT ; load T counter
```

SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. IT instruction is not allowed if the T counter is mask-programmed as an external event counter (option \#31 = 1).

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKO and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ") has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input
pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. AO is input into A1. IL latches are cleared on reset. IL latches are not available on the COP245C/225C, and COP226C.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address 0FF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.
Note: The COP224C/225C/226C needs only 10 bits to address its ROM. Therafore, the eleventh bit (P10) is ignored.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal or resonator generated clock input will draw additional current. For example, a 500 kHz crystal input will typically draw $100 \mu \mathrm{~A}$ more than a squarewave input. An R/C oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate operating current drain.

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{CO}}=\mathrm{I}_{\mathrm{Q}}+\mathrm{V} \times 70 \times \mathrm{Fi}+\mathrm{V} \times 2400 \times \mathrm{Fi} / \mathrm{Dv} \text { where: } \\
& \mathrm{I}_{\mathrm{CO}}=\text { chip operating current drain in microamps } \\
& \mathrm{I}_{\mathrm{Q}}=\text { quiescent leakage current (from curve) } \\
& \mathrm{Fi}=\mathrm{CKI} \text { frequency in MegaHertz } \\
& \mathrm{V}=\text { chip } \mathrm{V}_{\mathrm{CC}} \text { in volts } \\
& \mathrm{Dv}=\text { divide by option selected }
\end{aligned}
$$

For example at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz (divide by 4)
$\mathrm{I}_{\mathrm{CO}}=120+5 \times 70 \times 0.4+5 \times 2400 \times 0.4 / 4$
$\mathrm{I}_{C O}=120+140+1200=1460 \mu \mathrm{~A}$

Power Dissipation (Continued)
If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
\mathrm{Ici}=\mathrm{I}_{\mathrm{Q}}+\mathrm{V} \times 70 \times \mathrm{Fi}
$$

For example, at 5 volts $V_{\mathrm{CC}}$ and 400 kHz

$$
\mathrm{Ici}=120+5 \times 70 \times 0.4=260 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
\mathrm{Ita}=\mathrm{I}_{\mathrm{CO}} \times \frac{\mathrm{To}}{\mathrm{To}+\mathrm{Ti}}+\mathrm{Ici} \times \frac{\mathrm{Ti}}{\mathrm{To}+\mathrm{Ti}}
$$

where: Ita $=$ total average current
$\mathrm{I}_{\mathrm{CO}}=$ operating current
$\mathrm{lci}=$ idle current
To $=$ operating time
$\mathrm{Ti}=\mathrm{idle}$ time

## I/O OPTIONS

Outputs have the following optional configurations, illustrated in Figure 8:
a. Standard - A CMOS push-pull buffer with an N -channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Open Drain - An N-channel device to ground only, allowing external pull-up as required by the user's application.
c. Standard TRI-STATE L Output - A CMOS output buffer similar to a. which may be disabled by program control.
d. Open-Drain TRI-STATE L Output - This has the N-channel device to ground only.

All inputs have the following option:
e. Hi-Z input which must be driven by the users logic.

All output drivers use two common devices numbered 1 to 2. Minimum and maximum current (IOUT and $\mathrm{V}_{\text {OUT }}$ ) curves are given in Figure 9 for each of these devices to allow the designer to effectively use these I/O configurations.

a. Standard Push-Pull Output

b. Open-Drain Output

c. Standard TRI-STATE "L" Output

d. Open Drain TRI-STATE "L"Output

e. HI-Z Input

FIGURE 8. Input/Output Configurations

## Power Dissipation (Continued)



FIGURE 9. Input/Output Characteristics

## Option List

The COP244C/245C/224C/225C/COP226C mask-programmable options are assigned numbers which correspond with the COP244C/224C pins.
The following is a list of options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Caution:
The output options available on the COP224C/225C/226C and COP244C/245C are not the same as those available on the COP324C/325C/326C, COP344C/345C, COP $424 \mathrm{C} /$ 425C/426C and COP444C/445C. Options not available on the COP224C/225C/226C and COP244C/245C are: Option 2 value 2; Option 4 value 0; Option 5 value 1; Option 9 value 0 ; Option 17 value 1; Option 30, Dual Clock, all values; Option 32, Microbus, all values; Option 33 values 2 4, and 6; Option 34 all values; and Option 35 all values.
PLEASE FILL OUT THE OPTION TABLE on the next page. Photocopy the option data and send it in with your disk or EPROM.
Option 1=0: Ground Pin — no options available
Option 2: CKO Pin
=0: clock generator output to crystal/resonator
=1: HALT I/O port
=3: general purpose input, high-Z
Option 3: CKI input
= 0 : Crystal controlled oscillator input divide by 4
=1: Crystal controlled oscillator input divide by 8
$=2:$ Crystal controlled oscillator input divide by 16
=4: Single-pin RC controlled oscillator (divide by 4)
$=5$ : External oscillator input divide by 4
=6: External oscillator input divide by 8
=7: External oscillator input divide by 16

Option 4: RESET input

$$
=1: \mathrm{Hi}-\mathrm{Z} \text { input }
$$

Option 5: 17 Driver
$=0$ : Standard TRI-STATE push-pull output
=2: Open-drain TRI-STATE output
Option 6: L6 Driver - (same as option 5)
Option 7: L5 Driver - (same as option 5)
Option 8: L4 Driver - (same as option 5)
Option 9: IN1 input
$=1$ : Hi-Z input, mandatory for 28 Pin Package
$=2$ : Mandatory for 20 and 24 Pin Packages
Option 10: IN2 input - (same as option 9)
Option 11=0: $V_{C C} \operatorname{Pin}$ - no option available
Option 12: L3 Driver - (same as option 5)
Option 13: L2 Driver - (same as option 5)
Option 14: L1 Driver - (same as option 5)
Option 15: LO Driver - (same as option 5)
Option 16: SI input - (same as option 4)
Option 17: SO Driver
=0: Standard push-pull output
=2: Open-drain output
Option 18: SK Driver - (same as option 17)
Option 19: INO Input - (same as option 9)
Option 20: IN3 Input - (same as option 9)
Option 21: GO I/O Port - (same as option 17)
Option 22: G1 I/O Port - (same as option 17)
Option 23: G2 I/O Port - (same as option 17)
Option 24: G3 I/O Port - (same as option 17)
Option 25: D3 Output - (same as option 17)
Option 26: D2 Output - (same as option 17)
Option 27: D1 Output - (same as option 17)

## Option List (Continued)

Option 28: DO Output - (same as option 17)
Option 29: Internal Initialization Logic
$=0$ : Normal operation
$=1$ : No internal initialization logic
Option $30=0$ : No Option Available
Option 31: Timer
$=0$ : Time-base counter
=1: External event counter
Option 32=0: No Option Available

Option 33: COP bonding. See note.
( 1 k and 2 k Microcontroller)
=0: 28-pin package
=1: 24-pin package
(1k Microcontroller only)
$=3$ : 20-pin package
$=5: 24-$ and 20 -pin package
Note:-If opt. \#33=0 then opt. \#9, 10, 19, and 20 must $=1$.
If opt. \#33=1 then opt. \#9, 10, 19 and 20 must=2, and option \#31 must $=0$.
If opt. \#33=3 or 5 then opt. \#9,10, 19, 20 must $=2$ and opt. \#21, 22, 31 must $=0$.
Option $34=0$ : No Option Available
Option 35=0: No Option Available

## Option Table

The following option information is to be sent to National along with the EPROM.

## OPTION DATA

| OPTION | 1 VALUE $=$ | 0 | IS: GROUND PIN |
| :---: | :---: | :---: | :---: |
| OPTION | 2 VALUE $=$ |  | IS: CKO PIN |
| OPTION | 3 VALUE $=$ |  | IS: CKI INPUT |
| OPTION | 4 VALUE $=$ | 1 | IS: RESET INPUT |
| OPTION | 5 VALUE $=$ |  | IS: L7 DRIVER |
| OPTION | 6 VALUE $=$ |  | IS: L6 DRIVER |
| OPTION | 7 VALUE $=$ |  | IS: L5 DRIVER |
| OPTION | 8 VALUE $=$ |  | IS: L4 DRIVER |
| OPTION | 9 VALUE = |  | IS: IN1 INPUT |
| OPTION | 10 VALUE $=$ |  | IS: IN2 INPUT |
| OPTION | 11 VALUE = | 0 | IS: VCC PIN |
| OPTION | 12 VALUE $=$ |  | IS: L3 DRIVER |
| OPTION | 13 VALUE = |  | IS: L2 DRIVER |
| OPTION | 14 VALUE = |  | IS: L1 DRIVER |
| OPTION | 15 VALUE $=$ |  | IS: LO DRIVER |
| OPTION | 16 VALUE = | 1 | IS: SI INPUT |
| OPTION | 17 VALUE = |  | IS: SO DRIVER |
| OPTION | 18 VALUE $=$ |  | IS: SK DRIVER |

OPTION DATA


## 行

National Semiconductor

## COP410C/COP411C/COP310C/COP311C Single-Chip CMOS Microcontrollers

## General Description

The COP410C, COP411C, COP310C, and COP311C fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly, silicongate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP411C is identical to the COP410C but with 16 I/O lines instead of 20. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller-oriented processor at a low endproduct cost.
The COP310C/COP311C is the extended temperature range version of the COP $410 \mathrm{C} / \mathrm{COP} 411 \mathrm{C}$.
The COP404C should be used for exact emulation.

## Features

- Lowest power dissipation ( $40 \mu \mathrm{~W}$ typical)
- Low cost
- Power-saving HALT Mode with Continue function
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 20 I/O lines (COP410C)
- Two-level subroutine stack
- DC to $4 \mu$ s instruction time
- Single supply operation ( 2.4 V to 5.5 V )
- General purpose and TRI-STATE outputs
- Internal binary counter register with MICROWIRETM compatible serial I/O
- LSTTL/CMOS compatible in and out

■ Software/hardware compatible with other members of the COP400 family

- Extended temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) devices available
- The military temperature range devices $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) are specified on COP210C/211C data sheet.

Block Diagram


TL/DD/5015-1
FIGURE 1. COP410C

## COP410C/COP411C

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage
6 V
Voltage at Any Pin
Total Allowable Source Current
Total Allowable Sink Current

Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec. ) $300^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.4 | 5.5 | V |
| Power Supply Ripple ${ }^{5}$ |  |  | $0.1 \mathrm{~V}_{\mathrm{cc}}$ | V |
| Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=125 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=4 \mu \mathrm{~s} \\ & \left(\mathrm{t}_{\mathrm{c}} \text { is instruction cycle time }\right) \end{aligned}$ |  | $\begin{gathered} 80 \\ 500 \\ 2000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| HALT Mode Current ${ }^{2}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Input Voltage Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 | pF |
| Output Voltage Levels <br> LSTTL Operation <br> Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ $\mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A}$ $\mathrm{l}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $v_{c c}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels ${ }^{4}$ <br> (Except CKO) <br> Sink <br> Source (Standard <br> Option) <br> Source (Low Current Option) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -6 \end{gathered}$ | $\begin{array}{r} -330 \\ -80 \\ \hline \end{array}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| CKO Current Levels  <br> (As Clock Out)  <br> Sink $\div 4$ <br>  $\div 8$ <br> Source $\div 16$ <br>  $\div 4$ <br>  $\div 8$ <br>  $\div 16$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, C K I=V_{C C}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current Per Pin ${ }^{4}$ |  |  | 5 | mA |

## COP410C/COP411C

DC Electrical Characteristics (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Allowable Loading on CKO (as HALT I/O pin) |  |  | 100 | pF |
| Current Needed to Override HALTT ${ }^{3}$ <br> To Continue To Halt | $\begin{aligned} & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V} \mathrm{CC} \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -2 | $+2$ | $\mu \mathrm{A}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{c c}$ with 5 k resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating in the RC and crystal configurations.
Note 3: When forcing HALT, current is only needed for a short time (approximately 200 ns ) to flip the HALT flip-flop.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 5: Voltage change must be less than 0.5 V in a 1 ms period.
Note 6: This parameter is only sampled and not $100 \%$ tested.
Note 7: Variation due to the device included.

## COP410C/COP411C

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ unloss otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{C}}$ ) | $\begin{aligned} & V_{C C} \geq 4.5 V \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 V \end{aligned}$ | $\begin{gathered} 4 \\ 16 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ |
| Operating CKI $\div 4$ mode <br> Frequency $\div 8$ mode <br>  $\div 16$ mode <br>  $\div 4$ mode <br>  $\div 8$ mode <br>  $\div 16$ mode | $\left\{\begin{array}{l} v_{C C} \geq 4.5 \mathrm{~V} \\ 4.5 \mathrm{~V}>v_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \end{array}\right.$ | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \\ & 250 \\ & 500 \\ & 1.0 \end{aligned}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Instruction Cycle Time RC Oscillator ${ }^{7}$ | $\begin{aligned} & R=30 k \pm 5 \%, V_{C C}=5 V \\ & C=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 8 | 16 | $\mu \mathrm{S}$ |
| Duty Cycle ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{I}}=4 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Inputs (See Figure 3) ${ }^{\text {t }}$ SETUP <br> $t_{\text {hold }}$ | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Input } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 2.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { tc } / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  |  |
| Output Propagation Delay <br> tpD1 $^{\text {t }}$ tpD0 tPD1, tpD0 | $\begin{aligned} & V_{O U T}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |

## Absolute Maximum Ratings

If Milltary/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage
6 V
Voltage at Any Pin
Total Allowable Source Current
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
25 mA
Total Allowable Sink Current

Operating Temperature Range $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 3.0 | 5.5 V | V |
| Power Supply Ripple 5 |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=125 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=4 \mu \mathrm{~s} \\ & \left(\mathrm{t}_{\mathrm{c}} \text { is instruction cycle time }\right) \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 600 \\ & 2500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| HALT Mode Current² | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Input Voltage Levels <br> RESET, CKI <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V} \mathrm{CC} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & v \\ & V \end{aligned}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 | pF |
| Output Voltage Levels <br> LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & v \\ & V \end{aligned}$ |
| Output Current Levels ${ }^{4}$ <br> (Except CKO) <br> Sink <br> Source (Standard Option) Source (Low Current Option) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -8 \\ \hline \end{gathered}$ | $\begin{array}{r} -440 \\ -200 \\ \hline \end{array}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| CKO Current Levels  <br> (As Clock Out)  <br> Sink $\div 4$ <br>  $\div 8$ <br> Source $\div 16$ <br>  $\div 4$ <br>  $\div 8$ <br>  $\div 16$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, C K I=V_{C C}, V_{O U T}=V_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, V_{O U T}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Allowable Sink/Source Current Per Pin ${ }^{4}$ |  |  | 5 | mA |

## COP310C/COP311C

DC Electrical Characteristics
(Continued)

| Parameter | Conditions | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Allowable Loading on CKO <br> (as HALT I/O pin) |  |  |  |  |
| Current Needed to |  |  |  |  |
| Override HALT 3 |  |  |  |  |
| To Continue | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{CC}}$ |  | 0.8 | mA |
| To Halt | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | 2.0 | mA |
| TRI-STATE or Open Drain |  | -4 | +4 | $\mu \mathrm{~A}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{C C}$ with $5 k$ resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating in the RC and crystal configurations.
Note 3: When forcing HALT, current is only needed for a short time (approximately 200 ns ) to flip the HALT flip-flop.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 5: Voltage change must be less than 0.5 V in a 1 ms period.
Note 6: This parameter is only sampled and not $100 \%$ tested.
Note 7: Variation due to the device included.

## COP310C/COP311C

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 3.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Operating CKI $\div 4$ mode <br> Frequency $\div 8$ mode <br>  $\div 16$ mode <br>  $\div 4$ mode <br>  $\div 8$ mode <br>  $\div 16$ mode | $\left\{\begin{array}{l} v_{C C} \geq 4.5 \mathrm{~V} \\ 4.5 \mathrm{~V}>v_{C C} \geq 3.0 \mathrm{~V} \end{array}\right.$ | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \\ & 250 \\ & 500 \\ & 1.0 \end{aligned}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Instruction Cycle Time RC Oscillator ${ }^{7}$ | $\begin{aligned} & R=30 k \pm 5 \%, V_{C C}=5 V \\ & C=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 8 | 16 | $\mu \mathrm{S}$ |
| Duty Cycle ${ }^{6}$ | $\mathrm{f}_{\mathrm{l}}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time ${ }^{6}$ | $\mathrm{fl}_{\mathrm{l}}=4 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time ${ }^{6}$ | $\mathrm{f}_{\mathrm{l}}=4 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Inputs (See Figure 3) tsetup <br> thold | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Input } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 3.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{tc} / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Propagation Delay <br> tpD1 $^{\text {t }}$ tpD 0 <br> tpD1, $\mathrm{t}_{\text {PDO }}$ | $\begin{aligned} & V_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \leq 3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |

## Connection Diagrams

## S.O. WIde and DIP <br>  <br> TL/DD/5015-2 <br> Top View

Order Number COP311C-XXX/D or COP411C-XXX/D See NS Hermetic Package Number D20A

Order Number COP311C-XXX/N or COP411C-XXX/N See NS Molded Package Number N20A

Order Number COP311C-XXX/WM or COP411C-XXX/WM
See NS Surface Mount Package Number M20B


TL/DD/5015-3

Top View
Order Number COP310C-XXX/D or COP410C-XXX/D See NS Hermetic Package Number D24C

Order Number COP310C-XXX/N or COP410C-XXX/N See NS Molded Package Number N24A

Order Number COP310C-XXX/WM or COP410C-XXX/WM
See NS Surface Mount Package Number M24B
FIGURE 2

## Pin Descriptions

| Pln | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8-bit bidirectional I/O port with TRI-STATE | SK | Logic-controlled clock |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4-bit bidirectional I/O port |  | (or general purpose output) |
|  | ( $\mathrm{G}_{2}-\mathrm{G}_{0}$ for 20-pin package) | CKI | System oscillator input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4-bit general purpose output port ( $\mathrm{D}_{1}-\mathrm{D}_{0}$ for 20-pin package) | CKO | Crystal oscillator output, or HALT mode I/O port (24-pin package only) |
| SI | Serial input (or counter input) | RESET | System reset input |
| SO | Serial output (or general purpose output) | $V_{C C}$ | System power supply |
|  |  | GND | System Ground |

## Timing Diagram



FIGURE 3. Input/Output (Divide-by-8 Mode)

## Functional Description

To ease reading of this description, only COP410C and/or COP411C are referenced; however, all such references apply equally to COP310C and/or COP311C, respectively.
A block diagram of the COP410C is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 "; when a bit is reset, it is a logic " 0 ".

## PROGRAM MEMORY

Program memory consists of a 512-byte ROM. As can be seen by an examination of the COP410C/411C instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words (bytes) each.

## ROM ADDRESSING

ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by two 9 -bit subroutine save registers, SA and SB.
ROM instruction words are fetched, decoded, and executed by the instruction decode, control and skip logic circuitry.

## DATA MEMORY

Data Memory consists of a 128-bit RAM, organized as four data registers of $8 \times 4$-bit digits. RAM addressing is implemented by a 6-bit B register whose upper two bits ( Br ) selects one of four data registers and lower three bits of the 4bit Bd select one of eight 4 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.
The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15, but not between 7 and 8 (see Table III).

## INTERNAL LOGIC

The internal logic of the COP410C/411C is designed to ensure fully static operation of the device.
The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load four bits of the 8 -bit $Q$ latch data and to perform data exchanges with the SIO register.
The 4-bit adder performs the arithmetic and logic functions of the COP410C/411C, storing its results in A. It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below.)
The G register contents are outputs to four general purpose bidirectional I/O ports.
The Q register is an internal, latched, 8 -bit register, used to hold data loaded from RAM and A, as well as 8-bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEl instruction.)
The eight $L$ drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into A and RAM.


TL/DD/5015-5
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter, depending upon the contents of the EN register. (See EN register description below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync clock, the COP410C/411C is MICROWIRE compatible.
The $D$ register provides four general purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic " 0 ". The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-ENO).

1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the S input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENO reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each instruction cycle time. (See 4, below.) The SK output becomes a logic-controlled clock.
2. EN 1 is not used, it has no effect on the COP410C/411C.
3. With EN2 set, the L drivers are enabled to output the data in Q to the LI/O ports. Resetting EN2 disables the L drivers, placing the LI/O ports in a high impedance input state.
4. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected), SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains reset to " 0 ".

## INITIALIZATION

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to VCC. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
When $V_{C C}$ power is applied, the internal reset logic will keep the chip in initialization mode for up to 2500 instruction cycles. If the CKI clock is running at a low frequency, this could take a long time, therefore, the internal logic should be disabled by a mask option with initialization controlled solely by RESET pin.
Note: If CKI clock is less than 32 kHz , the internal reset logic (Option 25=1) must be disabled and the external RC network must be present.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


## COP411C

If the COP 410 C is bonded as a 20 -pin package, it becomes the COP411C, illustrated in Figure 2, COP410C/411C Connection Diagrams. Note that the COP411C does not contain D2, D3, G3, or CKO. Use of this option, of course, precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411C.

TABLE I. Enable Register Modes - Bits EN0 and EN3

| ENO | EN3 | SIO | SI | so | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $S K L=1, S K=$ clock |
|  |  |  | Register |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 0 | 1 | Shift Register | Input to Shift | Serial | If $S K L=1, S K=$ clock |
|  |  |  | Register | out | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK = SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK = SKL |

## Functional Descriptlon (Continued)

## HALT MODE

The COP410C/411C is a fully static circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip also may be halted by the HALT instruction or by forcing CKO high when it is used as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.
The HALT mode has slight differences depending upon the type of oscillator used.
a. 1-pin oscillator-RC or external

The HALT mode may be entered into by either program control (HALT instruction) or by forcing CKO to a logic "1" state.
The circuit may be awakened by one of two different methods:

1) Continue function. By forcing CKO to a logic " 0 ", the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
2) Restart. Forcing the RESET pin to a logic " 0 " will restart the chip regardless of HALT or CKO (see initialization).
b. 2-pin oscillator-crystal

The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic "1" state.
The circuit can be awakened only by the $\overline{\text { RESET }}$ function.


Halt I/O Port

## CKO Pin Options

In a crystal-controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a 1 -pin oscillator system is chosen (RC or external), CKO will be selected as HALT and is an I/O
flip-flop which is an indicator of the HALT status. An external signal can override this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and the CKO output will go high to keep the chip stopped. By forcing a low level to CKO, the chip will continue and CKO output will go low.
All features associated with the CKO I/O pin are available with the 24-pin package only.

## OSCILLATOR OPTIONS

There are three options available that define the use of CKI and CKO.
a. Crystal-Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equais the crystal frequency divided by 16 (optionally by 8 or 4).
b. External Oscillator. CKI is configured as LSTTL-compatible input accepting an external clock signal. The external frequency is divided by 16 (optionally by 8 or 4 ) to give the instruction cycle time. CKO is the HALT I/O port.
c. RC-Controlled Oscillator. CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port.
The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional $100 \mu \mathrm{~A}$ at 5 V ). However, when the part halts, it stops with CKI high and the halt current is at the minimum.


FIGURE 6. COP410C Oscillator

## COP410C/COP411C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410C/411C instruction set.

TABLE II. COP410C/411C Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binar |
| r | 2-bit Operand Field, 0-3 binary Select) |
| a | 9-bit Operand Field, $0-511$ bina |
| $y$ | 4-bit Operand Field, $0-15$ binary |
| RAM(s) | Contents of RAM location add |
| ROM(t) | Contents of ROM location add |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\overline{\text { A }}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE III. COP410C/411C Instruction Set

| Mnemonic | Operand | Hex Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | $\underline{001110000]}$ | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | [001110001 | $A+\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\bar{A} \rightarrow A$ | None | One's complement of A to A |
| NOP |  | 44 | $\underline{0100 \mid 0100]}$ | None | None | No Operation |
| RC |  | 32 | [0011 0010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 1001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus \operatorname{RAM}(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP410C/411C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Condilions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ - | $\frac{\|0110\| 000\left\|a_{8}\right\|}{\square a_{7}: 0}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{\|1\| \quad a_{6: 0}}{\text { (pages } 2,3 \text { only) }} \\ \text { or } \\ \frac{11 \mid \quad a_{5: 0}}{\text { (all other pages) }} \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 1) |
| JSRP | a | - | $\left\lfloor 10 \mid \quad a_{5: 0}\right.$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 2) |
| JSR | a | 6- | $\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|} \hline 0110\left\|a_{8}\right\| \\ \hline \mathrm{a}_{7: 0} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100\|10011 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | $\begin{aligned} & 33 \\ & 38 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1000 \\ \hline \end{array}$ |  | None | Halt processor |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & \hline 33 \\ & 3 C \end{aligned}$ | 0011 0011 <br> 0011 1100 | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0010 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | 100\|r|0101 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with r |
| LQID |  | BF | [1011 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect |
| RMB | 0 1 2 3 | $4 C$ 45 42 43 | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow \text { RAM }(B)_{1} \\ & 0 \rightarrow \text { RAM }(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | 0 1 2 3 | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | \|0111 y | $\begin{aligned} & \mathrm{y} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \xrightarrow[\mathrm{Bd}]{ } \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| $x$ | r | -6 | 100\|r/0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & \mathrm{BF} \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 1011 & 11111 \\ \hline \end{array}$ | $\operatorname{RAM}(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP410C/411C Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (BInary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| XDS | $r$ | -7 | L00\|r|0111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd Exclusive-OR Br with r |
| XIS | r | -4 | 100\|r10100] | RAM $(B) \longleftrightarrow A$ <br> $\mathrm{Bd}+1 \rightarrow \mathrm{Bd}$ <br> $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 010110000 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | \|0100|1110| | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | - | $\frac{\|00\| r\|(d-1)\|}{(d=0,9: 15)}$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d |
| LEI | $y$ | 33 $6-$ | 00011 <br> 00011 <br> 0010 | $y \rightarrow E N$ | None | Load EN Immediate |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | [0010\|0000] |  | C = "1" | Skip if C is True |
| SKE |  | 21 | 0010,0001 |  | $A=\operatorname{RAM}(\mathrm{B})$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | 0011 0011 <br> $0010\|0001\|$  |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero (all 4 bits) |
| SKGBZ |  | 33 | 001110011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 0001 0001 <br> 000010011  | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000010011 | \} 2nd byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 001010011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 0000 000011 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 00010001 |  | RAM (B) ${ }_{1}=0$ |  |
|  | 2 | 03 | 000000011 |  | $\mathrm{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 00010011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 00011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2 A | 0010 1010 |  |  |  |
| INL |  | 33 | 0011\|0011| | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B})$ | None | Input L Ports to RAM, A |
|  |  | 2E | 001011110 | $L_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 001110011\| | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 001111110 |  |  |  |
| OMG |  | 33 | 1001110011 | RAM(B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3A | 0011\|1010 |  |  |  |
| XAS |  | 4F | 0100 11111 | A $\longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO |

Note 1: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 2: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410C/411C programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register). If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower eight bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note: JID uses two instruction cycles if executed, one if skipped.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table look-up or code conversion such as BCD to 7 -segment. The LQID instruction "pushes" the stack (PC +1 $\rightarrow$ SA $\rightarrow \mathrm{SB}$ ) and replaces the least significant eight bits of the PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, $R A M(B) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC ), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost.
Note: LQID uses two instruction cycles if executed, one if skipped.

## INSTRUCTION SET NOTES

a. The first word of a COP $410 \mathrm{C} / 411 \mathrm{C}$ program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed (except JID and LQID).
c. The ROM is organized into eight pages of 64 words each. The program counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: A JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages.

## POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, to minimize power consumption, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal- or resonator-generated clock will draw additional current. An RC oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate the COP410C current drain.

$$
\begin{aligned}
& \mathrm{Ic}=\mathrm{Iq}+(\mathrm{V} \times 20 \times \mathrm{Fi})+(\mathrm{V} \times 1280 \times \mathrm{FI} / \mathrm{Dv}) \\
& \text { where } \mathrm{Ic}=\text { chip current drain in microamps } \\
& \mathrm{Iq}=\text { quiescent leakage current (from curve) } \\
& \mathrm{FI}=\text { CKI frequency in megahertz } \\
& \mathrm{V}=\text { chip } V_{\mathrm{CC}} \text { in volts } \\
& \mathrm{DV}=\text { divide by option selected }
\end{aligned}
$$

For example, at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and 400 kHz (divide by 4),

$$
\begin{aligned}
& \text { lc }=10+(5 \times 20 \times 0.4)+(5 \times 1280 \times 0.4 / 4) \\
& \text { lc }=10+40+640=690 \mu \mathrm{~A}
\end{aligned}
$$

## I/O OPTIONS

COP410C/411C outputs have the following optional configurations, illustrated in Figure 7:
a. Standard. A CMOS push-pull buffer with an N -channel device to ground in conjunction with a P-channel device to $V_{C C}$, compatible with CMOS and LSTTL.
b. Low Current. This is the same configuration as (a) above except that the sourcing current is much less.
c. Open Drain. An N-channel device to ground only, allowing external pull-up as required by the user's application.
d. Standard TRI-STATE L Output. A CMOS output buffer similar to (a) which may be disabled by program control.
e. Low-Current TRI-STATE L Output. This is the same as (d) above except that the sourcing current is much less.
f. Open-Drain TRI-STATE L Output. This has the N -channel device to ground only.
The SI and $\overline{\mathrm{RESET}}$ inputs are $\mathrm{Hi}-\mathrm{Z}$ inputs (Figure 7 g ).
When using either the G or L I/O ports as inputs, a pull-up device is necessary. This can be an external device or the following alternative is available: Select the low-current output option. Now, by setting the output registers to a logic " 1 " level, the P -channel devices will act as the pull-up load. Note that when using the $L$ ports in this fashion, the $Q$ registers must be set to a logic " 1 " level and the $L$ drivers must be enabled by an LEI instruction.

Functional Description (Continued)


b. Low Current Push-Pull Output

e. Low Current TRI-STATE "L"Output

g. HI-Z Input

c. Open Drain Output

f. Open Drain TRI-STATE
"L" Output

TL/DD/5015-9

FIGURE 7. I/O Configurations
Typical Performance Characteristics







TL/DD/5015-10

All output drivers uses one or more of three common devices numbered 1 to 3 . Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations.

## Option List

The COP410C/411C mask-programmable options are assigned numbers which correspond with the COP410C pins. The following is a list of COP410C options. When specifying a COP411 chip, options 20, 21, and 22 must be set to 0 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1: $\quad 0=$ Ground Pin. No options available.
Option 2: CKO I/O Port. (Determined by Option 3.)
$=0$ : No option.
(a. is crystal oscillator output for two pin oscillator.
b. is HALT I/O for one pin oscillator.)

Option 3: CKI Input.
$=0$ : Crystal-controlled oscillator input ( $\div 4$ ).
$=1$ : Single-pin RC-controlled oscillator ( $\div 4$ ).
$=2$ : External oscillator input $(\div 4)$.
$=3:$ Crystal oscillator input $(\div 8)$.
$=4$ : External oscillator input $(\div 8)$.
= 5: Crystal oscillator input ( $\div 16$ ).
$=6$ : External oscillator input ( $\div 16$ ).
Option 4: $\overline{\text { RESET }}$ Input $=1: \mathrm{Hi}-\mathrm{Z}$ input. No option available.
Option 5: L7 Driver
$=0$ : Standard TRI-STATE push-pull output.
= 1: Low-current TRI-STATE push-pull output.
$=2$ : Open-drain TRI-STATE output.

Option 6: $\quad L_{6}$ Driver. (Same as Option 5.)
Option 7: $L_{5}$ Driver. (Same as Option 5.)
Option 8: $\mathrm{L}_{4}$ Driver. (Same as Option 5.)
Option 9: $\quad \mathrm{V}_{\mathrm{CC}}$ Pin $=0$ no option.
Option 10: $\mathrm{L}_{3}$ Driver. (Same as Option 5.)
Option 11: $\mathrm{L}_{2}$ Driver. (Same as Option 5.)
Option 12: $\mathrm{L}_{1}$ Driver. (Same as Option 5.)
Option 13: $\mathrm{L}_{0}$ Driver. (Same as Option 5.)
Option 14: SI Input.
No option available.
$=1$ : Hi-Z input.
Option 15: SO Output.
$=0$ : Standard push-pull output.
$=1$ : Low-current push-pull output.
= 2: Open-drain output.
Option 16: SK Driver. (Same as Option 15.)
Option 17: $\mathrm{G}_{0}$ I/O Port. (Same as Option 15.)
Option 18: $\mathrm{G}_{1}$ I/O Port. (Same as Option 15.)
Option 19: $\mathrm{G}_{2}$ I/O Port. (Same as Option 15.)
Option 20: $\mathrm{G}_{3}$ I/O Port. (Same as Option 15.)
Option 21: $\mathrm{D}_{3}$ Output. (Same as Option 15.)
Option 22: $\mathrm{D}_{2}$ Output. (Same as Option 15.)
Option 23: $\mathrm{D}_{1}$ Output. (Same as Option 15.)
Option 24: $\mathrm{D}_{0}$ Output. (Same as Option 15.)
Option 25: Internal Initialization Logic.
$=0$ : Normal operation.
$=1$ : No internal initialization logic.
Option 26: No option available.
Option 27: COP Bonding $=0:$ COP410C (24-pin device).
$=1:$ COP411C (20-pin device). See note.
$=2:$ COP410C and COP411C. See note.
Note: If opt. $\# 27=1$ or 2 then opt $\# 20$ must $=0$.

## Option Table

Please fill out a photocopy of the option table and send it along with your EPROM.

Option Table


## COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers

## General Description

The COP410L and COP411L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP411L is identical to the COP410L, but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.
The COP310L and COP311L are exact functional equivalents but extended temperature versions of COP410L and COP411L respectively.
The COP401L should be used for exact emulation.

## Features

- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 19 I/O lines (COP410L)

■ Two-level subroutine stack

- $16 \mu \mathrm{~s}$ instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain ( 6 mA max)

E Internal binary counter register with MICROWIRETM serial I/O capability

- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device
- COP310L/COP311L $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

Block Diagram


FIGURE 1. COP410L

## COP410L/COP411L



DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 1) | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 6 | mA |
| Input Voltage Levels |  |  |  |  |
| CKI Input Levels Ceramic Resonator Input ( $\div 8$ ) |  |  |  |  |
| Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) | $V_{C C}=$ Max | 3.0 |  | V |
| Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) | $V_{C C}=5 \mathrm{~V} \pm 5 \%$ | 2.0 |  | V |
| Logic Low (VIL) |  | -0.3 | 0.4 | V |
| $\begin{aligned} & \text { Schmitt Trigger Input }(\div 4) \\ & \text { Logic High }\left(V_{I H}\right) \\ & \text { Logic Low }\left(V_{I L}\right) \end{aligned}$ |  | $\begin{gathered} 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \end{gathered}$ | 0.6 | V |
| RESET Input Levels | (Schmitt Trigger Input) |  |  |  |
| Logic High |  | 0.7 V CC |  | v |
| Logic Low |  | -0.3 | 0.6 | V |
| SO Input Level (Test Mode) | (Note 2) | 2.0 | 2.5 | V |
| All Other Inputs |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {CC }}=$ Max | 3.0 |  | V |
| Logic High | With TTL Trip Level Options | 2.0 |  | V |
| Logic Low | Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ | -0.3 | 0.8 | V |
| Logic High | With High Trip Level Options | 3.6 |  | V |
| Logic Low | Selected | -0.3 | 1.2 | $V$ |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels |  |  |  |  |
| LSTTL Operation | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ |  |  |  |
| Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\mathrm{l}_{\mathrm{OH}}=-25 \mu \mathrm{~A}$ | 2.7 |  | V |
| Logic Low (V) | $\mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA}$ |  | 0.4 | V |
| CMOS Operation (Note 3) |  |  |  |  |
| Logic High | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-1$ |  | V |
| Logic Low | $\mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A}$ |  | 0.2 | V |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.
Note 3: TRI-STATE ${ }^{*}$ and LED configurations are excluded.

## COP410L/COP411L

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |

Output Current Level
Output Sink Current SO and SK Outputs (lou)
$L_{0}-L_{7}$ Outputs, $G_{0}-G_{3}$ and LSTTL $D_{0}-D_{3}$ Outputs (IoL) $D_{0}-D_{3}$ Outputs with High Current Options (loL) $D_{0}-D_{3}$ Outputs with Very High Current Options (lou) CKI (Single-Pin RC Oscillator) CKO
Output Source Current Standard Configuration, All Outputs ( $\mathrm{IOH}_{\text {) }}$ Push-Pull Configuration SO and SK Outputs (IOH) LED Configuration, $L_{0}-L_{7}$ Outputs, Low Current Driver Option (loH) LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (loH) TRI-STATE Configuration, Lo-L 7 Outputs, Low Current Driver Option (IOH) TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option (loh) Input Load Source Current KKO Output RAM Power Supply Option Power Requirement

| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $L_{7}-L_{4}, \mathrm{G}$ Port |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 4 | mA |
| Any Other Pin |  |  | 2.0 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pin |  |  | 1.5 | mA |

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallablility and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature

$$
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V}
$$

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

Ambient Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Power Dissipation COP310L
0.75 W at $25^{\circ} \mathrm{C}$
0.25 W at $85^{\circ} \mathrm{C}$

COP311L

| Total Source Current | 120 mA |
| :--- | :--- |
| Total Sink Current | 100 mA |

Total Sink Current
100 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $V_{C C}$ ) <br> Power Supply Ripple <br> Operating Supply Current | (Note 1) <br> Peak to Peak <br> All Inputs and Outputs Open | 4.5 | $\begin{gathered} 5.5 \\ 0.5 \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| ```Input Voltage Levels Ceramic Resonator Input ( }\div8\mathrm{ ) Crystal Input Logic High (V/H) Logic High (VIH) Logic Low (VIL) Schmitt Trigger Input ( - 4) Logic High (VIH) Logic Low (VID) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low Input Capacitance Hi-Z Input Leakage``` | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=M a x$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | 3.0 2.2 -0.3 $0.7 V_{C C}$ -0.3 $0.7 V_{C C}$ -0.3 2.2 3.0 2.2 -0.3 3.6 -0.3 -2 | 0.4 <br> 0.4 <br> 2.5 <br> 0.6 <br> 1.2 <br> 7 <br> $+2$ | V V V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> pF <br> $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 3) <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{IOH}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.
Note 3: TRI-STATE and LED configurations are excluded.

## COP310L/COP311L

DC Electrical Characteristics
(Continued)
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless othewise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Outputs (IOL) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.0 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.8 |  | mA |
| $L_{0}-L_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with High | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 9 |  | mA |
| Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 7 |  | mA |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with Very | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 18 |  | mA |
| High Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 14 |  | mA |
| CKI (Single-Pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 1.5 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -55 | -600 | $\mu \mathrm{A}$ |
| All Outputs ( $\mathrm{IOH}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -28 | -350 | $\mu \mathrm{A}$ |
| Push-Pull Configuration | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.1 |  | mA |
| SO and SK Outputs ( OH ) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (loH) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -0.7 | -15 | $\mu \mathrm{A}$ |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, High Current Driver Option (lOH) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.4 | -30 | $\mu \mathrm{A}$ |
| TRI-STATE Configuration, | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ | -0.6 |  | mA |
| $L_{0}-L_{7}$ Outputs, Low Current Driver Option ( $\mathrm{IOH}_{\mathrm{O}}$ ) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -0.9 |  | mA |
| TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.2 \\ & -1.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| CKO Output RAM Power Supply Option Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 2.0 | mA |
| TRI-STATE Output Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| $L_{7}-L_{4}, G$ Port |  |  | 4 | mA |
| $\mathrm{L}_{3}-L_{0}$ |  |  | 4 | mA |
| Any Other Pins |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $L_{3}-L_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pins |  |  | 1.5 | mA |

## AC Electrical Characteristics

COP410L/411L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted COP310L/311L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{C}}$ CKI |  | 16 | 40 | $\mu \mathrm{S}$ |
| Input Frequency - $f_{1}$ | $\begin{aligned} & \div 8 \text { Mode } \\ & \div 4 \text { Mode } \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | 0.5 0.25 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Duty Cycle |  | 30 | 60 | \% |
| Rise Time | $\mathrm{f}_{\mathrm{I}}=0.5 \mathrm{MHz}$ |  | 500 | ns |
| Fall Time |  |  | 200 | ns |
| CKI Using RC $(\div 4)$ (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ |  |  |  |
| Instruction Cycle Time |  | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNG Input tsync |  |  |  |  |
| INPUTS |  |  |  |  |
| $\begin{aligned} & \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0} \\ & \mathrm{t}_{\text {SETUP }} \\ & \mathrm{t}_{\text {HOLD }} \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| SI |  |  |  |  |
| tsetup <br> thold |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OUTPUT PROPAGATION DELAY | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  |  |  |
| SO, SK Outputs $t_{\text {pd1 }}, t_{\text {pd }}$ |  |  | 4.0 | $\mu \mathrm{S}$ |
| All Other Outputs $t_{\text {pd1 }}, t_{\text {pd }}$ |  |  | 5.6 | $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.

## Connection Diagrams



## Pin Descriptions

| Pin | Description | Pin | Description |
| :--- | :--- | :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE | CKI | System oscillator input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports $\left(\mathrm{G}_{2}-\mathrm{G}_{0}\right.$ for COP411L) | CKO | System oscillator output (or RAM power supply or |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs $\left(\mathrm{D}_{1}-\mathrm{D}_{0}\right.$ for COP411L) |  | SYNC input) (COP410L only) |
| SI | Serial input (or counter input) | RESET | System reset input |
| SO | Serial output (or general purpose output) | VCC | Power supply |
| SK | Logic-controlled clock (or general purpose output) | GND | Ground |

## Timing Diagrams



TL/DD/6919-4
FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)


TL/DD/6919-5
FIGURE 3a. Synchronization Timing

## Functional Description

A block diagram of the COP410L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).
All functional references to the COP410L/COP411L also apply to the COP310L/COP311L.

## PROGRAM MEMORY

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP410L/411L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it
may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).


TL/DD/6919-6
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP410L/411L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The G register contents are outputs to 4 general-purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M . L I / O$ ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel 1/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\mathrm{EN}_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $\mathrm{EN}_{1}$ is not used. It has no effect on COP410L/COP411L operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." Table I provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The $\overline{R E S E T}$ pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


RC $\geq 5 \times$ Power Supply Rise Time TL/DD/6919-7
FIGURE 5. Power-Up Clear CIrcult

## Functional Description (Conitiveos)

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


| Ceramic Resonator Oscillator |
| :---: | :---: | :---: | :---: | :---: |
|  |

RC Controlled Oscillator

| $R(k \Omega)$ | $C(p F)$ | Instruction <br> Cycle Time <br> in $\mu \mathbf{s}$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq R \geq \mathbf{2 5} \mathbf{k} \boldsymbol{\mathrm { k }} . \mathbf{3 6 0 \mathrm { pF }} \geq \mathrm{C} \geq 50 \mathrm{pF}$. Does not include tolerances.

## FIGURE 6. COP410L/411L Oscillator

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8. This is not available in the COP411L.
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$, or no connection.
Note: No CKO on COP411L.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) or no connection.

## CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. As an option, CKO can be a RAM power supply pin $\left(V_{R}\right)$, allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using no connection option is appropriate in applications where the COP410L system timing configuration does not require use of the CKO pin.

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_{R}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\bar{R} E S E T$ must go low before $V_{C C}$ goes below spec during power-off; $\mathrm{V}_{\mathrm{CC}}$ must be within spec before RESET goes high on power-up.
2. During normal operation, $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip with $\left(\mathrm{V}_{\mathrm{CC}}-1\right) \leq \mathrm{V}_{\mathrm{R}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## I/O OPTIONS

COP410L/411L inputs and outputs have the following optional configurations, illustrated in Figure 7:
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on L outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive-an enhancement mode device to ground and to $\mathrm{V}_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
Note: Series current limiting resistors must be used if LEDs are driven directly and higher operating voltage option is selected.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{C C}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on $L$ outputs only.

## Functional Description (Continued)

$h$. An on-chip depletion load device to $V_{C C}$.
I. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and VOUT) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP410L/411L system.
The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the $G$ ports, the $G$ outputs should be set to "1". The L outputs can be configured as in d., e., f., or g.

An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the $L$ port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic " 1 ".

## COP411L

If the COP410L is bonded as a 20 -pin device, it becomes the COP411L, illustrated in Figure 2, COP410L/411L Connection Diagrams. Note that the COP411L does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411L.

## a. Standard Output


b. Open-Drain Output

c. Push-Pull Output

d. Standard L Output

g. TRI-STATE Push-Pull (L Output)


TL/DD/6919-15
e. Open-Drain L Output



TL/DD/6919-14
f. LED (L Output)
( $\star$ is depletion device)
I. HI-Z Input


TL/DD/6919-17

## Typical Performance Characteristics



FIGURE 8a. COP410L/COP411L I/O DC Current Characteristics

## Typical Performance Characteristics (Continued)



TL/DD/6919-19
FIGURE 8a. COP410L/COP411L I/O DC Current Characteristics (Continued)

## Typical Performance Characteristics (Continued)



FIGURE 8b. COP310L/COP311L Input/Output Characteristics

## Typical Performance Characteristics



Source Current for SO and SK In Push-Pull Configuration


Input Current for $L_{0}$ through $L_{7}$ when Output Programmed Off by Software


Source Current for $L_{0}$ through $L_{7}$ In TRI-STATE Configuration (High Current Option)





LED Output Direct Segment Drive


LED Output Source Current (for Low Current LED Option)


Output Sink Current for SO


LED Output Direct Segment Drive High Current Options on $\mathrm{L}_{0}-\mathrm{L}_{7}$ Very High Current Options on


Output Sink Current for $\mathrm{L}_{0}-\mathrm{L}_{7}$ and Standard Drive Option for



FIGURE 8a. COP410L/COP411L Input/Output Characteristics

## Typical Performance Characteristics (Continued)



FIGURE 8b. COP310L/COP311L Input/Output Characteristics

## COP410L/411L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

TABLE II. COP410L/411L Instruction Set Table Symbols


TABLE III. COP410L/411L Instruction Set

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | $\underline{0011 \mid 0000}$ | $\begin{aligned} & A+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011\|0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | $y$ | 5- | \|0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 10100\|0000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | 1010010100 | None | None | No Operation |
| RC |  | 32 | 0011 10010 | " 0 ' $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP410L/411L Instructlon Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111 1111 | $\begin{aligned} & \text { ROM }\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ | $\frac{\|0110\| 000\left\|a_{8}\right\|}{a_{7}: 0}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $\begin{aligned} & \mathrm{a} \rightarrow P \mathrm{CC}_{6: 0} \\ & \mathrm{a} \rightarrow P \mathrm{CC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 3) |
| JSRP | a | - | \|10| $\mathrm{a}_{5: 0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | 6- | $\begin{array}{\|c\|c\|c\|c\|c\|c\|} \hline 0110\left\|a_{8}\right\| \\ \hline \mathrm{a}_{7}: 0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100 1001 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 36 | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \rightarrow Q_{7: 4} \\ & \operatorname{RAM}(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| LD | $r$ | -5 | [00\|r10101 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LQID |  | BF | [1011 1111] | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 1 2 3 | $4 C$ 45 42 43 | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \text { RAM }(B)_{0} \\ 0 & \rightarrow \text { RAM }(B)_{1} \\ 0 & \rightarrow \text { RAM }(B)_{2} \\ 0 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | 0 1 2 3 | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \operatorname{RAM}(B)_{0} \\ 1 & \rightarrow R A M(B)_{1} \\ 1 & \rightarrow R A M(B)_{2} \\ 1 & \rightarrow \operatorname{RAM}(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | $7-$ | \|0111 y ${ }^{\text {y }}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | L00\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & B F \end{aligned}$ | 0010 0011 <br> 1011 1111 | $\operatorname{RAM}(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |
| XDS | r | -7 | 00\|r|0111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |
| XIS | r | -4 | $\underline{00\|r\| 0100 \mid}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with $r$ |


| TABLE III. COP410L/411L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [010110000] | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 10100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | _ | $\frac{\|00\| \mathrm{r}\|(\mathrm{~d}-1)\|}{(\mathrm{d}=0,9: 15)}$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 5) |
| LEI | $y$ | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | 0011 <br> 0110011 <br> 010 | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 001010000 |  | $\mathrm{C}={ }^{\prime} 1{ }^{\prime}$ | Skip if C is True |
| SKE |  | 21 | 0010/0001 |  | $A=\operatorname{RAM}(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 10011)0011 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 0010 0001 |  |  | (all 4 bits) |
| SKGBZ |  | 33 | 0011 0011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 0000\|0001 | 2nd byte | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 0001 00001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0001\|0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 0000\|00011 |  | $\mathrm{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 000110001 |  | $\operatorname{RAM}(B)_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUTINSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 0011 | $G \rightarrow A$ | None | Input G Ports to A |
|  |  | 2A | 0010 1010 |  |  |  |
| INL |  | 33 | [0011 0011 | $\begin{aligned} & \mathrm{L}_{7: 4} \rightarrow \text { RAM(B) } \\ & \mathrm{L}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 0010/1110 |  |  |  |
| OBD |  | 33 | 001110011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OMG |  | 33 | 0011 00011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | 10100\|1111 | A | None | Exchange A with SIO (Note 2) |
| Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit A register. |  |  |  |  |  |  |
| Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below. <br> Note 3: The JP instruction allows a jump, white in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a Jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page. |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2. |  |  |  |  |  |  |
| Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(\mathbf{1 0 0 0}_{2}\right)$. To load 0 , the lower 4 bits of the LBl instruction should equal $\left.15(111)_{2}\right)$. |  |  |  |  |  |  |
| Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN , where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.) |  |  |  |  |  |  |

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410L/411L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: A $\rightarrow \mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B})$ $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP410L/411L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

## Option List

The COP410L/411L mask-programmable options are assigned numbers which correspond with the COP410L pins.
The following is a list of COP410L options. The LED Direct Drive option on the L Lines cannot be used if higher VCC option is selected. When specifying a COP411L chip, Option 2 must be set to 3, Options 20, 21, and 22 to 0 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option $1=0$ : Ground Pin - no options available
Option 2: CKO Output (no option available for COP411L)
$=0$ : Clock output to ceramic resonator
$=1$ : Pin is RAM power supply $\left(V_{R}\right)$ input
= 3: No connection
Option 3: CKI Input
$=0$ : Oscillator input divided by 8 ( 500 kHz max)
$=1$ : Single-pin RC controlled oscillator divided by 4
$=2$ : External Schmitt trigger level clock divided by 4
Option 4: $\overline{R E S E T}$ Input
$=0$ : Load device to $V_{C C}$
= 1: Hi-Z input
Option 5: L7 Driver
= 0: Standard output
= 1: Open-drain output
= 2: High current LED direct segment drive output
$=3$ : High current TRI-STATE push-pull output
= 4: Low-current LED direct segment drive output
$=5$ : Low-current TRI-STATE push-pull output
Option 6: L L $L_{6}$ Driver
same as Option 5
Option 7: L5 Driver
same as Option 5
Option 8: $L_{4}$ Driver same as Option 5
Option 9: Operating voltage

$$
\begin{gathered}
\mathrm{COP} 41 \mathrm{XL} \\
=0:+4.5 \mathrm{~V} \text { to }+6.3 \mathrm{~V}
\end{gathered}
$$

COP31XL

$$
+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
$$

Option 10: $L_{3}$ Driver same as Option 5
Option 11: L2 Driver same as Option 5
Option 12: $L_{1}$ Driver same as Option 5
Option 13: Lo Driver same as Option 5
Option 14: SI Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z input
Option 15: SO Driver
=0: Standard Output
= 1: Open-drain output
$=2$ : Push-pull output
Option 16: SK Driver same as Option 15

Option List (Continued)

Option 17: Go I/O Port
= 0: Standard output
= 1: Open-drain output
Option 18: $\mathrm{G}_{1}$ I/O Port
same as Option 17
Option 19: $\mathrm{G}_{2}$ I/O Port
same as Option 17
Option 20: $\mathrm{G}_{3}$ I/O Port (no option available for COP411L) same as Option 17
Option 21: $D_{3}$ Output (no option available for COP411L)
$=0$ : Very-high sink current standard output
= 1: Very-high sink current open-drain output
$=2$ : High sink current standard output
$=3$ : High sink current open-drain output
$=4:$ Standard LSTTL output (fanout $=1$ )
$=5$ : Open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{D}_{2}$ Output (no option available for COP411L)
same as Option 21
Option 23: $\mathrm{D}_{1}$ Output same as Option 21
Option 24: $\mathrm{D}_{0}$ Output

Option 25: L input Levels
= 0: Standard TTL input levels ( ${ }^{\prime} 0 "=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ )
= 1: Higher voltage input levels (" 0 " $=1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V}$ )
Option 26: G Input Levels same as Option 25
Option 27: SI Input Levels same as Option 25
Option 28: COP Bonding
$=0$ : COP410L (24-pin device)
$=1$ : COP411L (20-pin device)
$=2$ : Both 24- and 20 -pin versions

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP410L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(S I=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## Option Table

The following option information is to be sent to National along with the EPROM.

| OPTION | $1 \text { VALUE }=\frac{\text { Optlon Data }}{0}$ | $\frac{\text { Optlon Data }}{\text { O }}$ ( IS: GROUND PIN |
| :---: | :---: | :---: |
| OPTION | 2 VALUE | IS: CKO PIN |
| OPTION | 3 VALUE | - IS: CKI INPUT |
| OPTION | 4 VALUE | - IS: RESET INPUT |
| OPTION | 5 VALUE | - IS: L(7) DRIVER |
| OPTION | 6 VALUE | - IS: L(6) DRIVER |
| OPTION | 7 VALUE | - IS: L(5) DRIVER |
| OPTION | 8 VALUE $=$ | - IS: L(4) DRIVER |
| OPTION | $9 \mathrm{VALUE}=\bigcirc$ | 0 IS: $\mathrm{V}_{\text {CC }}$ PIN |
| OPTION | 10 VALUE | - IS: L(3) DRIVER |
| OPTION | VALUE | - IS: L(2) DRIVER |
| OPTION | 12 VALUE | - IS: L(1) DRIVER |
| OPTION | 13 VALUE = | - IS: L(0) DRIVER |
| OPTION | 14 VALUE | - IS: SI INPUT |



## 7 <br> National Semiconductor

## COP413L/COP313L Single Chip Microcontrollers

## General Description

The COP413L and COP313L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These Control Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, 15 I/O lines with an instruction set, internal architecture and $1 / O$ scheme designed to facilitate keyboard input, display output and BCD data manipulation. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable highdensity fabrication techniques provide the medium to large volume customers with a customized Control Oriented Processor at a very low end-product cost.
The COP313L is an exact functional equivalent but extended temperature version of the COP413L.
The COP401L-R13 and COP410L-X13 should be used for exact emulation.

## Features

- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- $15 \mathrm{I} / \mathrm{O}$ lines
- Two-Level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

E Single supply operation (4.5V-6.3V)

- Low current drain ( 6 mA max.)
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose outputs
- High noise immunity inputs ( $\mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.6 \mathrm{~V}$ )
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP313L $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )


## Block Diagram



FIGURE 1

## Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallablily and specifications.
Voltage at Any Pin Relative to GND
Ambient Operating Temperature
-0.3 to +7 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

Power Dissipation COP413L
0.3 Watt at $70^{\circ} \mathrm{C}$

Total Source Current 25 mA
Total Sink Current 25 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage (VCC) | (Note 1) | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak |  | 0.4 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 6 | mA |
| ```Input Voltage Levels CKI Input Levels Ceramic Resonator Input ( }\div8\mathrm{ ) Logic High (VIH) Logic Low (V\|L) CKI (RC), Reset Input Levels Logic High Logic Low SO Input Level (Test Mode) SI Input Level Logic High Logic Low L,G Inputs Logic High Logic Low``` | (Schmitt Trigger Input) <br> (Note 2) <br> (TTL Level) <br> (High Trip Levels) | 3.0 $0.7 V_{C C}$ 2.5 2.0 3.6 | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Reset Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| ```Output Current Levels Output Sink Current SO and SK Outputs (loL) LO-L7 Outputs, G0-G3 CKO (lou) Output Source Current L0-L7 and G0-G3 SO and SK Outputs ( \(\mathrm{IOH}^{\text {) }}\) Push-Pull``` | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{VOH}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{VOH}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 0.2 \\ & \\ & -25 \\ & -1.2 \\ & -25 \\ & \hline \end{aligned}$ |  | mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ |
| SI Input Load Source Current | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Total Sink Current Allowed } \\ & \text { L7-L4, G Port } \\ & \text { L3-LO } \\ & \text { Any Other Pin } \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 4 \\ 4 \\ 2.0 \\ \hline \end{gathered}$ | mA <br> mA <br> mA |
| Total Source Current Allowed Each Pin |  |  | 1.5 | mA |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.

## COP313L Absolute Maximum

## Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Voltage at Any Pin Relative to GND
Ambient Operating Temperature
-0.3 to +7 V

Ambient Storage Temperature
Lead Temp. (Soldering, 10 seconds)

Power Dissipation COP313L 0.20 Watt at $85^{\circ} \mathrm{C}$ Total Source Current 25 mA Total Sink Current 25 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrcal specifications are not ensured when operating the dovice at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $V_{C C}$ ) | (Note 1) | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.4 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels Ceramic Resonator Input ( }\div8\mathrm{ ) Logic High (VIH) Logic Low (VIU) CKI (RC), Reset Input Levels Logic High Logic Low SO Input (Test Mode) SI Input Level Logic High Logic Low L,G Inputs Logic High Logic Low``` | (Schmitt Trigger Input) <br> (Note 2) <br> (TTL Level) <br> (High Trip Levels) | 3.0 $0.7 V_{C C}$ 2.5 2.2 3.6 | 0.3 <br> 0.4 <br> 0.6 <br> 1.2 | v <br> V <br> V <br> V <br> $v$ $v$ <br> V <br> V |
| Input Capacitance |  |  | 7 | pF |
| Reset Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Current Levels Output Sink Current SO and SK Outputs (lou) L0-L7 Outputs, G0-G3 (loL) CKO (lol) <br> Output Source Current L0-L7 and G0-G3 SO and SK Outputs (IOH) (Push-Pull) | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 0.2 \\ & \\ & -23 \\ & -1.0 \\ & -23 \\ & \hline \end{aligned}$ |  | mA <br> mA <br> mA <br> $\mu A$ <br> mA <br> $\mu A$ |
| SI Input Load Source Current | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| ```Total Sink Current Allowed L7-L4, G Port L3-LO Any Other Pin``` |  |  | $\begin{gathered} 4 \\ 4 \\ 1.5 \end{gathered}$ | mA <br> $m A$ <br> mA |
| Total Source Current Allowed Each Pin |  |  | 1.5 | mA |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.

AC Electrical Characteristics COP413L: $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$

$$
\text { COP313L: }-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}
$$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{c}}$ |  | 16 | 40 | $\mu \mathrm{S}$ |
| CKI <br> Input Frequency - fi <br> Duty Cycle <br> Rise Time <br> Fall Time | $\begin{aligned} & \div 8 \text { Mode } \\ & \mathrm{fi}=0.5 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 0.2 \\ 30 \end{gathered}$ | $\begin{gathered} 0.5 \\ 60 \\ 500 \\ 200 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| $\begin{aligned} & \text { CKI Using RC }(\div 4) \\ & \text { Instruction Cycle Time (Note 1) } \end{aligned}$ | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{s}$ |
| Inputs: $\qquad$ <br> tsetup <br> thold <br> SI <br> tsetup <br> thold |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & 2.0 \\ & 1.0 \end{aligned}$ | 1.3 | $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| Output Propagation Delay <br> SO, SK Outputs <br> tpd1, tpd0 <br> All Other Outputs tpd1, tpd0 | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  | $4.0$ $5.6$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |

Note 1: Variation due to the device included.

## Connection Diagram



FIGURE 2
Order Number COP313L-XXX/D or COP413L-XXX/D See NS Hermetic Package Number D20A

Order Number COP313L-XXX/WM or COP413L-XXX/WM
See NS Surface Mount Package Number M20B

Pin Descriptions

|  |  | Pin | Description |
| :---: | :---: | :---: | :---: |
|  |  | L7-L0 | 8-bit bidirectional I/O port |
|  |  | G3-G0 | 4-bit bidirectional I/O port |
|  |  | SI | Serial input (or counter input) |
|  | $\because$ | SO | Serial output (or general purpose output) |
|  |  | SK | Logic-controlled clock (or general purpose output) |
|  |  | CKI | System oscillator input |
| TL/DD/8371-2 |  | CKO | System oscillator output or NC |
| L-XXX/D |  | RESET | System reset input |
| 20A. |  | $V_{C C}$ | Power Supply |

## Order Number COP313L-XXX/N or COP413L-XXX/N

See NS Molded Package Number N20A


## Functional Description

A block diagram of the COP413L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).
All functional references to the COP413L also apply to the COP313L.

## PROGRAM MEMORY

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP413L instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, RON: must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9 -bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most 1/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP413L, storing its results in A. It also outputs a carry bit to the 1 -bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The $G$ register contents are outputs to 4 general purpose bidirectional I/O ports.


FIGURE 4. RAM Diglt Address to Physical RAM Digit Mapping
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $E N_{0} s e-$ lects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting with each instruction cycle time. The data present at SO goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP413L operation.

TABLE I. Enable Register Modes - Bits $\mathrm{EN}_{3}$ and $E N_{0}$

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $S K L=1, S K=$ Clock |
|  |  |  | Register |  | If $S K L=0, S K=0$ |
| 1 | 0 | Shift Register | Input to Shift | Serial | If $S K L=1, S K=$ Clock |
|  |  |  | Register | Out | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 0 | 1 | Binary Counter | Input to Binary | 0 | If $S K L=1, S K=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary | 1 | If $S K L=1, S K=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

3. With $\mathrm{EN}_{2}$ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the $S O$ output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{C}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/8371-5
FIGURE 5. Power-Up Clear Circult
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{EN}$, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlied Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8 .
b. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO becomes no connection.


TL/DD/8371-6
FIGURE 6. COP413L Oscillator
Ceramic Resonator Oscillator

| Resonator <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega)$ | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $R(k \Omega)$ | $C(p F)$ | Instruction <br> Cycle Time <br> (In $\mu$ s) |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$220 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

## Functional Description (Continued)


a. Standard Output

b. Push-Pull Output

c. Standard L Output

e. Hi-Z Input

## I/O CONFIGURATIONS

COP413L inputs and outputs have the following configurations, illustrated in Figure 7:
a. GO-G3-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$.
b. SO, SK-an enhancement mode device to ground in conjunction with a depletion-mode device paralleled by an
enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
c. L0-L7-same as a., but may be disabled.
d. SI has on-chip depletion load device to $V_{C C}$.
e. RESET has a Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
d. Input with Load


FIGURE 7. Input and Output Configurations

Typical Performance Characteristics


FIGURE 8a. COP413L I/O DC Current Characteristics



Output Sink Current for SO and SK



Output Sink Current for
L0-L7, G0-G3


FIGURE 8b. COP313L I/O DC Current Characteristics

## COP413L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table. Table III provides the mnemonic, oper-
and, machine code data flow, skip conditions and description associated with each instruction in the COP413L instruction set.

TABLE II. COP413L Instruction Set Table Symbols

| Symbol | Definition |
| :---: | :---: |
| Internal Architecture Symbols |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8 -bit TRI-STATE® I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B Register |
| PC | 9 -bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic Controiled Clock Output |
| Instruction Operand Symbols |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM (t) | Contents of ROM location addressed by t |
| Operational Symbols |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\overline{\mathrm{A}}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |


| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 001110000] | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 | $A+\operatorname{RAM}(B) \rightarrow A$ | None | Add RAM to A |
| AISC | $y$ | 5- | 0101 ${ }^{\text {¢ }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry ( $y \neq 0$ ) |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | [0100\|0000] | $\bar{A} \rightarrow A$ | None | One's complement of $A$ to A |
| NOP |  | 44 | 10100\|0100 | None | None | No Operation |
| RC |  | 32 | -0011\|0010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | [001010010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 10000/0010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

TRANSFER OF CONTROLINSTRUCTIONS

| JID |  | FF | 1111\|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | a | 6- | 10110\|000|a8 ${ }^{\text {l }}$ | $a \rightarrow P C$ | None | Jump |
|  |  | - | - a7:0 |  |  |  |
| JP | a | - | $\begin{array}{\|l\|l\|} \hline 1) & a_{6}: 0 \\ \hline \end{array}$ <br> (pages 2, 3 only) | $a \rightarrow P C_{6: 0}$ | None | Jump within-Page <br> (Note 3) |
|  |  |  | or |  |  |  |
|  |  | - | $\underbrace{11 \mid \quad \text { a5:0 }}_{\text {(all other pages) }}$ | $a \rightarrow P C_{5: 0}$ |  |  |
| JSRP | a | - | L10 ${ }^{\text {a5:0 }}$ - | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
|  |  |  |  |  |  |  |
| JSR | a | 6- | 10110\|100|as | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
|  |  | - | - a7:0 |  |  |  |
| RET |  | 48 |  | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 |  | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 | \|0011 [0011 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | [0011 1100 | RAM $(B) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| LD |  | -5 | $\underline{00\|r\| 0101]}$ | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Load RAM into $A$, Exclusive-OR Br with r |
|  |  |  |  | $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ |  |  |
| LQID | $r$ | BF | [1011 1111 | $\mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q}$ | None | Load Q Indirect (Note 2) |
|  |  |  |  | $\mathrm{SA} \rightarrow \mathrm{SB}$ |  |  |
| RMB | 0 | 4 C | 10100\|1100 | $0 \rightarrow$ RAM $(\mathrm{B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | [0100\|0101) | $0 \rightarrow$ RAM $(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | [0100\|0010] | $0 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | 0100\|0011 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4 D | 0100\|1101 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | -0100\|0111 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{1}$ |  |  |
|  | 2 | 46 | 0100\|0110 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4 B | [0100\|1011) | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |


| COP413L Instruction Set (Continued) <br> TABLE III. COP413L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| STII | y | 7- | $\underline{0111] ~ y ~}$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | $r$ | -6 | L00\|r|0110 | $\begin{aligned} & R A M(B) \longleftrightarrow A \\ & B r \oplus r \rightarrow B r \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with $r$ |
| XAD | 3,15 | 23 | 0010\|0011 | RAM $(3,15) \longleftrightarrow A$ | None | Exchange A with RAM |
|  |  | BF | \|1011|1111 |  |  | $(3,15)$ |
| XDS | r | -7 | -00\|r|0111| | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. |
|  |  |  |  | $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ <br> RAM $(B) \longleftrightarrow A$ | Bd increments past 15 | Exclusive-OR Br with $r$ |
| XIS | r | -4 | O0\|r|0100 | RAM $(\mathrm{B}) \longleftrightarrow \mathrm{A}$ <br> $\mathrm{Bd}+1 \rightarrow \mathrm{Bd}$ <br> $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101 00001 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | [0100\|1110| | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | - | [00\|r|( $\mathrm{d}-1)$ ] | $\mathrm{r}, \mathrm{d} \rightarrow \mathrm{B}$ | Skip until not a LBI | Load B immediate with |
|  |  |  | ( $\mathrm{d}=0,9: 15$ ) |  |  | r,d (Note 5) |
| LEI | $y$ | 33 | [0011 0011 ] | $y \rightarrow E N$ | None | Load EN Immediate |
|  |  | 6- | $\underline{0110 \mid ~ y ~}$ |  |  | (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 1001010000] |  | $\mathrm{C}=$ "1" | Skip if $C$ is True |
| SKE |  | 21 | [0010/0001] |  | $A=\operatorname{RAM}(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 20011 00011 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 001010001 |  |  | (all 4 bits) |
| SKGBZ |  | 33 | [0011 0011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | [0000\|0001] |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 0001 0001 1 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000/0011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 000010001 |  | $\operatorname{RAM}(B)_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 0001 0001] |  | $\operatorname{RAM}(B)_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | $\operatorname{RAM}(B)_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |

COP413L Instruction Set (continued) TABLE III. COP413L Instruction Set (Continued)

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | [0011 ${ }^{\text {10011 }}$ | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to $A$ |
|  |  | 2A | 0010\|1010 |  |  |  |
| INL |  | 33 | [0011 0011 ] | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(B)$ | None | Input L Ports to RAM, A |
|  |  | 2 E | \|0010|1110| | $L_{\text {3:0 }} \rightarrow \mathrm{A}$ |  |  |
| OMG |  | 33 | [0011 [0011] | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | 0011\|1010 |  |  |  |
| XAS |  | 4F | 0100[1111 | A ${ }_{\text {SIO, }} \rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicity defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.
Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1 e.g., to load the lower four bits of B (Bd) with the value 9 (10012), the lower 4 bits of the LBI instruction equal $8(10002)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 ( $1111_{2}$ ).
Note 6: Machine code for operand field $y$ for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP413L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}$, RAM $(B)$
$\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP413L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or will access data in the next group of 4 pages.

## Description of Selected Instructions (Continued) <br> TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmable COP413L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI :
a. RAM and internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## Option List

The option selected must be sent in with the EPROM of ROM Code for a Mask order of 413L. Make xerox copy of the table, select the appropriate option, and send it in with the EPROM.

## COP 413L/COP 313L

Option 1: Oscillator Selection
$=0$ Ceramic Resonator or external input frequency divided by 8. CKO is oscillator output.
$=1$ Single pin RC controlled oscillator divided by 4. CKO is no connection.

## NOTE:

The following option information is to be sent to National along with the EPROM
Option 1: Value $=$ $\qquad$ is: Oscillator Selection

## COP413C/COP413CH/COP313C/COP313CH Single-Chip CMOS Microcontrollers

## General Description

The COP413C, COP413CH, COP313C, and COP313CH fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly, silicongate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP 413 CH is identical to the COP413C except for operating voltage and frequency. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide a customized controller-oriented processor at a low end-product cost.
The COP313C/COP313CH is the extended temperature range version of the COP413C/COP413CH.
For emulation use the ROMless COP404C.

## Features

- Lowest power dissipation ( $40 \mu \mathrm{~W}$ typical)
- Low cost
- Power-saving HALT Mode
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- 15 I/O lines
- Two-level subroutine stack
- DC to $4 \mu$ s instruction time
- Single supply operation ( 3 V to 5.5 V )
- General purpose and TRI-STATE ${ }^{\circledR}$ outputs
- Internal binary counter register with MICROWIRETM compatible serial I/O
- Software/hardware compatible with other members of the COP400 family
- Extended temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) devices available

Block Diagram


FIGURE 1. COP413C/413CH

## COP413C/COP413CH

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Dlstributors for availability and specifications.
Supply Voltage
Voltage at Any Pin
Total Allowable Source Current
Total Allowable Sink Current
-0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ 25 mA 25 mA

Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP413C |  | COP413CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Operating Voltage |  | 3.0 | 5.5 | 4.5 | 5.5 | V |
| Power Supply Ripple (Note 4) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ |  | $0.1 \mathrm{~V}_{C C}$ | V |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \left(\mathrm{t}_{\mathrm{c}}\right. \text { is inst. cycle) } \end{aligned}$ |  | $\begin{aligned} & \hline 500 \\ & 300 \end{aligned}$ |  | 2000 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{I}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{I}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ |  | 30 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Levels RESET, CKI <br> Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{C C} \\ & 0.2 \mathrm{~V}_{C C} \end{aligned}$ | $0.9 \mathrm{~V}_{\mathrm{CC}}$ $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| RESET, SI Input Leakage |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 |  | 7 | pF |
| Output Voltage Levels (SO, SK, L Port) Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.2$ | 0.2 | $V_{c c}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { Output Current Levels } \\ & \text { Sink (Note 3) } \\ & \text { Source (SO, SK, L Port) } \\ & \text { Source (G Port) } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C}=\mathrm{Min}, V_{\text {OUT }}=V_{C C} \\ & V_{C C}=M i n, V_{\text {OUT }}=O V \\ & V_{C C}=M i n, V_{\text {OUT }}=0 V \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \\ -8 \end{gathered}$ | -150 | $\begin{gathered} 1.2 \\ -0.5 \\ -30 \\ \hline \end{gathered}$ | -330 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 3) |  |  | 5 |  | 5 | mA |
| TRI-STATE Leakage Current |  | -2 | +2 | -2 | +2 | $\mu \mathrm{A}$ |

## COP413C/COP413CH

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ unloss otherwise specified

| Parameter | Conditions | COP413C |  | COP413CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Instruction Cycle Time |  | 16 | DC | 4 | DC | $\mu \mathrm{s}$ |
| Operating CKI Frequency | $\div 8 \mathrm{Mode}$ | DC | 500 | DC | 2000 | kHz |
| Instruction Cycle Time RC Oscillator $\div 4$ | $\begin{aligned} & R=30 \mathrm{k} \pm 5 \%, V_{C C}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \% \end{aligned}$ |  |  | 8 | 16 | $\mu \mathrm{S}$ |
| Instruction Cycle Time RC Oscillator $\div 4$ (Note 6) | $\begin{aligned} & R=56 \mathrm{k} \pm 5 \%, V_{C C}=5 V \\ & C=100 \mathrm{pF} \pm 5 \% \end{aligned}$ | 16 | 32 | 16 | 32 | $\mu \mathrm{s}$ |
| Duty Cycle (Note 5) | $\mathrm{Fi}=$ Max freq ext clk | 40 | 60 | 40 | 60 | \% |
| Rise Time (Note 5) | $\mathrm{Fi}=$ Max freq ext clk |  | 60 |  | 60 | ns |
| Fall Time (Note 5) | Fi = Max freq ext clk |  | 40 |  | 40 | ns |
| Inputs (See Figure 3) tsetup <br> $t_{\text {HOLD }}$ |  | $\begin{gathered} \mathrm{tc} / 4+2.8 \\ 1.2 \\ 6.8 \\ 1.0 \\ \hline \end{gathered}$ | * | $\begin{gathered} \text { tc } / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Propagation Delay tPD1, $\mathrm{t}_{\text {PD }}$ | $\begin{aligned} & V_{\text {OUT }}=1.5, C_{L}=100 \mathrm{pF} \\ & R_{\mathrm{L}}=5 \mathrm{k} \end{aligned}$ |  | 4.0 |  | 1.0 | $\mu \mathrm{s}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled to $V_{\text {CC }}$ with 5 k resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating.
Note 3: SO output sink current must be limited to keep $V_{\text {OL }}$ less tha $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 4: Voitage change must be less than 0.5 V in a 1 ms period.
Note 5: This parameter is only sampled and not 100\% tested.
Note 6: Variation due to the device included.

## COP313C/COP313CH

## Absolute Maximum Ratings

## If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

Supply Voltage
Voltage at Any Pin
Total Allowable Source Current

Total Allowable Sink Current
25 mA
Operating Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP313C |  | COP313CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Operating Voltage |  | 3.0 | 5.5 | 4.5 | 5.5 | V |
| Power Supply Ripple (Note 4) |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 1) | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=\mathrm{Min} \\ & \left(\mathrm{t}_{\mathrm{c}}\right. \text { is inst. cycle) } \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 360 \end{aligned}$ |  | 2500 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Halt Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{Fi}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Fi}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ |  | 50 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Levels RESET, CKI <br> Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $0.9 \mathrm{~V}_{\mathrm{CC}}$ $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| RESET, SI Input Leakage |  | -2 | +2 | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 |  | 7 | pF |
| Output Voltage Levels (SO, SK, L Port) Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{c c}-0.2$ | 0.2 | $V_{C C}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| Output Current Levels <br> Sink (Note 3) <br> Source (SO, SK, L Port) <br> Source (G Port) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, V_{\text {OUT }}=V_{\mathrm{CC}} \\ & V_{\mathrm{CC}}=\mathrm{Min}, V_{\text {OUT }}=O V \\ & V_{\mathrm{CC}}=\mathrm{Min}, V_{\text {OUT }}=O V \end{aligned}$ | $\begin{gathered} 0.2 \\ -0.1 \\ -8 \end{gathered}$ | -200 | $\begin{gathered} 1.2 \\ -0.5 \\ -30 \end{gathered}$ | -440 | mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 3) |  |  | 5 |  | 5 | mA |
| TRI-STATE Leakage Current ${ }^{3}$ |  | -4 | +4 | -4 | +4 | $\mu \mathrm{A}$ |

## COP313C/COP313CH

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | COP313C |  | COP313CH |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Instruction Cycle Time |  | 16 | DC | 4 | DC | $\mu \mathrm{s}$ |
| Operating CKI Frequency | $\div 8$ Mode | DC | 500 | DC | 2000 | kHz |
| Instruction Cycle Time RC Oscillator $\div 4$ | $\begin{aligned} & \mathrm{R}=30 \mathrm{k} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \% \end{aligned}$ |  |  | 8 | 16 | $\mu \mathrm{s}$ |
| Instruction Cycle Time RC Oscillator $\div 4$ (Note 6) | $\begin{aligned} & \mathrm{R}=56 \mathrm{k} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{C}=100 \mathrm{pF} \pm 5 \% \end{aligned}$ | 16 | 32 | 16 | 32 | $\mu \mathrm{s}$ |
| Duty Cycle (Note 5) | Fi $=$ Max Freq Ext Clk | 40 | 60 | 40 | 60 | \% |
| Rise Time (Note 5) | Fi $=$ Max Freq Ext Clk |  | 60 |  | 60 | ns |
| Fall Time (Note 5) | Fi = Max Freq Ext Clk |  | 40 |  | 40 | ns |
| Inputs (See Figure 3) tsetup <br> $t_{\text {HOLD }}$ | G Inputs SI Input <br> L Inputs | $\begin{gathered} \mathrm{tc} / 4+2.8 \\ 1.2 \\ 6.8 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { tc } / 4+0.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Propagation Delay tPD1, tPDO | $\begin{aligned} & V_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \end{aligned}$ |  | 4.0 |  | 1.0 | $\mu \mathrm{S}$ |

Note 1: Supply current is measured affer running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $\mathrm{V}_{\mathrm{CC}}$ with 5 k resistors. See current drain equation on page 13.
Note 2: The Halt mode will stop CKI from oscillating.
Note 3: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ when part is running in order to prevent entering test mode.
Note 4: Voltage change must be less than 0.5 V in a 1 ms period.
Note 5: This parameter is only sampled and not $100 \%$ tested.
Note 6: Variation due to the device included.

## Connection Diagram



Top View

## Pin Descriptions

| Pin | $\quad$Description <br> $L_{7}-L_{0}$ |
| :--- | :--- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 8-bit bidirectional I/O port with TRI-STATE |
| SI | Serit bidirectional I/O port |
| SO | Serial input (or counter (or general purpose output) |
| SK | Logic-controlled clock |
|  | (or general purpose output) |
| CKI | System oscillator input |
| CKO | Crystal oscillator output, or NC |
| RESET | System reset input |
| VCC | System power supply |
| GND | System Ground |

FIGURE 2
Order Number COP313C-XXX/D, COP313CH-XXX/D, COP413C-XXX/D or COP413CH-XXX/D See NS Hermetic Package Number D20A

Order Number COP313C-XXX/N, COP313CH-XXX/N, COP413C-XXX/N or COP413CH-XXX/N See NS Molded Package Number N20A

## Timing Waveform



TL/DD/8537-3
FIGURE 3. Input/Output TIming Dlagrams (Divide-by-8 Mode)

## Development Support

The MOLE (Microcontroller On Line Emulator) is a low cost development system and real time emulator for COPS' products. They also include TMP, 8050 and the new 16 bit HPC microcontroller family. The MOLE provides effective support for the development of both software and hardware in the user's application.
The purpose of the MOLE is to provide a tool to write and assemble code, emulate code for the target microcontrolier and assist in debugging of the system.
The MOLE can be connected to various hosts, IBM PC, STARPLEXTM, Kaypro, Apple and Intel systems, via RS-232 port. This link facilitates the up loading/down loading of code, supports host assembly and mass storage.
The MOLE consists of three parts; brain, personality and optional host software.
The brain board is the computing engine of the system. It is a self-contained computer with its own firmware which provides for all system operation, emulation control, communication, from programming and diagnostic operation. It has three serial ports which can be connected to a terminal, host system, printer, modem or to other MOLE's in a multiMOLE environment.

The personality board contains the necessary hardware and firmware needed to emulate the target microcontroller. The emulation cable which replaces the target controller attaches to this board. The software contains a cross assembler and a communications program for up loading and down loading code from the MOLE.

| MOLE |  |
| :---: | :---: |
| P/N | Ordering Information |
| MOLE-BRAIN | MOLE Computer Board |
| MOLE-COPS-PB1 | COPS Personality Board |
| MOLE-XXX-YYY | Optional Software |
| Where XXX $=$ COPS |  |
| YYY $=$ Host System, IBM, Apple, |  |
| KAY (Kaypro), CP/M |  |

## Functional Description

To ease reading of this description, only COP413C is referenced; however, all such references apply equally to COP413CH, COP313C, and COP313CH.
A block diagram of the COP413C is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 "; when a bit is reset, it is a logic " 0 ".

## PROGRAM MEMORY

Program memory consists of a 512 -byte ROM. As can be seen by an examination of the COP413C instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words (bytes) each.

## ROM ADDRESSING

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by two 9 -bit subroutine save registers, SA and SB.
ROM instruction words are fetched, decoded, and executed by the instruction decode, control and skip logic circuitry.

## DATA MEMORY

Data Memory consists of a 128-bit RAM, organized as four data registers of $8 \times 4$-bit digits. RAM addressing is implemented by a 6 -bit B register whose upper two bits ( Br ) selects one of four data registers and lower three bits of the 4bit Bd select one of eight 4 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit $(M)$ are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15, but not between 7 and 8 (see Table III).

## INTERNAL LOGIC

The internal logic of the COP413C is designed to ensure fully static operation of the device.
The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load four bits of the 8 -bit $Q$ latch data and to perform data exchanges with the SIO register.
The 4-bit adder performs the arithmetic and logic functions of the COP413C, storing its results in A. It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below.)
The G register contents are outputs to four general purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from RAM and A, as well as 8-bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The eight $L$ drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and RAM.


TL/DD/8537-4
FIGURE 4. RAM Digit Address to Physical RAM Diglt Mapping

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter, depending upon the contents of the EN register. (See EN register description below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync clock, the COP413C is MICROWIRE compatible. The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic " 0 ".
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-ENO).

1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENO reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each instruction cycle time. (See 4, below.) The SK output becomes a logic-controlled clock.
2. EN 1 is not used, it has no effect on the COP413C.
3. With EN2 set, the L drivers are enabled to output the data in Q to the LI/O ports. Resetting EN2 disables the L drivers, placing the LI/O ports in a high impedance input state.
4. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected), SO will output the value loaded into EN3. With ENO reset (serial shift
register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains reset to " 0 ".

## initialization

The external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{C C}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


TABLE I. Enable Register Modes-Bits ENO and EN3

| EN0 | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :--- | :--- | :---: | :--- |
| 0 | 0 | Shift Register | Input to Shift | 0 | If SKL $=1$, SK $=$ clock |
|  |  |  | Register |  | ISKL $=0$, SK $=0$ |
| 0 | 1 | Shift Register | Input to Shift | Serial | I SKL $=1$, SK $=$ clock |
|  |  |  | Register | out | If SKL $=0$ SK $=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK $=$ SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK $=$ SKL |

Functional Description (Continued)

## HALT MODE

The COP413C is a fully static circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may be halted by the HALT instruction. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.
The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic " 1 " state. The circuit can be awakened only by the RESET function.

## POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, to minimize power consumption, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal- or resonator-generated clock will draw more than a square-wave input. An RC oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate the COP413C current drain.

$$
\mathrm{Ic}=\mathrm{Iq}+(\mathrm{V} \times 20 \times \mathrm{Fi})+(\mathrm{V} \times 1280 \times \mathrm{Fl} / \mathrm{Dv})
$$

where lc $=$ chip current drain in microamps
lq = quiescent leakage current (from curve)
$\mathrm{FI}=$ CKI frequency in megahertz
$V=$ chip $V_{C C}$ in volts
Dv = divide by option selected
For example, at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and 400 kHz (divide by 8),

$$
\text { Ic }=30+(5 \times 20 \times 0.4)+(5 \times 1280 \times 0.4 / 8)
$$

$$
16=30+40+320=390 \mu \mathrm{~A}
$$

## OSCILLATOR OPTIONS

There are two options available that define the use of CKI and CKO.
a. Cyrstal-Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 8.
b. RC-Controlled Oscillator. CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is NC.
The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional $100 \mu \mathrm{~A}$ at 5 V ). However, when the part halts, it stops with CKI high and the halt current is at the minimum.


FIGURE 6. COP413C Oscillator

Crystal or Resonator

## RC-Controlled

 Oscillator| Crystal Value | Component Value |  |  |  | Cycle |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R1 | R2 | C1 pF | C2 pF | R | C | Time | Vcc |
| 32 kHz | 220k | 20M | 30 | 5-36 | 15k | 82 pF | 4-9 $\mu \mathrm{s}$ | $\geq 4.5 \mathrm{~V}$ COP413CH Only |
| 455 kHz | 5k | 10M | 80 | 40 | 30k | 82 pF | 8-16 $\mu \mathrm{s}$ | $\geq 4.5 \mathrm{~V}$ COP413CH Only |
| 2.000 MHz | 2k | 1 M | 30 | 6-36 | 47k | 100 pF | 16-32 $\mu \mathrm{s}$ | 3.0 to 4.5V COP413C Only |
|  |  |  |  |  | 56k | 100 pF | 16-32 $\mu \mathrm{s}$ | 24.5 V |
|  |  |  |  |  | Note: $15 \mathrm{k} \leq \mathrm{R} \leq 150 \mathrm{k}$, $50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$ |  |  |  |

## Functional Description <br> (Continued)

## I/O CONFIGURATIONS

COP413C outputs have the following configurations, illustrated in Figure 7:
a. Standard SO, SK Output. A CMOS push-pull buffer with an N -channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Low Current G Output. This is the same configuration as (a) above except that the sourcing current is much less.
c. Standard TRI-STATE L Output. L output is a CMOS output buffer similar to (a) which may be disabled by program control.

a. Standard Push-Pull Output

c. Standard TRI-STATE "L" Output

The SI and $\overline{\mathrm{RESET}}$ inputs are $\mathrm{Hi}-\mathrm{Z}$ inputs (Figure 7 d ). When using the G I/O port as an input, set the output register to a logic " 1 " level. The P-channel device will act as a pull-up load. When using the LI/O port as an input, disable the L drivers with the LEl instruction. The drivers are then in TRI-STATE mode and can be driven externally.
All output drivers use one or more of three common devices numbered 1 to 3 . Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations.

b. Low Current Push-Pull Output


TL/DD/8537-7

FIGURE 7. I/O Configurations


COP413C/COP413CH Low Current G Port Maximum Source Current


SO, SK, L Port Standard Minimum Source Current


COP313C/COP313CH Low Current G Port Maximum Source Current


FIGURE 8


Maximum Quiescent Current


## COP413C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP413C instruction set.

TABLE II. COP413C Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definitio |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary |
| r | 2-bit Operand Field, 0-3 binary Select) |
| a | 9-bit Operand Field, 0-511 bin |
| $y$ | 4-bit Operand Field, 0-15 binary |
| RAM(s) | Contents of RAM location add |
| ROM(t) | Contents of ROM location add |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\bar{A}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE III. COP413C Instruction Set

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine <br> Language Code (Binary) | Data Flow | Skip Condltions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 ${ }^{\text {0000 }}$ | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 0011 0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | $y$ | $5-$ | 101011 y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 10000 0000 ] | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | 1010010100 | None | None | No Operation |
| RC |  | 32 | [001110010 | $" 0 " \rightarrow C$ | None | Reset C |
| SC |  | 22 | 0010\|0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

TABLE III. COP413C Instruction Set (Continued)


TABLE III. COP413C Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) | Data Flow | Skip Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | Description

MEMORY REFERENCE INSTRUCTIONS (Continued)


Note 1: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 2: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP413C programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register.) If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower eight bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note: JID uses two instruction cycles if executed, one if skipped.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table look-up or code conversion such as BCD to 7 -segment. The LQID instruction "pushes" the stack (PC +1 $\rightarrow$ SA $\rightarrow$ SB) and replaces the least significant eight bits of the PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}$, $R A M(B) \rightarrow P_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow$ PC ), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost.
Note: LQID uses two instruction cycles if executed, one if skipped.

## INSTRUCTION SET NOTES

a. The first word of a COP413C program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed (except JID and LQID).
c. The ROM is organized into eight pages of 64 words each. The program counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: A JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages

## COPS Programming Manual

For detailed information on writing. COPS programs, the COPS Programming Manual 424410284-001 provides an indepth discussion of the COPS architecture, instruction set and general techniques of COPS programming. This manual is written with the programmer in mind.

## OPTION LIST-OSCILLATOR SELECTION

The oscillator option selected must be sent in with the EPROM of ROM Code for masking into the COP413C. Select the appropriate option, make a photocopy of the table and send it with the EPROM.

## COP413C/COP313C

Option 1: Oscillator selection
$=0$ Ceramic Resonator input frequency divided by 8.
CKO is oscillator output.
$=1$ Single pin RC controlled oscillator divided by 4. CKO
is no connection.

Note: The following option information is to be sent to National along with the EPROM.
Option 1: Value = $\qquad$ is Oscillator Selected.

# COP414L/COP314L Single-Chip N-Channel Microcontrollers 

## General Description

The COP414L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. This Controller Oriented Processor is a complete microcomputer containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP414L is an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.
The COP314L is an exact functional equivalent but extended temperature version of COP414L.
The COP414L can be emulated by the COP404C. The COP401L should be used for exact emulation.

## Features

- Late waferfab programming of ROM and I/O for fast delivery of units
- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- $15 \mathrm{I} / \mathrm{O}$ lines
- Two-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

■ Single supply operation (4.5V-6.3V)

- Low current drain ( 6 mA max)
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device - COP314L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
- Wider supply range ( $4.5 \mathrm{~V}-9.5 \mathrm{~V}$ ) optionally available


## Block Diagram



FIGURE 1. COP414L

## COP414L

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Dlstributors for avallability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{array}
$$

Ambient Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec. .)

Power Dissipation COP414L
0.65 W at $25^{\circ} \mathrm{C}$ 0.3 W at $70^{\circ} \mathrm{C}$

Total Source Current Total Sink Current 120 mA 100 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Conditions \& Min \& Max \& Unlts \\
\hline Standard Operating Voltage (VCC) \& (Note 1) \& 4.5 \& 6.3 \& V \\
\hline Optional Operating Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) \& \& 4.5 \& 9.5 \& V \\
\hline Power Supply Ripple \& Peak to Peak \& \& 0.5 \& V \\
\hline Operating Supply Current \& All Inputs and Outputs Open \& \& 6 \& mA \\
\hline ```
Input Voltage Levels
CKI Input Levels
Ceramic Resonator Input ( \(\div 8\) )
Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) )
Logic High ( \(V_{\mid H}\) )
Logic Low (VIL)
Schmitt Trigger Input ( \(\div 4\) )
Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) )
Logic Low (VIL)
RESET Input Levels
Logic High
Logic Low
SO Input Level (Test Mode)
All Other Inputs
Logic High
Logic High
Logic Low
Logic High
Logic Low
``` \& \begin{tabular}{l}
\[
\begin{aligned}
\& V_{C C}=M a x \\
\& V_{C C}=5 V \pm 5 \%
\end{aligned}
\] \\
(Schmitt Trigger Input) \\
(Note 2)
\[
V_{C C}=M a x
\] \\
With TTL Trip Level Options \\
Selected, VCC \(=5 \mathrm{~V} \pm 5 \%\) \\
With High Trip Level Options \\
Selected
\end{tabular} \& \[
\begin{gathered}
3.0 \\
2.0 \\
-0.3 \\
\\
0.7 \mathrm{VCC} \\
-0.3 \\
\\
0.7 \mathrm{VCC} \\
-0.3 \\
2.0 \\
\\
3.0 \\
2.0 \\
-0.3 \\
3.6 \\
-0.3 \\
\hline
\end{gathered}
\] \& 0.4
0.6
0.6
2.5

0
0.8
1.2 \& V
V

$$
\begin{aligned}
& V \\
& V
\end{aligned}
$$

V
V

$$
\begin{aligned}
& v \\
& v \\
& v \\
& v \\
& v \\
& \hline
\end{aligned}
$$ <br>

\hline Input Capacitance \& \& \& 7 \& pF <br>
\hline Hi-Z Input Leakage \& \& -1 \& +1 \& $\mu \mathrm{A}$ <br>

\hline Output Voltage Levels LSTTL Operation Logic High (VOH) Logic Low (VOL) \& $$
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\
& \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\
& \hline
\end{aligned}
$$ \& 2.7 \& 0.4 \& \[

$$
\begin{aligned}
& V \\
& v
\end{aligned}
$$
\] <br>

\hline CMOS Operation Logic High Logic Low \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A}
\end{aligned}
$$ \& $V_{C C}-1$ \& 0.2 \& \[

$$
\begin{aligned}
& v \\
& v
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Ouputs (lou) | $\mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.8 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.2 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.9 |  | mA |
| $L_{0}-L_{7}$ Outputs, $G_{0}-G_{3}$ and | $\mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| LSTTL $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| CKI (Single-pin RC Oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5, \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V}$ | 2 |  | mA |
| CKO | $\mathrm{V}_{\mathrm{CC}}=4.5, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -140 |  |  |
| All Outputs (IOH) | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -75 | $-480$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -30 | -250 | $\mu \mathrm{A}$ |
| SO and SK Outputs ( $\mathrm{l}^{(O H)}$ |  | $\begin{aligned} & -1.4 \\ & -1.4 \end{aligned}$ |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -1.4 \\ -1.2 \end{array}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Open Drain Output Leakage |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 100 | mA |
| D Port |  |  | 100 | mA |
| L7-L4, G Port |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 4 | mA |
| Any Other Pin |  |  | 2.0 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $L_{7}-L_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 25 | mA |
| Any Other Pin |  |  | 1.5 | mA |

## COP314L

## Absolute Maximum Ratings

| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| :--- | ---: |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |


| Power Dissipation |  |
| :--- | ---: |
| COP314L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.20 W at $85^{\circ} \mathrm{C}$ |
| Total Source Current | 120 mA |
| Total Sink Current | 100 mA |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

## DC Electrical Characteristics

COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 1) | 4.5 | 5.5 | V |
| Optional Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 | 7.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels Ceramic Resonator Input ( \(\div 8\) ) Crystal Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(V_{\mid H}\) ) Logic Low (VIU) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low Input Capacitance``` | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> (Note 2) $V_{C C}=\operatorname{Max}$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.2 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 2.2 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | 0.3 <br> 0.4 <br> 0.4 <br> 2.5 <br> 0.6 <br> 1.2 <br> 7 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \\ & \hline \end{aligned}$ |
| CMOS Operation Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & v \\ & v \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.

COP314L
DC Electrical Characteristics (Continued)
COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels <br> Output Sink Current SO and SK Outputs(lou) <br> $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, $\mathrm{G}_{0}-\mathrm{G}_{3}$ and LSTTL, $D_{0}-D_{3}$ Outputs (IOL) <br> CKI (Single-pin RC Oscillator) CKO <br> Output Source Current Standard Configuration, All Outputs (IOH) <br> Push-Pull Configuration SO and SK Outputs (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1.4 \\ 1.0 \\ 0.8 \\ 0.4 \\ 0.4 \\ 0.4 \\ 1.5 \\ 0.2 \\ \\ -100 \\ -55 \\ -28 \\ -0.85 \\ -1.1 \\ -1.2 \\ \hline \end{gathered}$ | $\begin{aligned} & -900 \\ & -600 \\ & -350 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | $-200$ | $\mu \mathrm{A}$ |
| Open Drain Output Leakage |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed <br> All Outputs Combined <br> D Port <br> L7-L4, G Port <br> $L_{3}-L_{0}$ <br> Any Other Pins |  |  | $\begin{gathered} 100 \\ 100 \\ 4 \\ 4 \\ 1.5 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed <br> All I/O Combined <br> $L_{7}-L_{4}$ <br> $L_{3}-L_{0}$ <br> Each L Pin <br> Any Other Pins |  |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 25 \\ & 1.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |

## AC Electrical Characteristics

COP414L: $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted
COP314L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$ unless otherwise noted
COP214L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+110^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{C}}$ CKI |  | 16 | 40 | $\mu \mathrm{s}$ |
| Input Frequency - $\mathrm{fl}_{1}$ | $\begin{aligned} & \div 8 \text { Mode } \\ & \div 4 \text { Mode } \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 0.5 \\ 0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Duty Cycle |  | 30 | 60 | \% |
| Rise Time | $\mathrm{f}_{\mathrm{I}}=0.5 \mathrm{MHz}$ |  | 500 | ns |
| Fall Time |  |  | 200 | ns |
| CKI Using RC ( $\div 4$ ) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ |  |  |  |
| Instruction Cycle Time (Note 1) |  | 16 | 28 | $\mu s$ |
| CKO as SYNC Input tsYnc |  | 400 |  |  |
| Inputs |  |  |  |  |
| $\mathrm{G}_{3}-\mathrm{G}_{0}, L_{7}-L_{0}$ |  |  |  |  |
| ${ }^{\text {t }}$ SETUP |  | 8.0 |  | $\mu s$ |
| thold |  | 1.3 |  | $\mu \mathrm{s}$ |
| SI |  |  |  |  |
| $t_{\text {SETUP }}$ <br> $\mathrm{t}_{\mathrm{HOL}}$ |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~S} \end{aligned}$ |
| Output Propagation Delay | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  |  |  |
| SO, SK Outputs $t_{\text {pd1 }}, t_{\text {pdo }}$ |  |  | 4.0 | $\mu \mathrm{S}$ |
| All Other Outputs |  |  |  |  |
| $\mathrm{t}_{\text {pd1 }}, \mathrm{t}_{\text {pdo }}$ |  |  | 5.6 | $\mu \mathrm{s}$ |

Note 1: Variation due to the device included.

## Connection Diagram

## Dual-In-LIne Package



Top Vlew

Order Number COP214L-XXX/D, COP314L-XXX/D or COP414L-XXX/D See NS Hermetic Package D20A Order Number COP214L-XXX/N, COP314L-XXX/N or COP414L-XXX/N See NS Molded Package N2OA Order Number COP214L-XXX/WM, COP314L-XXX/WM or COP414L-XXX/WM See NS Surface Mount Package M20B

FIGURE 2

## Pin Descriptions

| Pin | $\quad$ Description |
| :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general purpose output) |

Pin

## Description

CKI System oscillator input
CKO System oscillator output
RESET System reset input
$V_{C C} \quad$ Power supply
GND Ground

## Timing Diagrams



TL/DD/8814-3
FIGURE 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)


TL/DD/8814-4
FIGURE 3a. Synchronization Timing

## Functional Description

A block diagram of the COP414L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).
All functional references to the COP414L also apply to the COP314L, and COP214L.

## PROGRAM MEMORY

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP414L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit $B$ register whose upper 2 bits $(\mathrm{Br})$ select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it
may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).


TL/DD/8814-5
FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

## Functional Description (Continued)

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP414L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports.
The Q register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occuring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP414L operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the $\mathrm{L} 1 / \mathrm{O}$ ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $E N_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


FIGURE 5. Power-Up Clear Clrcult

TABLE I. Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | ENo | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## Functional Description (Continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


Ceramic Resonator Oscillator

| Resonator <br> Value | Components Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega$ ) | C1 (pF) | C2 (pF) |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C ( p F )}$ | Instruction <br> Cycle Time <br> in $\mu \mathbf{s}$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega .360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$. Does not include tolerances.
FIGURE 6. COP414L Oscillator

## OSCILLATOR

There are four basic clock oscillator configurations available as shown by Figure 6.
a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8 .
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is no connection.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4 CKO is no connection.

## CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. CKO is no connection for External or RC controlied oscillator.

## I/O OPTIONS

COP414L inputs and outputs have the following optiona configurations, illustrated in Figure 7 :
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $V_{C C}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK and all D and G outputs.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L—same as a., but may be disabled. Available on $L$ outputs only.
e. Open Drain L—same as b., but may be disabled. Available on L outputs only.
f. An on-chip depletion load device to $V_{C C}$.
g. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP414L system.
The SO, SK outputs can be configured as shown in a., b., or c. The $G$ outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs can be configured as in d., or e.

An important point to remember if using configuration d. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the L port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic " 1 ".

Functional Description（Continued）
a．Standard Output

TL／DD／8814－11

f．Input with Load

b．Open－Drain Output


TL／DD／8814－9
c．Push－Pull Output


TL／DD／8814－10
e．Open－Drain L Output
disable


TL／DD／8814－12


## Typical Performance Curves



$V_{\text {IN }}$（VOLTS）


Input Current for Lo through L7 when Output Programmed Off by Software


FIGURE 8a．COP414 I／O DC Current Characteristics

## Typical Performance Curves（Continued）





FIGURE 8b．COP314L Input／Output Characteristics

## COP414L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP414L instruction set.

TABLE II. COP414L Instruction Set Table Symbols

| Symbol | Definition | Symbol | Definition |
| :---: | :---: | :---: | :---: |
| INTERNAL ARCHITECTURE SYMBOLS |  | INSTRUCTION OPERAND SYMBOLS |  |
| A | 4-bit Accumulator | d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| B | 6-bit RAM Address Register | $r \quad 2$ | 2-bit Operand Field, 0-3 binary (RAM Register |
| Br | Upper 2 bits of B (register address) |  | Select) |
| Bd | Lower 4 bits of B (digit address) | a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| C | 1-bit Carry Register |  | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| D | 4-bit Data Output Port | RAM(s) | Contents of RAM location addressed by s |
| EN | 4-bit Enable Register | ROM(t) | Contents of ROM location addressed by t |
| G | 4-bit Register to latch data for G I/O Port |  |  |
| L | 8 -bit TRI-STATE I/O Port | OPERATIONAL SYMBOLS |  |
| M | 4-bit contents of RAM Memory pointed to by B Register | + | Plus |
| PC | 9-bit ROM Address Register (program counter) | - M | Minus |
| Q | 8 -bit Register to latch data for LI/O Port | $\rightarrow \quad \mathrm{R}$ | Replaces |
| SA | 9 -bit Subroutine Save Register A | $\longleftrightarrow$ | Is exchanged with |
| SB | 9-bit Subroutine Save Register B | $\overline{\text { A }}$ | Is equal to |
| SIO | 4-bit Shift Register and Counter | $\bar{A}$ | The one's complement of A |
| SK | Logic-Controlled Clock Output | $\oplus$ | Exclusive-OR |
|  |  | : $\quad$ R | Range of values |

TABLE III. COP414L Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) | Data Flow | Skip Conditions |
| :---: | :---: | :---: | :---: | :--- | :--- |

## COP414L Instruction Set (Continued)

TABLE III. COP414L Instruction Set (Continued)

| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111]1111 | $\begin{aligned} & \mathrm{ROM}_{\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right)} \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | $6-$ | $\frac{\left(0110\|000\| a_{8} \mid\right.}{a_{7}: 0}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \frac{\|1\| \quad a_{6: 0}}{\text { (pages } 2,3 \text { only) }} \\ \frac{\|11\| \quad a_{5: 0}}{\mid(\text { all other pages) }} \end{gathered}$ | $\begin{aligned} & \mathrm{a} \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 3) |
| JSRP | a | -- | \|10| a ${ }_{\text {5:0 }}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | 6- | $\begin{array}{\|c\|c\|c\|c\|c\|c\|} \hline 0110\|100\| a_{8} \mid \\ \hline a_{7: 0} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100/1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001 | $S B \rightarrow S A \rightarrow P C$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0011 1100 | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| LD | r | -5 | [00\|r|0101 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LQID |  | BF | [1011 [1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, A, M\right) \rightarrow Q \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $4 C$ 45 42 43 | 0100 1100 <br> 0000 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow R A M(B)_{1} \\ & 0 \rightarrow R A M(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow R A M(B)_{0} \\ 1 & \rightarrow R A M(B)_{1} \\ 1 & \rightarrow R A M(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | 10111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | LOO\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{~A} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with $\mathbf{r}$ |
| XAD | 3,15 | $\begin{aligned} & 23 \\ & B F \end{aligned}$ | 0010 0011 <br> 1011 1111 | RAM $(3,15) \longleftrightarrow$ A | None | Exchange A with RAM $(3,15)$ |
| XDS | r | -7 | $\underline{00\|r\| 0111]}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with $\mathbf{r}$ |
| XIS | $r$ | -4 | L00\|r10100 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bdincrements past 15 | Exchange RAM with A and Increment Bd Exclusive-OR Br with r |


| COP414L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP414L Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (BInary) | Data Flow | Skip Conditions | Description |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [010110000] | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | [0100\|1110] | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | -- | $\frac{\|00\| r\|(d-1)\|}{(d=0,9: 15)}$ | $\mathrm{r}, \mathrm{d} \rightarrow \mathrm{B}$ | Skip until not a LBI | Load B Immediate with r,d (Note 5) |
| LEI | $y$ | 33 $6-$ | $0011\|0011\|$ <br> $0010 \mid \mathrm{y}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | 0010/0000 | $\begin{aligned} & \text { 1st byte } \\ & \text { 2nd byte } \end{aligned}$ | $C=" 1 "$ | Skip if C is True |
| SKE |  | 21 | 0010/0001] |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $0011 / 0011$ <br> 0010 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero (all 4 bits) |
| SKGBZ |  | 33 | 0011 10011 |  |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 |  |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 3 | 11 13 |  |  | $\begin{aligned} & \mathrm{G}_{2}=0 \\ & \mathrm{G}_{3}=0 \end{aligned}$ |  |
| SKMBZ |  |  |  |  |  |  |
|  | 0 | 01 | 0000\|0001] |  | $\mathrm{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | \|000110001| |  | $\mathrm{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001\|0011 |  | RAM $(B)_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 00011 | $G \rightarrow A$ | None | Input G Ports to A |
|  |  | 2 A | 0010 1010 |  |  |  |
| INL |  | 33 | 0011 00011 ] | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 0010 1110 | $L_{\text {3:0 }} \rightarrow \mathrm{A}$ |  |  |
| OBD |  | 33 | 001110011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 00111110 |  |  |  |
| OMG |  | 33 | 0011 00011 ] | $R A M(B) \rightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | \|0011|1010 |  |  |  |
| XAS |  | 4F | 0100[1111 | $A \longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

[^0]
## Option List

The COP414L mask-programmable options are assigned numbers which correspond with the COP414L pins.
The following is a list of COP414L options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1: $\mathrm{L}_{4}$ Driver
$=0$ : Standard output
= 1: Open-drain output
Option 2: $\mathrm{V}_{\mathrm{CC}}$ Pin
$=0$ : Standard $V_{C C}$
$=1$ : Optional higher voltage $\mathrm{V}_{\mathrm{CC}}$
Option 3: $L_{3}$ Driver same as Option 1
Option 4: $\mathrm{L}_{2}$ Driver same as Option 1
Option 5: $\mathrm{L}_{1}$ Driver same as Option 1
Option 6: $L_{6}$ Driver same as Option 1
Option 7: SI Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z Output
Option 8: SO Driver
$=0$ : Standard output
$=1$ : Open-drain output
= 2: Push-pull output
Option 9: SK Driver same as Option 8
Option 10:
= 0: Ground Pin-no options available
Option 11: $\mathrm{G}_{0}$ I/O Port
$=0$ : Standard output
= 1: Open-drain output
Option 12: $\mathrm{G}_{1}$ I/O Port same as Option 11
Option 13: $\mathrm{G}_{2}$ I/O Port same as Option 11
Option 14: $\mathrm{G}_{3}$ I/O Port same as Option 11
Option 15: CKO Output
$=0$ : Clock output to ceramic resonator/crystal
= 1: No connection
Option 16: CKI Input
$=0$ : Ocillator input divided by $8(500 \mathrm{kHz}$ max)
= 1: Single pin RC controlled oscillator divided by 4
= 2: External Schmitt trigger level clock divided by 4
Option 17: $\overline{\text { RESET }}$ Input
$=0$ : Load device to $\mathrm{V}_{\mathrm{C}}$
= 1: Hi-Z Input
Option 18: L7 Driver same as Option 1

Option 19: $L_{6}$ Driver same as Option 1
Option 20: $L_{6}$ Driver same as Option 1
Option 21: L Input Levels
$=0$ : Standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1 "=$ 2.0V)
$=1$ : Higher voltage input levels ("0" = 1.2V, "1" = 3.6 V )

Option 22: G Input Levels same as Option 21
Option 23: SI Input Levels same as Option 21

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP414L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing tests only.

## COP414L Option List

Please fill out the Option List and send it with the EPROM. Option Data


National Semiconductor

## COP420/COP421/COP422 and COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers

## General Description

The COP420, COP421, COP422, COP320, COP321 and COP322 Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP421 is identical to the COP420, except with 19 I/O lines instead of 23; the COP422 has 15 I/O lines. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.
The COP320 is the extended temperature range version of the COP420 (likewise the COP321 and COP322 are the extended temperature range versions of the COP421/ COP422). The COP320/321/322 are exact functional equivalents of the COP420/421/422.

## Features

■ Low cost

- Powerful instruction set
- $1 \mathrm{k} \times 8$ ROM, $64 \times 4$ RAM
- 23 I/O lines (COP420, COP320)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $4.0 \mu$ s instruction time
- Single supply operation
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O capacity
- General purpose and TRI-STATE ${ }^{\circledR}$ outputs
- TTL/CMOS compatible in and out
- LED direct drive outputs
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP320/COP321/ COP322 $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

Block Diagram


FIGURE 1
TL/DD/6921-1

COP420/COP421/COP422 and COP320/COP321/COP322 Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Voltage at Any Pin
Operating Temperature Range
COP420/COP421/COP422
COP320/COP321/COP322
Storage Temperature Range
Total Sink Current
Total Source Current
-0.3 V to +7 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ 75 mA 95 mA

| Package Power Dissipation | 750 mW at $25^{\circ} \mathrm{C}$ |
| :--- | ---: |
| 24 and 28 pin | 400 mW at $70^{\circ} \mathrm{C}$ |
|  | 250 mW at $85^{\circ} \mathrm{C}$ |
| Package Power Dissipation | 650 mW at $25^{\circ} \mathrm{C}$ |
| 20 pin | 300 mW at $70^{\circ} \mathrm{C}$ |
|  | 200 mW at $85^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Absolute maximum ratings indicate limits beyond which |  |
| damage to the device may occur. DC and AC electrical |  |
| specifications are not ensured when operating the device at |  |
| absolute maximum ratings. |  |

## COP420/COP421/COP422

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Conditions \& Min \& Max \& Units \\
\hline Operation Voltage \& \& 4.5 \& 6.3 \& V \\
\hline Power Supply Ripple \& Peak to Peak (Note 3) \& \& 0.4 \& V \\
\hline Supply Current \& Outputs Open \& \& 38 \& mA \\
\hline Supply Current \& Outputs Open,
\[
V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] \& \& 30 \& mA \\
\hline \begin{tabular}{l}
Input Voltage Levels \\
CKI Input Levels \\
Crystal Input \\
Logic High \\
Logic High \\
Logic Low \\
TTL Input Logic High Logic Low \\
Schmitt Trigger Inputs \\
RESET, CKI \((\div 4)\) \\
Logic High Logic Low \\
SO Input Level (Test Mode) \\
All Other Inputs \\
Logic High \\
Logic High \\
Logic Low \\
Input Levels High Trip Option Logic High Logic Low
\end{tabular} \& \begin{tabular}{l}
\[
\begin{aligned}
\& V_{C C}=\operatorname{Max} . \\
\& V_{C C}=5 V \pm 5 \% \\
\& V_{C C}=5 V \pm 5 \%
\end{aligned}
\] \\
(Note 2)
\[
\begin{aligned}
\& V_{C C}=\text { Max. } \\
\& V_{C C}=5 \mathrm{~V} \pm 5 \%
\end{aligned}
\]
\end{tabular} \& 3.0
2.0
-0.3
2.0
-0.3

$0.7 V_{C C}$
-0.3
2.0
3.0
2.0
-0.3
3.6

-0.3 \& \begin{tabular}{l}
0.4 <br>
0.8 <br>
0.6 <br>
3.0 <br>
0.8 <br>
1.2

 \& 

$$
\begin{aligned}
& v \\
& v
\end{aligned}
$$ <br>

v
v <br>
v <br>
v <br>
v <br>
v <br>
v <br>
v <br>
v <br>
v
\end{tabular} <br>

\hline | Input Load Source Current CKO |
| :--- |
| All Others | \& $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ \& \[

$$
\begin{gathered}
-4 \\
-100
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& -800 \\
& -800
\end{aligned}
$$
\] \& $\mu \mathrm{A}$ $\mu \mathrm{A}$ <br>

\hline Input Capacitance \& \& \& 7 \& pF <br>
\hline Hi-Z Input Leakage \& \& -1 \& +1 \& $\mu \mathrm{A}$ <br>

\hline Output Voltage Levels Standard Outputs TTL Operation Logic High Logic Low \& $$
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\
& \mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\
& \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}
\end{aligned}
$$ \& \[

$$
\begin{gathered}
2.4 \\
-0.3 \\
\hline
\end{gathered}
$$

\] \& 0.4 \& \[

$$
\begin{aligned}
& v \\
& v
\end{aligned}
$$
\] <br>

\hline CMOS Operation (Note 1) Logic High Logic Low \& $$
\begin{aligned}
& I_{O H}=-10 \mu \mathrm{~A} \\
& I_{\mathrm{OL}}=+10 \mu \mathrm{~A}
\end{aligned}
$$ \& $V_{c c}-1$ \& 0.2 \& \[

$$
\begin{aligned}
& v \\
& v
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

Note 1: TRI-STATE and LED configurations are excluded.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.

## COP420/COP421/COP422

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels <br> LED Direct Drive Output Logic High CKI Sink Current (R/C Option) CKO (RAM Supply Current) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{P}}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.5 \\ 2 \end{gathered}$ | $\begin{aligned} & 14 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Output Current Levels Output Sink Current (loL) Output Source Current (IOH) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | +1.6 |  | mA |
| Standard Configuration All Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & -200 \\ & -100 \end{aligned}$ | $\begin{aligned} & -900 \\ & -500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Push-Pull Configuration SO, SK Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -0.4 \end{aligned}$ |  | $\mathrm{mA}$ |
| TRI-STATE Configuration $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.8 \\ & -0.9 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| LED Configuration $L_{0}-L_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -0.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Allowable Sink Current Per Pin (L, D, G) Per Pin (All Others) Per Port (L) Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{aligned} & -15 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## COP320/COP321/COP322

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage |  | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak (Note 3) |  | 0.4 | V |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$, Outputs Open |  | 40 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High <br> Logic Low <br> TTL Input Logic High Logic Low <br> Schmitt Trigger Inputs RESET, CKI ( $\div 4$ ) Logic High Logic Low <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Input Levels High Trip Option Logic High Logic Low | $V_{C C}=5 V \pm 5 \%$ <br> (Note 2) $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 2.2 \\ -0.3 \\ 2.2 \\ -0.3 \\ \\ \\ 0.7 V_{c C} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | 0.3 <br> 0.6 <br> 0.4 <br> 3.0 <br> 0.6 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Load Source Current CKO <br> All Others | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\begin{gathered} -4 \\ -100 \end{gathered}$ | $\begin{array}{r} -800 \\ -800 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels Standard Outputs TTL Operation Logic High Logic Low CMOS Operation (Note 1) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ v_{C C}-1 \\ -0.3 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> LED Direct Drive Output Logic High CKI Sink Current (R/C Option) CKO (RAM Supply Current) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 1.0 \\ 2 \end{gathered}$ | 12 <br> 4 | mA <br> mA <br> mA |
| TRI-STATE or Open Drain Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Allowable Sink Current Per Pin (L, D, G) Per Pin (All Others) Per Port (L) Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{array}{r} -15 \\ -1.5 \end{array}$ | $\mathrm{mA}$ $\mathrm{mA}$ |

Note 1: TRI-STATE and LED configurations are excluded.
Note 2: SO output " 0 " level must be less than 0.6 V for normal operation.


Note 1: Duty cycle $=t_{W_{1}} /\left(t_{W_{1}}+t_{w}\right)$.
Note 2: See Figure 9 for additional I/O characteristics.
Note 3: Voltage change must be less than 0.5 V in a 1 ms period.
Note 4: LED direct drive must not be used. Exercise great care not to exceed maximum device power dissipation limits when sourcing similar loads at high temperature.
Note 5: Variation due to the device included.

## Connection Diagrams

COP422, COP322
DIP


Top View
Order Number COP322-XXX/N or COP422-XXX/N
See NS Molded Package N20A
Order Number COP322-XXX/D or COP422-XXX/D See NS Hermetic Package D20A

COP420, COP320
Dual-In-Line Package


TL/DD/6921-2
Top View
Order Number COP320-XXX/N or COP420-XXX/N
See NS Molded Package N28B
Order Number COP320-XXX/D or COP320-XXX/D
See NS Hermetic Package D28C

COP421, COP321 DIP and SO WIde


Top View
Order Number COP321-XXX/N or COP421-XXX/N
See NS Molded Package N24A
Order Number COP321-XXX/D or COP421-XXX/D
See NS Hermetic Package D24C
Order Number COP321-XXX/WM or COP421-XXX/WM
See NS Surface Mount Package M24B


TL/DD/6921-31
Order Number COP320-XXX/V or COP420-XXX/V See NS PLCC Package V28A

## Pin Descriptions

| Pin | Description | Pln | Description |
| :---: | :---: | :---: | :---: |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE | SK | Logic-controlled clock (or general purpose out- |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional 1/O ports |  | put) |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs | CKI | System oscillator input |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 general purpose inputs (COP420/320 only) | CKO | System oscillator output (or general purpose input |
| SI | Serial input (or counter input) |  | or RAM power supply) |
| SO | Serial output (or general purpose output | RESET | System reset input |
|  |  | $V_{C C}$ GND | Power supply Ground |

Timing Diagrams



FIGURE 3A. Synchronization Timing


TL/DD/6921-7
FIGURE 3B. CKO Output Timing

## Functional Description COP420/COP421/COP422,

 COP320/COP321/COP322For ease of reading this description, only COP420 and/or COP421 are referenced; however, all such references apply equally to the COP422, COP322, COP320 and/or COP321, respectively.
A block diagram of the COP420 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420/421 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -bit PC register. Its binary value selects one of the 1,0248 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10 -bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of 256 -bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load the input 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued)

A 4-blt adder performs the arithmetic and logic functions of the COP420/421, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
Four general-purpose inputs, $\mathbb{I N}_{3}-\mathbb{N}_{0}$, are provided; $\mathbb{I N}_{1}$, $\mathrm{IN}_{2}$ and $\mathrm{I} \mathrm{N}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.
The $\mathbf{D}$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The $\mathbf{G}$ register contents are outputs to 4 general-purpose bidirectional I/O ports. $\mathrm{G}_{0}$ may be mask-programmed as an output for MICROBUS applications.
The $\mathbf{Q}$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application \#2.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $\mathrm{EN}_{\mathrm{O}}$ selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 " occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting let each instruction cycle time. The data present at DI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With the $E N_{1}$ set the $\mathbb{N}_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting EN enables SO as the output of the SIO shift register outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides summary of the modes associated with $E N_{3}$ and $E N_{1}$.

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 8.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optional by 8).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$ of as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions. COP320/COP321/COP322 (Continuad)


Crystal Oscillator


External Oscillator


TL/DD/6921-to
RC Controlled Oscillator

| Crystal Oscillator |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Component Values |  |  |  |
|  | R1( $\Omega)$ | R2( $\Omega$ ) | C1(pF) | C2(pF) |
|  | 4.7 k | 1 M | 22 | 22 |
|  | 3.3 k | 1 M | 22 | 27 |
|  | 8.2 k | 1 M | 47 | 33 |

RC Controlled Oscillator

| $R(k \Omega)$ | $\mathbf{C ( p F})$ | instruction <br> Cycle Time <br> $(\mu 8)$ |
| :---: | :---: | :---: |
| 12 | 100 | $5 \pm 20 \%$ |
| 6.8 | 220 | $5.3 \pm 23 \%$ |
| 8.2 | 300 | $8 \pm 29 \%$ |
| 22 | 100 | $8.6 \pm 16 \%$ |

Note: $50 \mathrm{k} \Omega \geq R \geq 5 \mathrm{k} \Omega$
$360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

FIGURE 8. COP420/421/COP320/321 Osclllator

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $V_{R}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420/421 system timing configuration does not require use of the CKO pin.

## RAM KEEP-ALIVE OPTION (NOT AVAILABLE ON COP422)

Selecting CKO as the RAM power supply ( $V_{R}$ ) allows the user to shut off the chip power supply ( $V_{C C}$ ) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power off; $\mathrm{V}_{\mathrm{CC}}$ must be within spec before RESET goes high on power up.
2. $V_{R}$ must be within the operating range of the chip, and equal to $\mathrm{V}_{\mathrm{CC}} \pm 1 \mathrm{~V}$ during normal operation.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## INTERRUPT

The following features are associated with the $\mathbb{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC
+1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(P C+1 \rightarrow S A \rightarrow S B \rightarrow S C)$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $\mathrm{EN}_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{IN}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their

## Functional Description COP420/COP421/COP422, COP320/COP321/COP322 (Continued)

popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEl instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic, internal to the COP420/421, will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is contigured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


TL/DD/6921-13
FIGURE 7. Power-Up Clear CIrcuit

## I/O OPTIONS

COP420/421 outputs have the following optional configurations, illustrated in Figure 9a:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on L outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L outputs only.

## Functional Description COP420/COP421/COP422,

 COP320/COP321/COP322 (Continued)f. LED Direct Drive-an enhancement-mode device to ground and to $\mathrm{V}_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{c c}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
COP420/COP421 inputs have the following optional configurations:
h. An on-chip depletion load device to $V_{C C}$.
l. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure $9 b$ for each
of these devices to allow the designer to effectively use these I/O configurations in designing a COP420/421 system.
The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f. or g.
An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 9b, device 2); however, when the $L$ lines are used as input, the disabled depletion device can not be relied on to source sufficient current to pull an input to logic " 1 ".

## COP421

If the COP420 is bonded as a 24 -pin device, it becomes the COP421, illustrated in Figure 2, COP420/421 Connection Diagrams. Note that the COP421 does not contain the four general purpose IN inputs ( $\mathrm{N}_{3}-\mathrm{N}_{0}$ ). Use of this option precludes, of course, use of the IN options and interrupt feature. All other options are available for the COP421.


FIGURE 9a. Input/Output Configuratlons

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.

START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $\mathrm{L}_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the Q register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under 2 microseconds, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the $L$ lines.

Typical Performance Characteristics


Typical Performance Characteristics (Continued)


TRI-STATE Output Source Current


L Output Depletion Load OFF Source Current



LED Output Direct LED Drive


Input Load Source Current


FIGURE 9c. COP320/COP321 Input/Output Characteristics

## Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP420/COP421/COP422 instruction set.

TABLE I. COP420/421/422/320/321/322 Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or |
|  | IN inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by |
|  | B Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10 Subroutine Save Register A |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 10-bit Operand Field, 0-1023 binary (ROM Address) |
|  | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM $(\mathrm{t})$ | Contents of ROM location addressed by t |
| OPERATIONALSYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\bar{A}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE II. COP420/421/422/320/321/322 Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 10011 10000 | $\begin{aligned} & A+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | [001110001] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | \|0100|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | \|0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | $\underline{0001 \mid 0000]}$ | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | [000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000] | $\bar{A} \rightarrow A$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | 1010010100] | None | None | No Operation |
| RC |  | 32 | [0011 ${ }^{\text {10010] }}$ | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 10010\|0010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| Instruction Set (Continued) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TABLE II. COP420/421/422/320/321/322 Instruction Set (Continued) |

Instruction Set (Continued)
TABLE II. COP420/421/422/320/321/322 Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) | Data Flow | Skip Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | Description

## MEMORY REFERENCE INSTRUCTIONS (Continued)

| XDS | r | -7 | $\underline{00\|r\| 0111]}$ | RAM $(B) \longleftrightarrow A$ <br> $\mathrm{Bd}-1 \rightarrow \mathrm{Bd}$ <br> $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ | Bd decrements past 0 | Exchange RAM with $A$ and Decrement Bd, Exclusive-OR Br with $r$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XIS | r | -4 | $\underline{00 \mid r 10100]}$ | RAM $(B) \longleftrightarrow A$ <br> $\mathrm{Bd}+1 \rightarrow \mathrm{Bd}$ <br> $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101\|0000 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 10100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | 33 -- |  | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
| LEI | $y$ | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0010 & y \\ \hline \end{array}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | [0001\|0010 | $\mathrm{A} \longleftrightarrow \mathrm{Br}\left(0,0 \rightarrow \mathrm{~A}_{3}, \mathrm{~A}_{2}\right)$ | None | Exchange A with Br |

TEST INSTRUCTIONS

| SKC |  | 20 | 10010100001 |  | $C=" 1 "$ | Skip if C is True |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SKE |  | 21 | 0010,0001 |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 001110011] |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 0010\|0001 |  |  | (all 4 bits) |
| SKGBZ |  | 33 | 0011100111 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 | 2nd byte | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 0001 0001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | $0000 \mid 0011$ |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0010\|0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 0000\|0001 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 0001\|0001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\operatorname{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | [0100\|0001 |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE II. COP420/421/422/320/321/322 Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 10011 00011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 0010\|1010 |  |  |  |
| ININ |  | 33 | 0011 0011] | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | \|0010|1000 |  |  |  |
| INIL |  | 33 |  | $\mathrm{LL}_{3}, \mathrm{CKO}, ~ ' 0$ ', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 10010\|1001 |  |  | (Note 3) |
| INL |  | 33 | 001110011 | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 0010 1110 | $L_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 0011 00111 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3 E | \|0011|1110 |  |  |  |
| OGI | $y$ | 33 | 00011 0011 | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | 5- | 0101 ${ }^{1} \mathrm{y}$ |  |  |  |
| OMG |  | 33 | [0011 0011 | $R A M(B) \rightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | -0100\|1111 | $\mathrm{A} \longleftrightarrow \mathrm{SIO}, \mathrm{C} \rightarrow$ SKL | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit register.
Note 2: The ININ instruction is not available on the COP421/COP321 and COP422/COP322 since these devices do not contain the in inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a Jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not Jump to the last word in page 2.
Note 6: LBI is a single-byte instruction If $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 blts equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI Instructlon equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI Instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a "1" or " 0 " In each bit of EN corresponds with the selection or deselection of a particular function assoclated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420/421 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If
$S I O$ is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10 -bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

Description of Selected Instructions INIL INSTRUCTION
INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 10) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\mathrm{IN}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset


## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8 -bit $Q$ register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of $P C$ to continue sequential program execu-
tion. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the content of SB are placed in SC (SB $\rightarrow$ SC). Note that LQID takes two instruction cycle times to execute.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420/421 to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency $\div 16$ ) and the binary counter output pulse frequency will be 128 Hz . For time-ofday or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP420/421 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instruction are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11$ or 15 will access data in the next group of four pages.

## Option List

The COP420/421/422 mask-programmable options are assigned numbers which correspond with the COP420 pins.
The following is a list of COP420 options. When specifying a COP421 or COP422 chip, Options 9, 10, 19, 20 and 29 must all be set to zero. When specifying a COP422 chip, Options 21, 22, 27 and 28 must also be zero, and Option 2 must not be a 1 . The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option $1=0$ : Ground-no options available
Option 2: CKO Pin
$=0$ : clock generator output to crystal 0 not available if option $3=4$ or 5 )
$=1$ : Pin is RAM power supply $\left(V_{R}\right)$ input (Not available on COP422/COP322)
= 2: general purpose input with load device
= 4: general purpose Hi Z input
Option 3: CKI Input
$=0$ : crystal input devided by 16
$=1$ : crystal input divided by 8
$=2$ : TTL external clock input divided by 16
$=3$ : TTL external clock input divided by 8
$=4$ : single-pin RC controlled oscillator $(\div 4)$
$=5$ : Schmitt trigger clock input $(\div 4)$
Option 4: RESET Pin
$=0$ : load devices to $\mathrm{V}_{\mathrm{CC}}$
$=1: \mathrm{Hi}-\mathrm{Z}$ input
Option 5: $L_{7}$ Driver
$=0$ : Standard output (Figure 9D)
$=1$ : Open-Drain output (E)
= 2: LED direct drive output (F)
$=3$ : TRI-STATE push-pull output (G)
Option 6: $L_{6}$ Driver
same as Option 5
Option 7: L5 Driver
same as Option 5
Option 8: L4 Driver
same as Option 5
Option 9: $\mathbb{I N}_{1}$ Input
$=0$ : load devices to $\mathrm{V}_{\mathrm{CC}}(\mathrm{H})$
$=1: \mathrm{Hi}-\mathrm{Z}$ input ( I )
Option 10: $\mathrm{IN}_{2}$ Input same as Option 9
Option $11=0$ : $V_{C C}$ Pin-no options available
Option 12: $L_{3}$ Driver same as Option 5
Option 13: $L_{2}$ Driver same as Option 5
Option 14: $L_{1}$ Driver same as Option 5
Option 15: Lo Driver same as Option 5

Option 16: SI Input same as Option 9
Option 17: SO Driver $=0$ : standard output (A)
$=1$ : open-drain output (B)
= 2: push-pull output (C)
Option 18: SK Driver same as Option 17
Option 19: $\mathrm{IN}_{0}$ Input same as Option 9
Option 20: $\mathbb{N}_{3}$ Input same as Option 9
Option 21: $\mathrm{G}_{0}$ I/O Port $=0$ : Standard output (A) $=1$ : Open-Drain output (B)
Option 22: $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23: $\mathrm{G}_{2}$ I/O Port same as Option 21
Option 24: $\mathrm{G}_{3}$ I/O Port same as Option 21
Option 25: $\mathrm{D}_{3}$ Output
= 0: Standard output (A)
$=1$ : Open-Drain output $(B)$
Option 26: $\mathrm{D}_{2}$ Output same as Option 25
Option 27: $\mathrm{D}_{1}$ Output same as Option 25
Option 28: $\mathrm{D}_{0}$ Output same as Option 25
Option 29: COP Function = 0 : normal operation
Option 30: COP Bonding = 0: COP420 (28-pin device) = 1: COP421 (24-pin device) $=2: 28$ - and 24 -pin device = 3: COP422 (20-pin device)
= 4: 28- and 20 -pin device
$=5: 24-$ and $20-$ pin device
$=6$ : 28 -, 24- and 20 -pin device
Option 31: In Input Levels = 0: normal input levels $=1$ : Higher voltage input levels (" 0 " = $1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V}$ )
Option 32: G Input Levels same as Option 31
Option 33: L Input Levels same as Option 31
Option 34: CKO Input Levels same as Option 31
Option 35: SI Input Levels same as Option 31

Option List (Continued)

## COP OPTION LIST

The following option information is to be sent to National along with the EPROM.


## TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP420. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI:
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATION \# 1: COP420 General Controller

Figure 8 shows an interconnect diagram for a COP420 used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.
2. The $D_{3}-D_{0}$ outputs drive the digits of the mulitplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a $V_{\mathrm{R}}$ RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports ( $\mathrm{G}_{3}-\mathrm{G}_{0}$ ) are available for use as required by the user's application.

## APPLICATION \# 2: MUSICAL ORGAN AND MUSIC BOX

Play Mode: Twenty-five musical keys and 25 LEDs are provided to denote $F$ to $F$ with half notes in between. All the keys and LEDs are directly detected and driven by the microprocessor. Depression of the key will give the corresponding musical note and light up the corresponding LED. Clear: Memory is provided to store a played tune. Depression of the CLEAR key erases the memory and the microprocessor is ready to store new musical notes. A maximum of 28 notes can be stored where each note can be of one to eight musical beats. (Two bytes of memory are required to store one musical note. Any note longer than eight musical beats will require additional memory space for storage.)
Playback: Depression of this button will playback the tune stored in the memory since last "clear."
Preprogrammed Tunes: There are ten preprogrammed tunes (each has an average of 55 notes) masked in the chip. Any tune can be recalled by depressing the "Tune Button" followed by the corresponding "Sharp Key."
Learn Mode: This mode is for the player to learn the ten preprogrammed tunes. By pressing the "Learn Button" followed by the corresponding "Sharp Key," the LEDs will be lighted up one by one to indicate the notes of the selected tune. The LED will remain "on" until the player presses the correct musical key; the LED for the next note will then be lighted up.
Pause: In addition to the 25 musical keys, there is a special pause key. The depression of this key generates a blank note to the memory.
Note: In the Learn Mode when playing "Oh Susanna," the pause key must be used.
Tempo: This is a control input to the musical beat time oscillator for varying the speed of the musical tunes.
VIbrato: This is a switch control to vary the frequency vibration of the note.
Tunes Listing: The following is a listing of the ten preprogrammed tunes: 1) Jingle Bells, 2) Twinkle, Twinkle Little Star, 3) Happy Birthday, 4) Yankee Doodle, 5) Silent Night, 6) This Old Man, 7) London Bridge Is Falling Down, 8) Auld Lang Syne, 9) Oh Susanna, 10) Clementine.

## Typical Applications



TL/DD/6821-26
FIGURE 11. COP420 Keyboard Display Interface

## CIrcuit Diagram of COP420 Musical Organ



Typical Applications (Continued)


TL/DD/6921-29

Auto Power Shut-Off Circuit


## COP420L/COP421L/COP422L/COP320L/COP321L/ COP322L Single-Chip N-Channel Microcontrollers

## General Description

The COP420L, COP421L, COP422L, COP320L, COP321L, and COP322L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP421L and COP422L are identical to the COP420L, but with 19 and 15 I/O lines, respectively, instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.
The COP320L, COP321L, and COP322L are exact functional equivalents, but extended temperature range versions, of the COP420L, COP421L, and COP422L respectively.

## Features

- Low cost
- Powerful instruction set
- $1 \mathrm{k} \times 8$ ROM, $64 \times 4$ RAM
- 23 I/O lines (COP420L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain ( 9 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O
■ General purpose and TRI-STATE ${ }^{\text {® }}$ outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range deviceCOP320L/COP321L/COP322L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

Block Diagram


TL/DD/8825-1
*Not available on COP422L/COP322L
FIGURE 1

## COP420L/COP421L/COP422L

## Absolute Maximum Ratings

| If Military/Aerospace specified devices are required, |  |
| :--- | ---: |
| please contact the National Semiconductor Sales |  |
| Office/Distributors for availability and specifications. |  |
| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |

Power Dissipation

| COP420L/COP421L | 0.75 W at $25^{\circ} \mathrm{C}$ |
| :--- | ---: |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
| COP422L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.3 W at $70^{\circ} \mathrm{C}$ |
| Total Source Current | 120 mA |
| Total Sink Current | 120 mA |

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage (VCC) | (Note 1) | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 9 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input ( \(\div 32, \div 16, \div 8\) ) Logic High \(\left(V_{I H}\right) V_{C C}=\) Max Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) \(V_{C C}=5 \mathrm{~V} \pm 5 \%\) Logic Low (VIL) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low``` | Schmitt Trigger Input <br> (Note 3) <br> $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> with TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> with High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{c c} \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{c c} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.6 <br> 2.5 <br> 0.8 <br> 1.2 | $V$ $V$ V V $v$ $V$ v $v$ $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{ma} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{c c}-1$ | 0.2 | $\begin{aligned} & v \\ & v \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.8 V for normal operation.

## COP420L/COP421L/COP422L

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
| Output Sink Current |  |  |  |  |
| SO and SK Outputs (loL) | $\begin{aligned} & V_{C C}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 0.9 \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| $L_{0}-L_{7}$ Outputs and Standard $\mathrm{G}_{0}-\mathrm{G}_{3}, \mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (lo) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with High Current Options (loL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 11 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with Very High Current Options (lou) | $\begin{aligned} & V_{C C}=6.3 \mathrm{~V}, V_{O L}=1.0 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 22 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| CKI (Single-Pin RC Oscillator) CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2 \\ 0.2 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Source Current Standard Configuration, All Outputs (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -75 \\ & -30 \end{aligned}$ | $\begin{aligned} & -480 \\ & -250 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ |
| Push-Pull Configuration SO and SK Outputs ( $\left.\mathrm{IOH}^{(\mathrm{O}}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.4 \\ & -1.2 \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.5 | -13 | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (IOH) | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -3.0 | -25 | mA |
| TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, Low Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.8 \\ & -0.9 \end{aligned}$ |  | $\begin{aligned} & m A \\ & m A \end{aligned}$ |
| TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option (loH) | $\begin{aligned} & V_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.6 \\ & -1.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| CKO Output RAM Power Supply Option Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 3.0 | mA |
| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 120 | mA |
| D, G Ports |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 4 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 4 | mA |
| All Other Pins |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| $\mathrm{L}_{3}-\mathrm{L}_{0}$ |  |  | 60 | mA |
| Each L Pin |  |  | 30 | mA |
| All Other Pins |  |  | 1.5 | mA |

## COP320L/COP321L/COP322L

## Absolute Maximum Ratings

| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| :--- | ---: |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| Power Dissipation |  |
| COP320L/COP321L | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
|  | 0.25 W at $85^{\circ} \mathrm{C}$ |
| COP322L | 0.65 W at $25^{\circ} \mathrm{C}$ |
|  | 0.20 W at $70^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 1) | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 11 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic \(\operatorname{High}\left(\mathrm{V}_{\mathrm{IH}}\right) \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}\) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) \(V_{C C}=5 \mathrm{~V} \pm 5 \%\) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) Schmitt Trigger Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(V_{1 L}\) ) \(\overline{\text { RESET Input Levels }}\) Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low``` | Schmitt Trigger Input <br> (Note 3) $V_{C C}=\operatorname{Max}$ <br> with TTL Trip Level Options <br> Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ <br> with High Trip Level Options <br> Selected | $\begin{gathered} 3.0 \\ \\ 2.2 \\ -0.3 \\ \\ 0.7 \mathrm{Vcc} \\ -0.3 \\ \\ 0.7 \mathrm{Vcc} \\ -0.3 \\ 2.2 \\ \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | 0.3 <br> 0.4 <br> 0.4 <br> 2.5 <br> 0.6 <br> 1.2 | V <br> V <br> V <br> V <br> V <br> v <br> V <br> V <br> V <br> V <br> V <br> V |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-1$ | 0.2 | $\begin{aligned} & V \\ & v \end{aligned}$ |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.6 V for normal operation.

## COP320L/COP321L/COP322L

## DC Electrical Characteristics

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels Output Sink Current |  |  |  |  |
| SO and SK Outputs (loL) | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $1.0$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $L_{0}-L_{7}$ Outputs and Standard $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs (lou) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with High Current Options (lod) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 9 \\ & 7 \end{aligned}$ |  | mA |
| $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs with Very High Current Options (loL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 18 \\ & 14 \end{aligned}$ |  | mA |
| CKI (Single-Pin RC Oscillator) CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2 \\ 0.2 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Source Current Standard Configuration, All Outputs ( ${ }^{(\mathrm{OH} \text { ) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -55 \\ & -28 \end{aligned}$ | $\begin{aligned} & -600 \\ & -350 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ |
| Push-Pull Configuration SO and SK Outputs ( $\mathrm{IOH}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.1 \\ & -1.2 \end{aligned}$ |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.4 \\ & -0.7 \end{aligned}$ | $\begin{aligned} & -17 \\ & -15 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2.7 \\ & -1.4 \end{aligned}$ | $\begin{aligned} & -34 \\ & -30 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low Current Driver Option (IOH) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.6 \\ & -0.9 \end{aligned}$ |  | $\mathrm{mA}$ |
| TRI-STATE Configuration, $L_{0}-L_{7}$ Outputs, High Current Driver Option (IOH) | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.2 \\ & -1.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -10 | -200 | $\mu \mathrm{A}$ |
| CKO Output RAM Power Supply Option Power Requirement | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 4.0 | mA |
| TRI-STATE Output Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed <br> All Outputs Combined D, G Ports $L_{7}-L_{4}$ $L_{3}-L_{0}$ <br> All Other Pins |  |  | $\begin{gathered} 120 \\ 120 \\ 4 \\ 4 \\ 1.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Total Source Current Allowed All I/O Combined $L_{7}-L_{4}$ $L_{3}-L_{0}$ <br> Each L Pin <br> All Other Pins |  |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 30 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

## AC Electrical Characteristics

COP420L/COP421L/COP422L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted
COP320L/COP321L/COP322L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ uniess otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-tc |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency- $f_{\text {I }}$ <br> Duty Cycle <br> Rise Time <br> Fall Time | $\div 32$ Mode <br> $\div 16$ Mode <br> $\div 8$ Mode <br> $\div 4$ Mode <br> $\mathrm{f}_{\mathrm{I}}=2 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 0.2 \\ & 0.1 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.0 \\ 1.0 \\ 0.5 \\ 0.25 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns |
| CKI Using RC ( $\div 4$ ) <br> Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNC Input tSYNC |  | 400 |  | ns |
| INPUTS: ```IN tsetup thold SI tsetup tHOLD``` |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & \\ & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| OUTPUT PROPAGATION DELAY <br> SO, SK Outputs <br> $\mathbf{t}_{\text {pd1 }}, \mathrm{t}_{\mathrm{pd}}$ <br> All Other Outputs <br> $t_{\text {pd1 }}, t_{\text {pdo }}$ | Test Condition: $C_{L}=50 \mathrm{pF}, R_{L}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.

## Timing Diagrams



FIGURE 3. Input/Output TIming Dlagrams (Crystal Divide-by-16 Mode)


TL/DD/8825-6
FIGURE 3a. Synchronization Timing

## Connection Diagrams



TL/DD/8825-4
Top View
Order Number COP422L-XXX/N or COP322L-XXX/N
See NS Molded Package Number N24A
Order Number COP322L-XXX/D or COP422L-XXX/D
See NS Hermetic Package Number D20A
Order Number COP322L-XXX/WM or COP422L-XXX/WM
See NS Surface Mount Package Number M20B


TL/DD/8825-2 Top View

Order Number COP420L-XXX/N or COP320L-XXX/N
See NS Molded Package Number N28B
Order Number COP320L-XXX/D or COP420L-XXX/D
See NS Hermetic Package Number D28C


Top View
Order Number COP421L-XXX/N or COP321L-XXX/N
See NS Molded Package Number N20A
Order Number COP321L-XXX/D or COP421L-XXX/D
See NS Hermetic Package Number D24C
Order Number COP321L-XXX/WM or COP421L-XXX/WM
See NS Surface Mount Package Number M24B
PLCC


TL/DD/8825-27
Order Number COP320L-XXX/V or COP420L-XXX/V
See NS PLCC Package Number V28A

FIGURE 2

## Pin Descriptions

| Pin | Description |
| :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidirectional I/O ports with TRI-STATE |
| $G_{3}-G_{0}$ | 4 bidirectional I/O ports |
| $D_{3}-D_{0}$ | 4 general purpose outputs |
| $I_{3}-N_{0}$ | 4 general purpose inputs (COP420L only) |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |


| Pin | Description <br> SK |
| :--- | :--- |
| Logic-controlled clock (or general purpose out- <br> put) |  |
| CKI | System oscillator input |
| CKO | System oscillator output (or general purpose in- <br> put, RAM power supply or SYNC input) |
| RESET | System reset input |
| VCC | Power supply |
| GND | Ground |

## Functional Description

For ease of reading this description, only COP420L and/or COP421L are referenced; however, all such references apply also to COP320L, COP321L, COP322L, or COP422L.
A block diagram of the COP420L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420L/421L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions is based upon the 6 -bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP420/421L, storing its results in A. It also outputs a carry bit to the 1 -bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunctions with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or
can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
Four general-purpose inputs, $\mathrm{N}_{3}-\mathrm{IN}_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application \#2.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With EN $\mathrm{N}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the LI/O ports. Resetting EN 2 disables

## Functional Description (Continued)

the $L$ drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted
data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } \mathrm{SKL}=1, \mathrm{SK}=1 \\ & \text { If } \mathrm{SKL}=0, \mathrm{SK}=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## INTERRUPT

The following features are associated with the $\mathbb{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once aknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(P C+1 \rightarrow S A \rightarrow S B \rightarrow S C)$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $\mathrm{EN}_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{N}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be
nested within the interrupt servicing routine since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


TL/DD/8825-7
RC $\geq 5 \times$ Power Supply Rise Time

## Functional Description (Continued)

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by Figure 4.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8 ).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$ or as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $V_{R}$ ) or as a general purpose input.

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $\mathrm{V}_{\mathrm{F}}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420L/421L system timing configuration does not require use of the CKO pin.
RAM KEEP-ALIVE OPTION (Not avallable on COP422L)
Selecting CKO as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) allows the user to shut off the chip power supply (VCC) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $\mathrm{V}_{\mathrm{CC}}$ goes below spec during power-off; $V_{\text {CC }}$ must be within spec before $\overline{\text { RESET }}$ goes high on power-up.
2. During normal operation $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip, with $\left(V_{C C}-1\right) \leq V_{R} \leq V_{C C}$.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

Crystal Osclllator


TL/DD/8825-8

| Crystal <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega)$ | $\mathbf{C 1}(\mathbf{p F )}$ | $\mathbf{C 2}(\mathbf{p F})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |
| 2.097 MHz | 1 k | 1 M | 30 | $6-36$ |

RC Controlled Oscillator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: 200k $\geq$ R $\geq 25 k$

$$
360 \mathrm{pF} \geq \mathrm{C} \leq 50 \mathrm{pF}
$$

FIGURE 4. COP420L/421L Oscillator

## Functional Description (Continued)

## I/O OPTIONS

COP420L/421L outputs have the following optional configurations, illustrated in Figure 5:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{CC}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on $L$ outputs only.
e. Open Drain L—same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive-an enhancement-mode device to ground and to $V_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
COP420L/COP421L inputs have the following optional configurations:
h. An on-chip depletion load device to $V_{C C}$.
i. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (IOUT and $V_{\text {OUT }}$ ) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP420L/421L system.
The SO, SK outputs can be configured as shown in a., b., or c. The $D$ and $G$ outputs can be configured as shown in a. or b. Note that when inputting data to the $G$ ports, the $G$ outputs should be set to " 1 ". The L outputs can be configured as in d., e., f. or g.
An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the $L$ lines are used as inputs, the disabled depletion device cannot be relied on to source sufficient current to pull an input to a logic 1.

## COP421L

If the COP420L is bonded as a 24-pin device, it becomes the COP421L, illustrated in Figure 2, COP420L/421L Connection Diagrams. Note that the COP421L does not contain the four general purpose $\mathbb{I N}$ inputs ( $\left(N_{3}-\mathbb{N}_{0}\right)$. Use of this option precludes, of course, use of the IN options and the interrupt feature. All other options are available for the COP421L.

## COP422L

If the COP421L is bonded as a 20 -pin device, it becomes the COP422L, as illustrated in Figure 2. Note that the COP422L contains all the COP421L pins except $D_{0}, D_{1}, G_{0}$, and $G_{1}$. COP422L also does not allow RAM power supply input as a valid CKO pin option.


TL/DD/8825-9
a. Standard Output

b. Open-Drain Output


TL/DD/8825-11
c. Push-Pull Output

d. Standard L Output


TL/DD/8825-15

e. Open-Drain L Output


TL/DD/8825-16
h. Input with Load

FIGURE 5. Output Configurations

( A is Depletion Device) f. LED (L Output)


TL/DD/8825-17
I. HI-Z Input

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. the following short program that illustrates this situation.

## START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{-6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the Q register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the $L$ lines.



FIGURE 6. COP420L/COP421L/COP422L Input/Output Characteristics
TL/DD/8825-19

Typical Performance Characteristics (Continued)


Source Current for SO and SK in Push-Pull Configuration


Input Current for $L_{0}-L_{7}$ when Output Programmed OFF by Software


Source Current for $L_{0}-L_{7}$ in TRI-STATE Configuration (High Current Option)



Source Current for $L_{0}-L_{7}$ in TRI-STATE Configuration (Low Current Option)


TL/DD/8825-18


TL/DD/8825-20
FIGURE 7. COP320L/DOP321L/COP322L Input/Output Characteristics

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

TABLE I. COP420L/421L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit Latches associated with the IN ${ }_{3}$ or |
|  | IN inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 10-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 10-bit Operand Field, 0-1023 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\bar{A}$ | The ones complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE II. COP420L/421L Instruction Set

| Mnemonic Operand | Hex <br> Code | Machine <br> Language Code <br> (Binary) |
| :---: | :---: | :---: |

Data Flow
Sklp Conditions
Descriptlon
ARITHMETIC INSTRUCTIONS

| ASC |  | 30 | 10011\|0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD |  | 31 | [0011/0001] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | \|0100|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 10101 y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | $\underline{0001 \mid 0000}$ | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Compliment and Add with Carry, Skip on Carry |
| CLRA |  | 00 | $\underline{0000 \mid 00001}$ | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 10100 0000 | $\bar{A} \rightarrow A$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | 1010010100 | None | None | No Operation |
| RC |  | 32 | 10011\|0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | [0010\|0010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

TRANSFER OF CONTROL INSTRUCTIONS

| JID |  | FF | 1111\|1111 | $\begin{aligned} & \mathrm{ROM}^{\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right)} \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | a | $6-$ | $\begin{gathered} 0110\|00\| a_{9: 8} \mid \\ \mathrm{a}_{7: 0} \\ \hline \end{gathered}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \|1\| \quad a_{6: 0} \\ \text { (pages } 2,3 \text { only) } \\ \text { or } \\ \|11\| \quad a_{5: 0} \\ \hline \text { (all other pages) } \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | - | 10\| $\mathbf{a}_{5} \mathbf{0}$ | $\left\lvert\, \begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \\ & \mathrm{SB} \rightarrow \mathrm{SC} \\ & 0010 \rightarrow \mathrm{PC}_{9: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}\right.$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6-$ | $\begin{gathered} 0110\|10\| a_{9: 8} \\ \hline a_{7: 0} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \\ & \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100\|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | \|0100|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |

Instruction Set (Continued)
TABLE II. COP420L/421L Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code <br> (BInary) |  | Data Flow | Skip Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |



| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | [0011 0011 ] | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2 A | 0010 1010 |  |  |  |
| ININ |  | 33 | 0011 0011 | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 0010 $1000 \mid$ |  |  |  |
| INIL |  | 33 | 00110011 | $\mathrm{IL}_{3}, \mathrm{CKO}, ~ " 0$ ', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010\|1001 |  |  | (Note 3) |
| INL |  | 33 | 0011 00011 | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2E | 0010 1110 | $L_{\text {L:0 }} \rightarrow \mathrm{A}$ |  |  |
| OBD |  | 33 | 0011\|0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | [0011\|1110 |  |  |  |
| OGI | y | 33 | 0011 0011 | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | 5- | 01011 y |  |  |  |
| OMG |  | 33 | 0011 0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | 0011\|1010 |  |  |  |
| XAS |  | 4F | [0100\|1111 | A $\longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where
0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: The ININ instruction is only available on the 28 -pin COP420L as the other devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ "' data minus 1 , e.g., to load the lower four bits of $B(B d)$ with the value $9(10012)$, the lower 4 bits of the LBI instruction equal $8(10002)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420L/421L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If

SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10-bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## Description of Selected <br> Instructions (Continued)

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 8) and CKO into A. The IL3 and ILo latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{N}_{3}$ and $\mathbb{I N}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $I N_{3}$ and $I N_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathbb{N}_{3}-\mathbb{N}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. IL latches are not cleared on reset.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC). Note the LQID takes two instruction cycle times to execute.


TL/DD/8825-21
FIGURE 8. INIL Hardware Implementation

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420L/421L to generate its own timebase for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP420L/421L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11$, or 15 will access data in the next group of four pages.

## Option List

The COP420L/421L mask-programmable options are assigned numbers which correspond with the COP420L pins.
The following is a list of COP420L options. When specifying a COP421L chip, Options 9, 10, 19, and 20 must all be set to zero. When specifying a COP422L chip, options 9, 10, 19, and 20 must all be set to zero; options 21 and 22 may not be set to one, three or five; and option 2 may not be set to one. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
The Option Table should be copied and sent in with your EPROM or disc.

Option $1=0$ : Ground Pin-no options available
Option 2: CKO Output
$=0$ : clock generator output to crystal/resonator (0 not allowable value if Option $3=3$ )
$=1$ : pin is RAM power supply $\left(V_{R}\right)$ input (not available on the COP422L)
= 2: general purpose input with load device to $V_{C C}$
= 3: general purpose input, $\mathrm{Hi}-\mathrm{Z}$
Option 3: CKI Input
= 0: oscillator input divided by 32 ( 2 MHz max.)
= 1 : oscillator input divided by 16 ( 1 MHz max.)
$=2$ : oscillator input divided by 8 ( 500 kHz max.)
$=3$ : single-pin RC controlled oscillator ( $\div 4$ )
$=4$ : Schmitt trigger clock input $(\div 4)$
Option 4: RESET Input
$=0$ : load device to $\mathrm{V}_{\mathrm{CC}}$
= 1: Hi-Z Input
Option 5: $L_{7}$ Driver
$=0$ : Standard output
= 1: Open-drain output
= 2: High current LED direct segment drive output
$=3$ : High current TRI-STATE push-pull output
$=4$ : Low-current LED direct segment drive output
= 5: Low-current TRI-STATE push-pull output
Option 6: $L_{6}$ Driver
same as Option 5
Option 7: L5 Driver
same as Option 5
Option 8: L L Driver
same as Option 5
Option 9: $\mathbb{N}_{1}$ Input $=0$ : load device to $\mathrm{V}_{\mathrm{CC}}$
$=1$ : Hi-Z input
Option 10: $\mathrm{N}_{2}$ Input same as Option 9
Option 11: $V_{C C}$ pin $=0$ : Standard $V_{C C}$
Option 12: $\mathrm{L}_{3}$ Driver same as Option 5
Option 13: $\mathrm{L}_{2}$ Driver same as Option 5
Option 14: $\mathrm{L}_{1}$ Driver same as Option 5
Option 15: Lo Driver same as Option 5
Option 16: SI Input same as Option 9
Option 17: SO Driver $=0$ : standard output = 1: open-drain output
= 2: push-pull output
Option 18: SK Driver same as Option 17

Option 19: $\mathbb{N}_{0}$ Input same as Option 9
Option 20: $\mathrm{IN}_{3}$ Input same as Option 9
Option 21: $\mathrm{G}_{\mathrm{o}} \mathrm{I} / \mathrm{O}$ Port
$=0$ : very-high current standard output
$=1$ : very-high current open-drain output
$=2$ : high current standard output
$=3$ : high current open-drain output
$=4$ : standard LSTTL output (fanout $=1$ )
$=5$ : open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23: $\mathrm{G}_{2}$ I/O Port same as Option 21
Option 24: $\mathrm{G}_{3}$ I/O Port same as Option 21
Option 25: $D_{3}$ Output same as Option 21
Option 26: $\mathrm{D}_{2}$ Output same as Option 21
Option 27: $\mathrm{D}_{1}$ Output same as Option 21
Option 28: $\mathrm{D}_{0}$ Output same as Option 21
Option 29: L Input Levels $=0$ : standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ ) $=1$ : higher voltage input levels (" $0 "=1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V}$ )
Option 30: IN Input Levels same as Option 29
Option 31: G Input Levels same as Option 29
Option 32: SI Input Levels same as Option 29
Option 33: $\overline{\text { RESET Input }}$
= 0: Schmitt trigger input
= 1: standard TTL input levels
= 2: higher voltage input levels
Option 34: CKO Input Levels
(CKO = input; Option $2=2,3$ )
same as Option 29
Option 35: COP Bonding
$=0:$ COP420L (28-pin device)
$=1:$ COP421L (24-pin device)
$=2: 28$ - and 24 -pin versions
$=3:$ COP422L (20-pin device)
$=4: 28$ - and 20 -pin versions
$=5: 24-$ and $20-$ pin versions
$=5: 28$-, 24 -, and 20 -pin versions
Option 36: Internal Initialization Logic
$=0$ : normal operation
$=1$ : no internal initialization logic

## Option Table

The following EPROM option information is to be sent to National along with the EPROM.

OPTION DATA
OPTION 1 VALUE = $\qquad$ IS: GROUND PIN
OPTION 2 VALUE = $\qquad$ IS: CKO OUTPUT

OPTION 3VALUE = $\qquad$ IS: CKI INPUT
OPTION 4 VALUE = $\qquad$ IS: RESET INPUT
OPTION 5VALUE = $\qquad$ IS: L7 DRIVER
OPTION 6VALUE = $\qquad$ IS: L6 DRIVER
OPTION 7 VALUE $=$ $\qquad$ IS: $L_{5}$ DRIVER
OPTION 8 VALUE = $\qquad$ IS: $L_{4}$ DRIVER
OPTION 9 VALUE = $\qquad$ IS: IN1 INPUT
OPTION 10 VALUE = $\qquad$ IS: IN2 INPUT
OPTION 11 VALUE $=\quad 0 \quad$ IS: VCC PIN
OPTION 12 VALUE = $\qquad$ IS: L3 DRIVER
OPTION 13 VALUE $=$ $\qquad$ IS: $L_{2}$ DRIVER
OPTION 14 VALUE = $\qquad$ IS: $L_{1}$ DRIVER
OPTION 15 VALUE = $\qquad$ IS: L_ DRIVER
OPTION 16 VALUE $=$ $\qquad$ IS: SI INPUT
OPTION 17 VALUE = $\qquad$ IS: SO DRIVER

OPTION 18 VALUE $=$ $\qquad$ IS: SK DRIVER

## TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the customer-programmed COP420L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI:
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATIONS \# 1: COP420L General Controller

Figure 9 shows an interconnect diagram for a COP420L used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

## OPTION DATA

| OPTION 19 VALUE = | IS: $\mathrm{IN}_{0}$ INPUT |
| :---: | :---: |
| OPTION 20 VA | IS: $\mathrm{N}_{3}$ INPUT |
| OPTION 21 VALUE | IS: $\mathrm{G}_{0}$ I/O PORT |
| OPTION 22 VAL | IS: $\mathrm{G}_{1}$ I/O PORT |
| OPTION 23 VALUE | IS: $\mathrm{G}_{2} \mathrm{I} / \mathrm{O}$ PORT |
| OPTION 24 VALUE | IS: $\mathrm{G}_{3}$ I/O PORT |
| OPTION 25 VALUE | IS: $\mathrm{D}_{3}$ OUTPUT |
| OPTION 26 VALUE | IS: $\mathrm{D}_{2}$ OUTPUT |
| OPTION 27 VALUE | IS: $\mathrm{D}_{1}$ OUTPUT |
| OPTION 28 VALUE | IS: $\mathrm{D}_{0}$ OUTPUT |
| OPTION 29 VALUE | IS: LINPUT LEVELS |
| OPTION 30 VALUE | IS: IN INPUT LEVELS |
| OPTION 31 VALUE | IS: G INPUT LEVELS |
| OPTION 32 VALUE | IS: SI INPUT LEVELS |
| OPTION 33 VALUE | IS: $\overline{\text { RESET }}$ INPUT |
| OPTION 34 VALUE $=$ | IS: CKO INPUT LEVELS |
| OPTION 35 VALUE | IS: COP BONDING |
| OPTION 36 VALUE $=$ | IS: INTERNAL initialization LOGIC |

2. The $D_{3}-D_{0}$ outputs drive the digits of the multiplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathbb{N}_{3}-\mathbb{N}_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the $\mathbb{I N}$ lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a $V_{R}$ RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional $G$ I/O ports $\left(G_{3}-G_{0}\right)$ are available for use as required by the user's application.

## Typical Applications



TL/DD/8825-22
*SO, SI, SK may also be used for Serial I/O
FIGURE 9. COP420L Keyboard/Display Interface
APPLICATION \#2:
Digitally Tuned Radio Controller and Clock

## Keyboard Matrix Configuration



Typical Applications (Continued)


## Functional Description

## LOGIC I/Os

CKI input: This input accepts an external 500 kHz signal, divides it by eight and outputs the quotient at the CLK output as the system clock.
$\overline{\text { RST }}$ Input: Schmitt trigger input to clear device upon initialization.
SDT Input: Interrupt input for station detection. The SDT signal is generated by the radio's station detector and used by the COP420L to determine if there is a valid station on the active frequency. The status of the SDT input is only relevant during station searching mode. A high on SDT will temporarily terminate the search mode for eight seconds.
ALM Input: A high on ALM will activate alarm output via slave device at alarm time. A low on the input will disable alarm function.
DATA Output: Push-pull output providing serial data to external devices.
CLK Output: Push-pull output providing system clock at data transmitting time.
50 Hz Input: A normally high input to accept a 50 Hz external time base for real-time calculation.

## MOMENTARY KEYS DESCRIPTION

MEM 1-MEM 10: Each memory represents data of a favorite station in a certain band. Depression of one of these
keys will recall the previous stored data and transmit it to the PLL. The PLL will in turn change the radio's receiving frequency as well as the band if necessary. Memory recall keys can also turn on the radio.
UP: This key will manually increment receiving frequency. The first four steps of increment will be for fine tuning a station, after which will be fast slewing meant for manual receive frequency changing.
DOWN: Has the same function as UP key except that frequency is decremented.
MEMORY SCAN: This will start the radio scanning through all ten memories automatically at eight seconds per memory starting from Memory 1 . This will also turn on the radio if it was off.
MEMORY STORE: Enables the memory store mode which lasts for three seconds. Depression of any memory key will store the active frequency and band in that memory and disable the store mode. Any function key will also disable the mode to prevent memory data being accidentally destroyed.
HALT: Depression of the HALT key will stop the search and scan functions at current frequency or memory. HALT also turns on the radio during off time and recall frequency display in signal display mode.
SEARCH: Activates station searching in the current band. Search speed is 50 ms per frequency step with wrapping

## Functional Description (Continued)

around at end of band. An 8 -second stop will take place on reaching a valid station. The HALT key or any function key will terminate the search. Search direction will normally be upwards unless the DOWN key has been depressed prior to the SEARCH key or during the search function in which case search direction will be downwards.
OFF: Turns off the radio or alarm when active.
AM/FM: Radio band switch.
SLEEP: Activates sleep mode, turns on radio on depression and off radio at the end of sleep period. Setting of sleep period is done by depressing the SLEEP and MINUTE key simultaneously.
ALARM: Enables alarm time setting. Depressing the HOUR or MINUTE key and ALARM key simultaneously will set the alarm hour and minute respectively.
HOUR: Sets the hour digits of time-related functions.
MINUTE: Sets the minute digits of time-related functions.

## DIODE STRAPS CONNECTIONS

STRAP 0: Controls the on and off of radio. In applications where a toggle type ON/OFF switch is used, momentary OFF key can be omitted; connecting the strap will turn on the radio and vice versa. Must be connected to use momentary OFF key.

STRAP 1, 2: Selects the AM IF options.
STRAP 3: 12/24-hour clock select.
STRAP 4: $3 / 5 \mathrm{kHz}$ AM step size select.
STRAP 5, 6: FM IF offsets select.
STRAP 0

|  | STRAP 0 | STRAP 3 | STRAP 4 |
| :--- | :---: | :---: | :---: |
| Connected | Radio ON | 12 hour | 5 kHz step |
| Open | Radio OFF | 24 hour | 3 kHz step |

AM/FM IF OPTIONS

| AM | STRAP 1 | STRAP 2 |
| :---: | :---: | :---: |
| 455 kHz | $X$ | $X$ |
| 460 kHz | $X$ | $v$ |
| 450 kHz | $\nu$ | X |
| 260 kHz | $\checkmark$ | $\checkmark$ |
| FM | STRAP 5 | STRAP 6 |
| 10.7 MHz | $X$ | $X$ |
| 10.75 MHz | X | $\nu$ |
| 10.65 MHz | $v$ | X |
| 10.8 MHz | $\nu$ | $\nu$ |

$X=$ No connection.
$\nu=$ Diode inserted.

## INDIRECT FEATURES AND OPTIONS

As indicated in Figure 10, there are a few options and indirect features provided via the help of a slave device, namely the Phase Lock Loop, DS8906N.

## DISPLAY OPTIONS

As mentioned above, the COP420L-HSB is MICROWIRE compatible. Internal circuitry enables it to directly interface with all of National's serial input MICROWIRE compatible display drivers whether they are of a direct drive or multiplex drive format. On Figure 10 is a list of drivers available for the system. EN1 and EN2 are optional enable outputs meant for a dual display system in which EN3 will not be used. By dual display, it means that one display will be constantly showing time information and the other showing frequency information. Whereas in conventional single display systems, the display shows both time and frequency information in a time-sharing method. The National system provides a timeprioritized display-sharing method. That is, whenever a tuning function is completed, the frequency information will stay on the display for eight seconds then time display will take over. This is achieved by using EN3 for the driver's enable logic.

## CONTROL OUTPUTS

Six open collector outputs controlled by the COP420L are provided from DS8906N, the phase lock loop for controlling radio switching circuits.
Radio ON/OFF: A high from this output indicates that the radio should be switched on and vice versa.
AM/FM: Output for controlling the AM/FM bandswitch. A high level output indicates FM and a low indicates the AM band.
MUTE: For muting the audio output when performing any frequency related function. The output will go high prior to the frequency change except when doing fine tuning.

ALARM ENABLE: Active high output for turning on the alarm circuit at alarm time.
50 kHz IND: For driving the 50 kHz indicator in FM band or the LSB in a 5 -digit display. Output is active high.
MEM STORE IND: For driving the memory store mode indicator. Output is active high.

## TYPICAL IMPLEMENTATION ALTERNATIVES

A full keyboard or any portion of it can be implemented with various applications for features/functions vs. cost/size.
Figure 11 shows two keyboard configurations with 22-key and 11-key keyboards for a desk-top/tuner system or autoradio system, respectively.

Functional Description (Continued)


TL/DD/8825-25


TL/DD/8825-26

FIGURE 11

# COP424C, COP425C, COP426C, COP324C, COP325C, COP326C and COP444C, COP445C, COP344C, COP345C Single-Chip 1k and 2k CMOS Microcontrollers 

## General Description

The COP424C, COP425C, COP426C, COP444C and COP445C fully static, Single-Chip CMOS Microcontrollers are members of the COPSTM family, fabricated using dou-ble-poly, silicon gate microCMOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP424C and COP444C are 28 pin chips. The COP425C and COP445C are 24-pin versions (4 inputs removed) and COP426C is 20-pin version with 15 I/O lines. Standard test procedures and reliable high-density techniques provide the medium to large volume customers with a customized microcontroller at a low end-product cost. These microcontrollers are appropriate choices in many demanding control environments especially those with human interface.
The COP424C is an improved product which replaces the COP420C.

## Features

- Lowest power dissipation ( $50 \mu \mathrm{~W}$ typical)
m Fully static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4 \mu$ s instruction time, plus software selectable clocks
- $2 \mathrm{k} \times 8$ ROM, $128 \times 4$ RAM (COP $444 \mathrm{C} / \mathrm{COP} 445 \mathrm{C}$ )
- 1k x 8 ROM, $64 \times 4$ RAM (COP424C/COP425C/ COP426C)
- 23 I/O lines (COP444C and COP424C)
- True vectored interrupt, plus restart
- Three-level subroutine stack

■ Single supply operation ( 2.4 V to 5.5 V )
■ Programmable read/write 8-bit timer/event counter

- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE ${ }^{*}$ outputs
- LSTTL/CMOS output compatible
- Microbus ${ }^{\text {TM }}$ compatible
- Software/hardware compatible with COP400 family
- Extended temperature range devices COP324C/ COP325C/COP326C and COP344C/COP345C $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )
- Military devices $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ to be available


## Block Diagram



TL/DD/5259-1
FIGURE 1

## Absolute Maximum Ratings

Supply Voltage ( $\mathrm{V}_{\mathrm{Cc}}$ )
Voltage at any Pin
Total Allowable Source Current Total Allowable Sink Current Operating Temperature Range Storage Temperature Range Lead Temperature (soldering, 10 seconds)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
25 mA
25 mA
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ} \mathrm{C}$ unless otherwise speciiied

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 5) | Peak to Peak | 2.4 | $\begin{gathered} 5.5 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{tc}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=4 \mu \mathrm{~s} \\ & \text { (tc is instruction cycle time) } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 120 \\ 700 \\ 3000 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~F}_{\mathrm{IN}}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 12 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Voltage Levels <br> RESET, CKI, $D_{0}$ (clock input) <br> Logic High <br> Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 V_{C C} \\ & 0.2 V_{C C} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0$ | 30 | 330 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | $\begin{aligned} & \text { Standard Outputs } \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{IOH}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.7 \\ v_{C C}-0.2 \end{gathered}$ | 0.4 0.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels (except CKO) Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) <br> CKO Current Levels (As Clock Out) | $V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{C C}$ <br> $V_{C C}=2.4 V, V_{\text {OUT }}=V_{C C}$ <br> $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $V_{C C}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V}$ <br> $V_{C C}=2.4 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V}$ <br> $V_{C C}=4.5 \mathrm{~V}, C K I=V_{C C}, V_{O U T}=V_{C C}$ <br> $V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -6 \\ \\ 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \end{gathered}$ | $\begin{aligned} & -330 \\ & -80 \end{aligned}$ | mA mA mA mA $\mu A$ $\mu A$ <br> mA mA mA mA mA mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=0.2 \mathrm{~V}_{C C} \\ & V_{C C}=4.5 \mathrm{~V}, V_{I N}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

## Absolute Maximum Ratings

| Supply Voltage | 6 V |
| :---: | :---: |
| Voltage at any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Total Allowable Source Current | 25 mA |
| Total Allowable Sink Current | 25 mA |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 5) | Peak to Peak | 3.0 | $\begin{gathered} 5.5 \\ 0.1 V_{c c} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{tc}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{tc}=4 \mu \mathrm{~s} \\ & \text { (tc is instruction cycle time) } \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 800 \\ & 3600 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \\ & \mu A \end{aligned}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{FIN}_{\mathrm{IN}}=0 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{FIN}=0 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Levels <br> RESET, CKI, $D_{0}$ (clock input) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{VCC} \\ & 0.2 \mathrm{VCC} \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & v \\ & v \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0$ | 30 | 440 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | $\begin{aligned} & \text { Standard Outputs } \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $v_{C C}-0.2$ | 0.4 0.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Output Current Levels (except CKO) Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) <br> CKO Current Levels (As Clock Out) | $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ <br> $V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{CKI}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ <br> $V_{C C}=4.5 \mathrm{~V}, C K I=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | $\begin{gathered} 1.2 \\ 0.2 \\ -0.5 \\ -0.1 \\ -30 \\ -8 \\ \\ 0.3 \\ 0.6 \\ 1.2 \\ -0.3 \\ -0.6 \\ -1.2 \\ \hline \end{gathered}$ | $\begin{aligned} & -440 \\ & -200 \end{aligned}$ | mA mA mA mA $\mu \mathrm{A}$ $\mu \mathrm{A}$ <br> mA mA mA mA mA mA |
| Allowable Sink/Source Current per Pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKO (as HALT) |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{I N}=0.2 \mathrm{~V} C \mathrm{C} \\ & V_{C C}=4.5 \mathrm{~V}, V_{I N}=0.7 \mathrm{~V}_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.9 \\ & 2.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE or Open Drain Leakage Current |  | -5 | +5 | $\mu \mathrm{A}$ |

## COP424C/COP425C/COP426C and COP444C/COP445C

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ unless otherwise specilifod.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \hline \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ |
| $\left.\begin{array}{lr}\text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode } \\ & \div 4 \text { mode } \\ & \div 8 \text { mode } \\ & \div 16 \text { mode }\end{array}\right\}$ | $\begin{aligned} & V_{c c} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{c c} \geq 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ $\mathrm{DC}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \\ & 250 \\ & 500 \\ & 1.0 \\ & \hline \end{aligned}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ External Clock |  | 60 | ns |
| Fall Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ External Clock |  | 40 | ns |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{aligned} & R=30 \mathrm{k} \pm 5 \%, V_{C C}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 5 | 11 | $\mu s$ |
| Inputs: (See Figure 3) $t_{\text {SETUP }}$ <br> thold | $\begin{aligned} & \text { G Inputs } \\ & \text { SI Input } \\ & \text { All Others } \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { tc } / 4+.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { Output Propagation Delay } \\ & \text { tpD1 }^{\text {t }} \text { tPDO } \\ & \text { t }_{\text {PD1 }}, \text { t }_{\text {PDO }} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{O U T}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Microbus Timing <br> Read Operation (Figure 4) <br> Chip Select Stable before $\overline{R D}$ - $t$ CSR <br> Chip Select Hold Time for $\overline{R D}$ - $t_{\text {RCS }}$ <br> $\overline{\text { RD }}$ Pulse Width - $\mathrm{t}_{\text {RR }}$ <br> Data Delay from $\overline{R D}-t_{R D}$ <br> $\overline{\mathrm{RD}}$ to Data Floating - $\mathrm{t}_{\mathrm{DF}}$ (Note 4) <br> Write Operation (Figure 5 ) <br> Chip Select Stable before $\overline{W R}$ - $t$ csw <br> Chip Select Hold Time for $\bar{W} R$ - ${ }_{\text {WCS }}$ <br> WR Pulse Width-tww <br> Data Set-Up Time for $\overline{W R}$ - $t_{D W}$ <br> Data Hold Time for $\overline{W R}$ - $t_{\text {wD }}$ <br> INTR Transition Time from $\overline{W R}-t_{W I}$ | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ | 65 <br> 20 <br> 400 <br> 65 <br> 20 <br> 400 <br> 320 <br> 100 | 375 <br> 250 <br> 700 |  |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to VCC with $5 k$ resistors. See current drain equation on page 17.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to VCC, L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than 0.5 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 V_{C C}$ when part is running in order to prevent entering test mode.

COP324C/COP325C/COP326C and COP344C/COP345C
AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise speciifed.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 16 \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\mu \mathbf{s}$ $\mu \mathrm{s}$ |
| $\left.\begin{array}{lr} \hline \text { Operating CKI } & \div 4 \text { mode } \\ \text { Frequency } & \div 8 \text { mode } \\ & \div 16 \text { mode } \\ & \div 4 \text { mode } \\ & \div 8 \text { mode } \\ & \div 16 \text { mode } \end{array}\right\}$ | $V_{C C} \geq 4.5 \mathrm{~V}$ $4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{array}{r} 1.0 \\ 2.0 \\ 4.0 \\ 250 \\ 500 \\ 1.0 \end{array}$ | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> MHz |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 60 | ns |
| Fall Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 40 | ns |
| Instruction Cycle Time RC Oscillator (Note 4) | $\begin{aligned} & R=30 \mathrm{k} \pm 5 \%, V_{C c}=5 \mathrm{~V} \\ & \mathrm{C}=82 \mathrm{pF} \pm 5 \%(\div 4 \text { Mode }) \end{aligned}$ | 5 | 11 | $\mu \mathrm{s}$ |
| Inputs: (See Figure 3) ${ }^{\text {tsetup }}$ <br> thold | $\left.\begin{array}{l} \text { G Inputs } \\ \text { SI Inputs } \\ \text { All Others } \\ V_{C C} \geq 4.5 \mathrm{~V} \\ 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V} \end{array}\right\} \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{tc} / 4+.7 \\ 0.3 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { Output Propagation Delay } \\ & \text { tPD1 }^{\text {t tPD0 }} \\ & \text { tPD1 }^{2} \text { tPD0 } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Microbus Timing <br> Read Operation (Figure 4) <br> Chip Select Stable before $\overline{\mathrm{RD}}$-tcSR <br> Chip Select Hold Time for $\overline{\mathrm{DD}}-\mathrm{t}_{\text {RCS }}$ <br> $\overline{\text { RD }}$ Pulse Width - trR <br> Data Delay from $\overline{\mathrm{RD}}-\mathrm{t}_{\mathrm{RD}}$ <br> $\overline{\mathrm{RD}}$ to Data Floating $-\mathrm{t}_{\mathrm{DF}}$ (Note 4) <br> Write Operation (Figure 5) <br> Chip Select Stable before $\overline{W R}-t_{\text {cSSW }}$ <br> Chip Select Hold Time for $\overline{W R}$ - twCs $^{\text {W }}$ <br> WR Pulse Width - $\mathrm{t}_{\text {WW }}$ <br> Data Set-Up Time for $\overline{W R}-t_{D W}$ <br> Data Hold Time for $\overline{W R}$ - $t_{\text {WD }}$ <br> INTR Transition Time from $\overline{W R}-t_{W I}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ | 65 <br> 20 <br> 400 <br> 65 <br> 20 <br> 400 <br> 320 <br> 100 | $\begin{aligned} & 375 \\ & 250 \end{aligned}$ $700$ |  |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to $V_{\text {CC }}$ with 5 k resistors. See current drain equation on page 17.
Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to $\mathrm{V}_{\mathrm{CC}}$, L lines in TRI-STATE mode and tied to ground, all outputs low and tied to ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than 0.5 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{C C}$ when part is running in order to prevent entering test mode.

DIP and S.O. Wide


Top View
Order Number COP326C-XXX/D or COP426C-XXX/D
See NS Hermetic Package D20A
Order Number COP326C-XXX/N or COP426C-XXX/N
See NS Molded Package N20A
Order Number COP326C-XXX/WM or COP426C-XXX/WM
See NS Surface Mount Package M20B

## DIP and S.O. WIde



TL/DD/5259-2

> Top View

Order Number COP325C-XXX/D or COP425C-XXX/D
See NS Hermetic Package D24C
Order Number COP325C-XXX/N or COP425C-XXX/N
See NS Molded Package N24A
Order Number COP325C-XXX/WM or COP425C-XXX/WM
See NS Surface Mount Package M24B

TL/DD/5259-3

TL/DD/5259-18
28 Lead PLCC


Order Number COP324C-XXX/V or COP424C-XXX/V See NS PLCC Package V28A

Order Number COP324C-XXX/D or COP424C-XXX/D
See NS Hermetic Package D28C
Order Number COP324C-XXX/N or COP424C-XXX/N
See NS Molded Package N28B
FIGURE 2

| Pin | Descriptlon |
| :--- | :--- |
| L7-L0 | 8-bit bidirectional port with TRI-STATE |
| G3-G0 | 4-bit bidirectional I/O port |
| D3-D0 | 4-bit output port |
| IN3-INO | 4-bit input port (28-pin package only) |
| SI | Serial input or counter input |
| SO | Serial or general purpose output |


| Pin | Descriptlon |
| :--- | :--- |
| SK | Logic controlled clock output |
| CKI | Chip oscillator input |
| CKO | Oscillator output, HALT I/O port or general |
|  | purpose input |
| RESET | Reset input |
| VCC | Most positive power supply |
| GND | Ground |

## Functional Description

The internal architecture is shown in Figure 1. Data paths are illustrated/in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 ", when a bit is reset, it is a logic " 0 ".
For ease of reading only the COP424C/425C/COP426C/ 444C/445C are referenced; however, all such references apply equally to COP324C/325C/COP326C/344C/345C.

## PROGRAM MEMORY

Program Memory consists of ROM, 1024 bytes for the COP424C/425C/426C and 2048 bytes for the COP444C/ 445C. These bytes of ROM may be program instructions, constants or ROM addressing data.
ROM addressing is accomplished by a 11-bit PC register which selects one of the 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt pushes the next PC address into the stack. Each return pops the stack back into the PC register.

## DATA MEMORY

Data memory consists of a 512-bit RAM for the COP444C/ 445 C , organized as 8 data registers of $16 \times 4$-bit digits. RAM addressing is implemented by a 7 -bit $B$ register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. Data memory consists of a 256 -bit RAM for the COP424C/ $425 \mathrm{C} / 426 \mathrm{C}$, organized as 4 data registers of $16 \times 4$-bits digits. The $B$ register is 6 bits long. Upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or $T$ counter or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.
The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit $Q$ latch or $T$ counter, to input 4 bits of LI/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8 -bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. This counter may be operated in two modes depending on a mask-programmable option: as a timer or as an external event counter. When the $T$ counter overflows, an overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 10a.
Four general-purpose inputs, IN3-INO, are provided. IN1, IN2 and IN3 may be selected, by a mask-programmable option as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in Microbus application.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. In the dual clock mode, DO latch controls the clock selection (see dual oscillator below).
The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G0 may be mask-programmed as an output for Microbus applications.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. With the Microbus option selected, $Q$ can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O port. Also, the contents of L may be read directly into $A$ and $M$. As explained above, the Microbus option allows L I/O port data to be latched into the Q register.

## Functional Description (Continued)

The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with $A$.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
EN is an internal 4-bit register loaded by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon
each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the L drivers are enabled to output the data in Q to the L. I/O port. Resetting EN2 disables the L drivers, placing the LI/O port in a high-impedance input state.


FIGURE 3. Input/Output Timing Diagrams (divide by 8 mode)


TL/DD/5259-5
FIGURE 4. Microbus Read Operation Timing


FIGURE 5. Microbus Write Operation Timing

## Functional Description (Continued)

3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with $A$ via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide has occurred on the $\mathrm{IN}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved maln program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address 0FF must be a NOP.
e. An LEI instruction may be put immediately before the RET instruction to re-enable interrupts.

## MICROBUS INTERFACE

The COP444C/424C has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). IN1, IN2 and IN3 general purpose inputs become Microbus compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes $\overline{R D}$ - a logic " 0 " on this input will cause $Q$ latch data to be enabled to the $L$ ports for input to the UP. $\operatorname{IN} 2$ becomes $\overline{C S}$ - a logic " 0 " on this line selects the COP444C/424C as the uP peripheral device by enabling the operation of the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ lines and allows for the selection of one of several peripheral components. IN3 becomes $\overline{W R}$ - a logic " 0 " on this line will write bus data from the $L$ ports to the $Q$ latches for input to the COP444C/424C. G0 becomes INTR a "ready" output, reset by a write pulse from the uP on the $\overline{W R}$ line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP444C/424C.
This option has been designed for compatibility with National's Microbus - a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See Microbus National Publication.) The functioning and timing relationships between the signal lines affected by this option are as specified for the Microbus interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection of the COP444C/424C to the Microbus is shown in Figure 6.


FIGURE 6. MIcrobus Option Interconnect
TABLE I. Enable Register Modes - Blts ENO and EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Shift | Input to Shift | Serial | If $S K L=1, S K=$ clock |
|  |  | Register | Register | out | If SKL $=0, \mathrm{SK}=0$ |
| 1 | 0 | Binary Counter | Input to Counter | 0 | SK=SKL |
| 1 | 1 | Binary Counter | Input to Counter | 1 | SK $=$ SKL |

## Functional Description (Continued)

## initialization

The internal reset logic will initialize the device upon powerup if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz , otherwise the external RC network shown in Figure 7 must be connected to the RESET pin (the conditions in Figure 7 must be met). The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $\mathrm{V}_{\mathrm{cc}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, providing it stays low for at least three instruction cycle times.
Note: If CKI clock is less than 32 kHz , the internal reset logic (option *29 2 1) MUST be disabled and the external RC circuit must be used.


TL/DD/5259-8
FIGURE 7. Power-Up Circult
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N, I L, T$ and $G$ registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


Crystal or Resonator

| Crystal <br> Value | Component Values |  |  |  |
| :---: | ---: | :---: | :---: | :---: |
|  | R1 | R2 | C1(pF) | C2(pF) |
| 32 kHz | 220 k | 20 M | 30 | $6-36$ |
| 455 kHz | 5 k | 10 M | 80 | 40 |
| 2.096 MHz | 2 k | 1 M | 30 | $6-36$ |
| 4.0 MHz | 1 k | 1 M | 30 | $6-36$ |

## TIMER

There are two modes selected by mask option:
a. Time-base counter. In this mode, the instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8 -bit T counter thus providing a 10 -bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset.
For example, using a 4 MHz crystal with a divide-by-16 option, the instruction cycle frequency of 250 kHz increments the 10 -bit timer every $4 \mu \mathrm{~s}$. By. presetting the counter and detecting overflow, accurate timeouts between $16 \mu \mathrm{~s}$ ( 4 counts) and 4.096 ms ( 1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.
b. External event counter. In this mode, a low-going pulse (" 1 " to " 0 ") at least 2 instruction cycles wide on the IN2 input will increment the 8 -bit $T$ counter.
Note: The IT instruction is not allowed in this mode.

## HALT MODE

The COP444C/445C/424C/425C/426C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by the HALT instruction or by forcing CKO high when it is mask-programmed as an HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock sig. nal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The chip may be awakened by one of two different methods:

- Continue function: by forcing CKO low, if it mask-programmed as an HALT I/O port, the system clock is reenabled and the circuit continues to operate from the point where it was stopped.
- Restart: by forcing the $\overline{\text { RESET }}$ pin low (see Initialization).


TL/DD/5259-9
RC Controlled Oscillator ( $\pm 5 \%$ R, $\pm 5 \% \mathrm{C}$ )

| R | C | Cycle <br> Time | VCc |
| :---: | :---: | :---: | :---: |
| 30 k | 82 pF | $5-11 \mu \mathrm{~s}$ | 24.5 V |
| 60 k | 100 pF | $12-24 \mu \mathrm{~S}$ | $2.4-4.5 \mathrm{~V}$ |

Note: $15 k \leq R \leq 150 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$

FIGURE 8. Oscillator Component Values

## Functional Description (Continued)

The HALT mode is the minimum power dissipation state.
Note: If the user has selected dual-clock with D0 as external oscillator (option $30=2$ ) AND the COP444C/424C is running with the DO clock, the HALT mode - either hardware or software - will NOT be entered. Thus, the user should switch to the CKI clock to HALT. AIternatively, the user may stop the DO clock to minimize power.

## CKO PIN OPTIONS

a. Two-pin oscillator - (Crystal). See Figure 9A.

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. The HALT mode may be entered by program control (HALT instruction) which forces CKO high, thus inhibiting the crystal network. The circuit can be awakened only by forcing the $\overline{\text { RESET }}$ pin to a logic " 0 " (restart).
b. One-pin oscillator - (RC or external). See Figure 9B.

If a one-pin oscillator system is chosen, two options are available for CKO:

- CKO can be selected as the HALT I/O port. in that case, it is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and CKO output will stay high to keep the chip stopped if the external driver returns to high impedance state. By forcing a low level to CKO, the chip will continue and CKO will stay low.
- As another option, CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction.


## OSCILLATOR OPTIONS

There are four basic clock oscillator configurations available as shown by Figure 8.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency optionally divided by 4,8 or 16.
b. External Oscillator. The external frequency is optionally divided by 4,8 or 16 to give the instruction cycle time. CKO is the HALT I/O port or a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port or a general purpose input.
d. Dual oscillator. By selecting the dual clock option, pin DO is now a single pin oscillator input. Two configurations are available: RC controlled Schmitt trigger oscillator or external oscillator.
The user may software select between the DO oscillator (in that case, the instruction cycle time equals the D0 oscillation frequency divided by 4) by setting the DO latch high or the CKI (CKO) oscillator by resetting DO latch low. Note that even in dual clock mode, the counter, if maskprogrammed as a time-base counter, is always connected to the CKI oscillator.
For example, the user may connect up to a 1 MHz RC circuit to D0 for faster processing and a 32 kHz watch crystal to CKI and CKO for minimum current drain and time keeping.
Note: CTMA instruction is not allowed when chip is running from DO clock.
Figures $10 A$ and $10 B$ show the clock and timer diagrams with and without Dual clock.

## COP445C AND COP425C 24-PIN PACKAGE OPTION

If the COP444C/424C is bonded in a 24 -pin package, it becomes the COP445C/425C, illustrated in Figure 2, Connection diagrams. Note that the COP445C/425C does not contain the four general purpose IN inputs (iN3-INO). Use of this option precludes, of course, use of the IN options, interrupt feature, external event counter feature, and the Microbus option which uses IN1-IN3. All other options are available for the COP445C/425C.
Note: If user selects the 24 -pin package, options $9,10,19$ and 20 must be selected as a " 0 " (load to $V_{C C}$ on the IN inputs). See option list.

## COP426C 20-PIN PACKAGE OPTION

If the COP425C is bonded as 20 -pin device it becomes the COP426C. Note that the COP426C contains all the COP425C pins except $D_{0}, D_{1}, G_{0}$, and $G_{1}$.

Block Diagram (Continued)


TL/DD/5259-10
FIGURE 9A. Halt Mode - Two-PIn Osclllator

Block Diagram (Continued)


TL/DD/5259-11
FIGURE 9B. Halt Mode - One-Pin Oscillator


TL/DD/5259-12
FIGURE 10A. Clock and Timer without Dual-Clock


FIGURE 10B. Clock and Timer with Dual-Clock

## Instruction Set

Table II is a symbol table providing internal architecture, instruction operan and operation symbols used in the instruction set table.

| TABLE II. Instruction Set Table Symbols |  |
| :--- | :--- |
| Symbol | Definition |
| Internal Architecture Symbols |  |
| A | 4-bit accumulator |
| B | 7-bit RAM address register (6-bit for COP424C) |
| Br | Upper 3 bits of B (register address) |
|  | (2-bit for COP424C) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit carry register |
| D | 4-bit data output port |
| EN | 4-bit enable register |
| G | 4-bit general purpose I/O port |
| IL | two 1-bit (INO and IN3) latches |
| IN | 4-bit input port |
| L | 8-bit TRI-STATE I/O port |
| M | 4-bit contents of RAM addressed by B |
| PC | 11-bit ROM address program counter |
| Q | 8-bit latch for L port |
| SA,SB,SC | 11-bit 3-level subroutine stack |
| SIO | 4-bit shift register and counter |
| SK | Logic-controlled clock output |
| SKL | 1-bit latch for SK output |
| T | 8-bit timer |

Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

| Instruction Operand Symbols |  |
| :--- | :--- |
| $d$ | 4-bit operand field, $0-15$ binary (RAM digit select) |
| $r$ | 3(2)-bit operand field, $0-7(3)$ binary |
| (RAM register select) |  |


| Operatlonal Symbols |  |
| :--- | :--- |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $\bar{A}$ | Is equal to |
| $\bar{A}$ | One's complement of A |
| $\oplus$ | Exclusive-or |
| $:$ | Range of values |

TABLE III. COP444C/445C Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine <br> Code <br> (Binary) | Data Flow | Skip <br> Conditions | Description |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## ARITHMETIC INSTRUCTIONS

| ASC |  | 30 | 10011\|0000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD |  | 31 | 10011\|0001] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | \|0100|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate. Skip on Carry ( $y \neq 0$ ) |
| CASC |  | 10 | 10001/0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | $\underline{010010100]}$ | None | None | No Operation |
| RC |  | 32 | [001110010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | $\underline{001010010}$ | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 0000 00010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

Instruction Set (Continued)
Table III. COP444C/445C Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | ROM (PC 10:8 $^{\text {A,M }}$ ) $\rightarrow \mathrm{PC}_{7: 0}$ | None | Jump Indirect (Notes 1, 3) |
| JMP | a | $6-$ | $\frac{\|0110\| 0\left\|a_{10: 8}\right\|}{\left\lfloor a_{7: 0}\right\rfloor}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{aligned} & \left\lfloor 1\left\|a_{6: 0}\right\|\right. \\ & \text { (pages } 2,3 \text { only) } \\ & \text { or } \\ & \|11\| a_{5: 0} \mid \\ & \text { (all other pages) } \end{aligned}$ | $\mathrm{a} \rightarrow P \mathrm{C}_{6: 0}$ $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | $6-$ | $\begin{gathered} 0110\|1\| \mathrm{a}_{10}: 8 \\ \hline \mathrm{a}_{7: 0} \mathrm{C} \end{gathered}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100/10001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100[1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | 0011 00011 |  | None | HALT Processor |
|  |  | 38 | 001111000 |  |  |  |
| IT |  | 33 | 001110011 |  |  | IDLE till Timer |
|  |  | 39 | 0011/1001] |  | None | Overflows then Continues |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMT |  | 33 | 0011 0011 | $A \rightarrow T_{7: 4}$ |  |  |
|  |  | 3F | \|0011|1111 | RAM(B) $\rightarrow \mathrm{T}_{3} \mathbf{0}$ | None | Copy A, RAM to T |
| CTMA |  | 33 | 001110011] | $\mathrm{T}_{7: 4} \rightarrow$ RAM $(\mathrm{B})$ |  |  |
|  |  | 2 F | 0010\|1111 | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy T to RAM, A (Note 9) |
| CAMQ |  | 33 | 0011100111 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | \|0011|1100 | $\operatorname{RAM}(B) \rightarrow Q_{3: 0}$ |  |  |
| CQMA |  | 33 | \|0011|0011] | $\mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Copy Q to RAM, A |
|  |  | 2 C | \|0010|1100 | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | r | -5 | $\underbrace{00\|r\| 0101 \mid}_{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into $A$, Exclusive-OR Br with $r$ |
| LDD | r,d | $23$ | $\begin{array}{\|l\|l\|l\|} \hline 0010 & 0011 \\ \hline 0 & r & d \\ \hline \end{array}$ | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | \|1011|1111 | $\begin{aligned} & \operatorname{ROM}\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow Q \\ & S B \rightarrow S C \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | 0 | 4 C | 10100\|1100 | $0 \rightarrow$ RAM (B) ${ }_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | \|0100|0101| | $0 \rightarrow R A M(B)_{1}$ |  |  |
|  | 2 | 42 | 0100\|0010 | $0 \rightarrow \operatorname{RAM}(B)_{2}$ |  |  |
|  | 3 | 43 | 0100\|0011 | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4D | 10100\|1101 |  | None | Set RaM Bit |
|  | 1 | 47 | 010010111 | $1 \rightarrow \operatorname{RAM}(B)_{1}$ |  |  |
|  | 2 | 46 | 0100\|0110 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4 B | 0100\|1011 | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |


| Table III. COP444C/445C Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine Language Code (Binary) | Data Flow | $\begin{gathered} \text { Skip } \\ \text { Conditions } \end{gathered}$ | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| STII | y | 7- | $\underline{0111}$ y | $\begin{aligned} & \mathrm{y} \rightarrow \text { RAM(B) } \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \end{aligned}$ | None | Store Memory Immediate 1 and Increment Bd |
| x | r | -6 | $\frac{100\|r\| 0110}{(r=0: 3)}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | 23 | $\frac{\|0010\| 0011}{}$ | RAM $(r, d) \longleftrightarrow A$ | None | Exchange A with RAM <br> Pointed to Directly by r,d |
| XDS | r | -7 | $\frac{100\|r\| 0111 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with $A$ and Decrement Bd. Exclusive-OR Br with r |
| XIS | r |  | $\frac{00\|r\| 0100}{(r=0 ; 3)}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd <br> increments past 15 | Exchange RAM with $A$ and Increment Bd , Exclusive-OR Br with $r$ |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101/0000 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 010011110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d |  | $00\|r\|(d-1) \mid$ <br> $(r=0: 3:$ <br> $d=0,9: 15)$ <br> $o r$ <br> $00011\|0011\|$ <br> $1\|r\| d \mid$ <br> (any $r$, any $d)$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
| LEI |  | 33 | $\begin{aligned} & 0011\|0011\| \\ & \hline 0110 \mid \mathrm{y} \\ & \hline \end{aligned}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | 000110010 | $\mathrm{A} \leftrightarrow \mathrm{Br}$ | None | Exchange A with Br (Note 8) |
| TESTINSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | [001010000] | $\}_{\text {2nd byte }}^{\text {1st byte }}$ | $\mathrm{C}=$ "1" | Skip if C is True |
| SKE |  | 21 | 0001010001 |  | $A=\operatorname{RAM}(\mathrm{B})$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | $\begin{array}{r} \|0011\| 0011 \mid \\ \hline 00100001 \\ \hline \end{array}$ |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero <br> (all 4 bits) |
| SKGBZ |  | 33 | 001110011 |  |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 00010001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 000010001 |  | RAM $(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 00010001 |  | $\mathrm{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 0000 0011] |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001/0011 |  | $\mathrm{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | 010010001 |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |

Table ill. COP444C/445C Instructlon Set (Continued)

| Mnemonlc | Operand | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Machine <br> Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 001110011 | $G \rightarrow A$ | None | Input G Ports to A |
|  |  | 2 A | \|0010|1010 |  |  |  |
| ININ |  | 33 | 001110011 | $\underline{N} \rightarrow A$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 0010\|1000 |  |  |  |
| INIL |  | 33 | 0011\|0011 | $\mathrm{IL}_{3}, \mathrm{CKO}, \mathrm{"O}{ }^{\prime \prime}, \mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A (Note 3) |
|  |  | 29 | 0010\|1001 |  |  |  |
| INL |  | 33 | 0011)0011 | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Ports to RAM, A |
|  |  | 2 E | 0010 1110 | $L^{-1: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 001110011] | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 001111110 |  |  |  |
| OGI | y | 33 | 00011)0011 | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | 5- | 01011 y |  |  |  |
| OMG |  | 33 | 00011)00111 | $R A M(B) \longrightarrow G$ | None | Output RAM to G Ports |
|  |  | 3A | 0011/1010 |  |  |  |
| XAS |  | 4F | 0100,11111 | A ${ }_{\text {SIO, }} \rightarrow$ SKL | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit A register.
Note 2: The ININ instruction is not available on the 24 -pin packages since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 . e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 ( 11112 ).
Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)
Note 8: For 2 K ROM devices, $\mathrm{A} \longleftrightarrow \mathrm{Br}(0 \rightarrow \mathrm{~A} 3)$. For 1 K ROM devices, $\mathrm{A} \longleftrightarrow \mathrm{Br}(0,0 \longrightarrow \mathrm{~A} 3, \mathrm{~A} 2)$.
Note 9: Do not use CTMA instruction when dual-clock option is selected and part is running from $D_{0}$ clocks.

## Description of Selected Instructions

## XAS INSTRUCTION

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10:PC8,A,M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC $+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of the PC as follows: $A \rightarrow P C(7: 4), R A M(B) \rightarrow P C(3: 0)$, leaving $\mathrm{PC}(10), \mathrm{PC}(9)$ and $\mathrm{PC}(8)$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost.
Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8,A,M. PC10,PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

## CAMT ; load T counter

SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. IT instruction is not allowed if the $T$ counter is mask-programmed as an external event counter (option \#31 = 1).

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKO and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ') has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively,
and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A0 is input into A1. IL latches are cleared on reset. IL latches are not available on the COP445C/425C, and COP426C.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address 0FF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.
Note: The COP424C/425C/426C needs only 10 bits to address its ROM. Therefore, the eleventh bit (P10) is ignored.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal or resonator generated clock input will draw additional current. An R/C oscillator will draw even more current since the input is a slow rising signal.
If using an external squarewave oscillator, the following equation can be used to calculate operating current drain.
$I_{C O}=I_{Q}+V \times 40 \times F i+V \times 1400 \times F i / D V$
where $\mathrm{I}_{\mathrm{CO}}=$ chip operating current drain in microamps
quiescent leakage current (from curve)
CKI frequency in MegaHertz
chip $V_{C C}$ in volts
divide by option selected
For example at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz (divide by 4)
$\mathrm{I}_{\mathrm{CO}}=20+5 \times 40 \times 0.4+5 \times 1400 \times 0.4 / 4$
$\mathrm{ICO}=20+80+700=800 \mu \mathrm{~A}$
At 2.4 volts $V_{C C}$ and 30 kHz (divide by 4)
$\mathrm{I}_{\mathrm{CO}}=6+2.4 \times 40 \times 0.03+2.4 \times 1400 \times 0.03 / 4$
$I_{C O}=6+2.88+25.2=34.08 \mu \mathrm{~A}$

## Power Dissipation (Continued)

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
\mathrm{Ici}=\mathrm{I}_{\mathrm{Q}}+\mathrm{V} \times 40 \times \mathrm{Fi}
$$

For example, at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz

$$
\mid c i=20+5 \times 40 \times 0.4=100 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
\mathrm{Ita}=\mathrm{I}_{\mathrm{CO}} \times \frac{\mathrm{To}}{\mathrm{To}+\mathrm{Ti}}+\mathrm{Ici} \times \frac{\mathrm{Ti}}{\mathrm{To}+\mathrm{Ti}}
$$

where: Ita = total average current
ICO=operating current
lci=idle current
To = operating time
Ti=idle time

## I/O OPTIONS

Outputs have the following optional configurations, illustrated in Figure 11:
a. Standard - A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL.
b. Low Current - This is the same configuration as a. above except that the sourcing current is much less.

a. Standard Push-Pull Output

b. Low Current Push-Pull Output

e. Low Current TRI-STATE "L" Output


c. Open-Draln Output

d. Standard TRI-STATE "L" Output

f. Open Drain TRI-STATE "L" Output

g. Input with Load

h. HI-Z Input

FIGURE 11. Input/Output Configurations


Low Current Option Minimum Source Current



FIGURE 12. Input/Output Characteristics

## Option List

The COP444C/445C/424C/425C/COP426C mask-programmable options are assigned numbers which correspond with the COP444C/424C pins.
The following is a list of options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
PLEASE FILL OUT THE OPTION TABLE on the next page. Xerox the option data and send it in with your disk or EPROM.
Option 1=0: Ground Pin - no options available
Option 2: CKO Pin
$=0$ : clock generator output to crystal/resonator
=1: HALT I/O port
=2: general purpose input with load device to $V_{C C}$
=3: general purpose input, high-Z
Option 3: CKI input
$=0$ : Crystal controlled oscillator input divide by 4
$=1$ : Crystal controlled oscillator input divide by 8
=2: Crystal controlled oscillator input divide by 16
=4: Single-pin RC controlled oscillator (divide by 4)
=5: External oscillator input divide by 4
=6: External oscillator input divide by 8
=7: External oscillator input divide by 16

Option 4: $\overline{R E S E T}$ input
$=0$ : load device to $\mathrm{V}_{\mathrm{CC}}$
=1: Hi-Z input
Option 5: L7 Driver
$=0$ : Standard TRI-STATE push-pull output
=1: Low-current TRI-STATE push-pull output
=2: Open-drain TRI-STATE output
Option 6: L6 Driver - (same as option 5)
Option 7: L5 Driver - (same as option 5)
Option 8: L4 Driver - (same as option 5)
Option 9: IN1 input
$=0$ : load device to $V_{C C}$
=1: Hi-Z input
Option 10: IN2 input - (same as option 9)
Option 11=0: VCC Pin - no option available
Option 12: L3 Driver - (same as option 5)
Option 13: L2 Driver - (same as option 5)
Option 14: L1 Driver - (same as option 5)
Option 15: LO Driver - (same as option 5)
Option 16: SI input - (same as option 9)
Option 17: SO Driver
$=0$ : Standard push-pull output
=1: Low-current push-pull output
$=2$ : Open-drain output

## Option List (Continued)

Option 18: SK Driver - (same as option 17)
Option 19: INO Input - (same as option 9)
Option 32: Microbus

Option 20: IN3 Input - (same as option 9)
Option 21: GO I/O Port - (same as option 17)
Option 22: G1 I/O Port - (same as option 17)
Option 23: G2 I/O Port - (same as option 17)
Option 24: G3 I/O Port - (same as option 17)
Option 25: D3 Output - (same as option 17)
Option 26: D2 Output - (same as option 17)
Option 27: D1 Output - (same as option 17)
Option 28: D0 Output - (same as option 17)
Option 29: Internal Initialization Logic
$=0$ : Normal operation
$=1$ : No internal initialization logic
Option 30: Dual Clock
$=0$ : Normal operation
$\left.\begin{array}{l}=1 \text { : Dual Clock. DO RC oscillator } \\ =2 \text { : Dual Clock. DO ext. clock input }\end{array}\right\}$ (opt. \#28 must $=2$ )
Option 31: Timer
$=0$ : Time-base counter
$=1$ : External event counter

## Option Table

The following option information is to be sent to National along with the EPROM.

OPTION DATA

| OPTION | 1 VALUE = | IS: GROUND PIN |
| :---: | :---: | :---: |
| OPTION | 2 VALUE $=$ | IS: CKO PIN |
| OPTION | 3 VALUE $=$ | IS: CKI INPUT |
| OPTION | 4 VALUE $=$ | IS: RESET INPUT |
| OPTION | 5 VALUE $=$ | IS: L(7) DRIVER |
| OPTION | 6 VALUE $=$ | IS: L(6) DRIVER |
| OPTION | 7 VALUE $=$ | IS: L(5) DRIVER |
| OPTION | 8 VALUE $=$ | IS: L(4) DRIVER |
| OPTION | 9 VALUE $=$ | IS: IN1 INPUT |
| OPTION | 10 VALUE $=$ | IS: IN2 INPUT |
| OPTION | 11 VALUE = | IS: VCC PIN |
| OPTION | 12 VALUE $=$ | IS: L(3) DRIVER |
| OPTION | 13 VALUE $=$ | IS: L(2) DRIVER |
| OPTION | 14 VALUE $=$ | IS: L(1) DRIVER |
| OPTION | 15 VALUE $=$ | IS: L(0) DRIVER |
| OPTION | 16 VALUE $=$ | IS: SI INPUT |

## OPTION DATA

| OPTION 17 VALUE $=$ | IS: SO DRIVER |
| :---: | :---: |
| OPTION 18 VALUE $=$ | IS: SK DRIVER |
| OPTION 19 VALUE $=$ | IS: INO INPUT |
| OPTION 20 VALUE = | IS: IN3 INPUT |
| OPTION 21 VALUE = | IS: GO I/O PORT |
| OPTION 22 VALUE $=$ | IS: G1 I/O PORT |
| OPTION 23 VALUE = | IS: G2 I/O PORT |
| OPTION 24 VALUE = | IS: G3 I/O PORT |
| OPTION 25 VALUE = | IS: D3 OUTPUT |
| OPTION 26 VALUE = | IS: D2 OUTPUT |
| OPTION 27 VALUE = | IS: D1 OUTPUT |
| OPTION 28 VALUE = | IS: DO OUTPUT |
| OPTION 29 VALUE = | IS: INT INIT LOGIC |
| OPTION 30 VALUE $=$ | IS: DUAL CLOCK |
| OPTION 31 VALUE = | IS: TIMER |
| OPTION 32 VALUE = | IS: MICROBUS |
| OPTION 33 VALUE = | IS: COP BONDING |

## COP440/COP441/COP442 and COP340/COP341/COP342 Single-Chip N-Channel Microcontrollers

## General Description

The COP440, COP441, COP442, COP340, COP341, and COP342 Single-Chip N-Channel Microcontrollers are members of the COPSTM microcontrollers family, fabricated using N -channel, silicon gate MOS technology. These are complete microcontrollers with all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, various output configuration options, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and data manipulation. The COP440 is a 40 -pin chip and the COP441 is a 28 -pin version of the same circuit (12 I/O lines removed). The COP442 is a 24 -pin version ( 4 more input lines removed). The COP340, COP341, COP342 are functional equivalents of the above devices respectively, but operate with an extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ). Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

## Features

- Enhanced, more powerful instruction set
- $2 k \times 8$ ROM, $160 \times 4$ RAM
- 35 I/O lines (COP440)
- Zero-crossing detect circuitry with hysteresis
- True multi-vectored interrupt from 4 selectable sources (plus restart)
- Four-level subroutine stack (in RAM)
- $4 \mu$ s cycle time
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter
- Internal binary counter/register with MICROWIRETM compatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- LED drive capability
- MICROBUSTM compatible
- Software/hardware compatible with other members of the COP400 family
- Extended temperature range devices COP340, COP341, COP342 $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
- Compatible dual CPU device available (COP2440 series)


## Block Diagram



FIGURE 1

## COP440/COP441/COP442

Absolute Maximum Ratings
If Military/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallability and specifications.
Voltage at Zero-Crossing Detect Pin Relative to GND

$$
\begin{array}{r}
-1.2 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

Voltage at Any Other Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature

| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Power Dissipation | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
| Total Source Current | 150 mA |
| Total Sink Current | 75 mA |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) | (Note 3) | 4.5 | 6.3 | V |
| Power Supply Ripple | (Peak to Peak) |  | 0.4 | V |
| Operating Supply Current | (All Inputs and Outputs Open) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 44 \\ & 35 \\ & 27 \end{aligned}$ | mA mA mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input $(\div 16, \div 8$ ) <br> Logic High ( $\mathrm{V}_{1 \mathrm{H}}$ ) <br> Logic High ( $\mathrm{V}_{1 \mathrm{H}}$ ) <br> Logic Low (VIL) <br> Schmitt Trigger Input ( $\div 4$ ) <br> Logic High ( $\mathrm{V}_{1 \mathrm{H}}$ ) <br> Logic Low (VIL) <br> RESET Input Levels Logic High Logic Low | $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \\ \\ 0.7 V_{C C} \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Zero-Crossing Detect Input Trip Point Logic High $\left(\mathrm{V}_{\mathrm{IH}}\right)$ Limit Logic Low ( $\mathrm{V}_{\mathrm{IU}}$ ) Limit <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Input Levels High Trip Option Logic High Logic Low | See Figure 7 <br> (Note 5) $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ | $\begin{gathered} -0.15 \\ -0.8 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | $\begin{gathered} 0.15 \\ 12 \\ 2.5 \\ \\ 0.8 \\ \\ 1.2 \end{gathered}$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ V $V$ $v$ v $\mathrm{V}$ |
| Input Capacitance |  |  | 7.0 | pF |
| Hi-Z Input Leakage |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |

Note 1: Duty Cycle $=\mathrm{t}_{\mathrm{W}} /\left(\mathrm{t}_{\mathrm{W}}+\mathrm{t}_{\mathrm{wo}}\right)$.
Note 2: See Figure for additional I/O Characteristics.
Note 3: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.
Note 5: SO output " 0 " level must be less than 0.8 V for normal operation.

COP440/COP441/COP442
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage Levels Standard Output TTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOU) CMOS Operation (Note 1) Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{IOH}=-100 \mu \mathrm{~A} \\ & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{IOH}=-10 \mu \mathrm{~A} \\ & \mathrm{IOL}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.4$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Standard Output Source Current <br> LED Direct Drive Output <br> Logic High (IOH) <br> TRI-STATE Output Leakage Current <br> CKO Output <br> Oscillator Output Option <br> Logic High <br> Logic Low <br> $V_{\text {R }}$ RAM Power Supply Option <br> Supply Current <br> CKI Sink Current (RC Option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & V_{\mathrm{R}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -100 \\ -2.5 \\ -2.5 \\ \\ -0.2 \\ 0.4 \\ \\ 2.0 \\ \hline \end{gathered}$ | $\begin{aligned} & -650 \\ & -17 \\ & +2.5 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| Input Current Levels <br> Zero-Crossing Detect Input Resistance Input Load Source Current | $\begin{aligned} & \mathrm{V}_{\mathbb{H}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 14 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 230 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mu \mathrm{~A} \end{aligned}$ |
| Total Sink Current Allowed All I/O Combined Each L, R Port Each D, G, H Port SO, SK |  |  | $\begin{aligned} & 75 \\ & 20 \\ & 10 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Total Source Current Allowed All I/O Combined <br> L Port <br> $\mathrm{L}_{7}-\mathrm{L}_{4}$ <br> $\mathrm{L}_{3}-\mathrm{L}_{0}$ <br> Each L Pin <br> All Other Output Pins |  | , | $\begin{aligned} & 150 \\ & 120 \\ & 70 \\ & 70 \\ & 23 \\ & 1.6 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

Note 1: TRI-STATE and LED configurations are excluded.

Absolute Maximum Ratings
If Milltary/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallabillty and specifications.
Voltage at Zero-Crossing Detect Pin

Relative to GND
Voltage at Any Other Pin
Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature

$$
\begin{array}{r}
-1.2 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{array}
$$

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Condlitons | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) | (Note 3) | 4.5 | 5.5 | V |
| Power Supply Ripple | (Peak to Peak) |  | 0.4 | V |
| Operating Supply Current | (All Inputs and Outputs Open) $\begin{aligned} & T_{A}=-40^{\circ} \mathrm{C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 54 \\ & 35 \\ & 25 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input ( $\div 16, \div 8$ ) <br> Logic High (VIH) <br> Logic Low (VIL) <br> Schmitt Trigger Input ( $\div 4$ ) Logic High ( $\mathrm{V}_{1 \mathrm{H}}$ ) <br> Logic Low (VIU) <br> RESET Input Levels <br> Logic High <br> Logic Low <br> Zero-Crossing Detect Input Trip Point Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) Limit Logic Low ( $V_{I L}$ ) Limit <br> SO Input Level (Test Mode) <br> All Other Inputs <br> Logic High <br> Logic Low <br> Input Levels High Trip Option Logic High Logic Low | $V_{C C}=\operatorname{Max}$ <br> (Schmitt Trigger Input) <br> See Figure 7 <br> (Note 5) $V_{C C}=M a x$ | 3.0 2.2 -0.3 $0.7 V_{C C}$ -0.3 $0.7 V_{C C}$ -0.3 -0.15 -0.8 2.2 3.0 2.2 -0.3 3.6 -0.3 | $\begin{gathered} 0.3 \\ 0.4 \\ 0.4 \\ 0.15 \\ 12 \\ 2.4 \\ 0.6 \\ 0.4 \\ \hline \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ $V$ v $v$ $\mathrm{v}$ $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ $v$ $\mathrm{V}$ |
| Input Capacitance |  |  | 7.0 | pF |
| Hi-Z Input Leakage |  | -2.0 | +2.0 | $\mu \mathrm{A}$ |

Note 1: Duty Cycle $=t_{W I} /\left(t_{W I}+t_{\text {wo }}\right)$.
Note 2: See Figure for additional I/O Characteristics.
Note 3: VCC voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.
Note 5: SO output " 0 " level must be less than 0.6 V for normal operation.

## COP340/COP341/COP342

## DC Electrical Characteristics

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage Levels Standard Output TTL Operation Logic High ( V OH ) Logic Low (VOL) CMOS Operation (Note 1) Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.5$ | $0.4$ $0.2$ | $\begin{aligned} & V \\ & V \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Standard Output Source Current <br> LED Direct Drive Output Logic High (loH) <br> TRI-STATE Output Leakage Current <br> CKO Output <br> Oscillator Output Option <br> Logic High <br> Logic Low <br> $V_{\mathrm{R}}$ RAM Power Supply Option <br> Supply Current <br> CKI Sink Current (RC Option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V} \end{aligned}$ $\begin{aligned} & V_{\mathrm{OH}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & V_{\mathrm{R}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -100 \\ -1.5 \\ -5.0 \\ \\ -0.2 \\ 0.4 \\ \\ 2.0 \\ \hline \end{gathered}$ | $\begin{aligned} & -800 \\ & -15 \\ & +5.0 \end{aligned}$ | $\mu A$ <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| Input Current Levels Zero-Crossing Detect Input Resistance Input Load Source Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 14 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 280 \end{aligned}$ | $\begin{aligned} & k \Omega \\ & \mu \mathrm{~A} \end{aligned}$ |
| Total Sink Current Allowed All I/O Combined Each L, R Port Each D, G, H Port SO, SK |  |  | $\begin{aligned} & 75 \\ & 20 \\ & 10 \\ & 2.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined L Port $L_{7}-L_{4}$ $L_{3}-L_{0}$ Each L Pin All Other Output Pins |  |  | $\begin{gathered} 150 \\ 120 \\ 70 \\ 70 \\ 23 \\ 1.6 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

Note 1: TRI-STATE and LED configurations are excluded.

## AC Electrical Characteristics

COP440/COP441/COP442: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted COP340/COP341/COP342: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-te CKI Frequency <br> Duty Cycle (Note 1) <br> Rise Time <br> Fall Time <br> CKI Using RC (Figure 9c) <br> Frequency Instruction Execution Time-te (Note 1) | $\begin{aligned} & \div 16 \text { Mode } \\ & \div 8 \text { Mode } \\ & \div 4 \mathrm{Mode} \\ & f_{1}=4 \mathrm{MHz} \\ & f_{1}=4 \mathrm{MHz} \text { External Clock } \\ & f_{\mathrm{I}}=4 \mathrm{MHz} \text { External Clock } \\ & \div 4 \mathrm{Mode} \\ & \mathrm{R}=15 \mathrm{k} \Omega \pm 5 \%, \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 1.6 \\ & 0.8 \\ & 0.4 \\ & 30 \\ & \\ & \\ & 0.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 4.0 \\ & 2.0 \\ & 1.0 \\ & 60 \\ & 60 \\ & 40 \\ & \\ & 1.0 \\ & 8.0 \end{aligned}$ | $\mu \mathrm{S}$ <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns <br> MHz <br> $\mu \mathrm{S}$ |
| INPUTS: (Figure 4) SI <br> tsetup <br> thold <br> All Other Inputs tsetup thold | . | $\begin{aligned} & 0.3 \\ & 300 \\ & \\ & 1.7 \\ & 300 \end{aligned}$ |  | $\mu \mathrm{S}$ <br> ns <br> $\mu \mathrm{S}$ <br> ns |
| OUTPUT PROPAGATION DELAY ```CKO tpd1, tpd0 tpd1, tpd0 SO,SK tpd1, tpdo All Other Outputs``` | Test Condition: $C_{L}=50 \mathrm{pF}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ <br> Crystal Input Schmitt Trigger Input $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.4 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5.0 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $\begin{gathered} 0.17 \\ 0.3 \\ \\ 1.0 \\ 1.4 \end{gathered}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| MICROBUS TIMING <br> Read Operation (Figure 2a) <br> Chip Select Stable Before $\overline{R D}-t_{\text {CSR }}$ <br> Chip Select Hold Time for $\overline{R D}-t_{\text {RCS }}$ <br> RD Pulse Width- tra $^{\text {R }}$ <br> Data Delay from $\overline{R D}-t_{R D}$ <br> $\overline{\mathrm{RD}}$ to Data Floating-tDF <br> Write Operation (Figure 2b) <br> Chip Select Stable Before $\overline{W R}-t_{\text {CSW }}$ <br> Chip Select Hold Time for $\overline{W R}$-twCS <br> WR Pulse Width-tww <br> Data Set-Up Time for $\overline{W R}-t_{D W}$ <br> Data Hold Time for WR-twD <br> INTR Transition Time from WR-twI | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ TRI-STATE Outputs | $\begin{gathered} 65 \\ 20 \\ 400 \\ \\ \\ 65 \\ 20 \\ 400 \\ 320 \\ 100 \end{gathered}$ | 375 <br> 250 <br> 700 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |

Note 1: Variation due to the device included.


TL/DD/6926-2
FIGURE 2a. MICROBUS Read Operatlon Timing


FIGURE 2b. MICROBUS Write Operation Timing

## Connection Diagrams

Dual-In-Line Package

Top Vlew
Order Number COP440-XXX/D or COP340-XXX/D
See NS Hermetlc Package Number D40C
Order Number COP440-XXX/N or COP340-XXX/N
See NS Molded Package Number N40A

Dual-In-LIne Package


TL/DD/8926-5
Top Vlew
Order Number COP441-XXX/D or
COP341-XXX/D
See NS Hermetic Package Number D28C
Order Number COP441-XXX/N or COP341-XXX/N
See NS Molded Package Number N28B


TL/DD/6926-8
Top View
Order Number COP442-XXX/D or COP342-XXX/D
See NS Hermetic Package Number D24C
Order Number COP442-XXX/N or COP342-XXX/N
See NS Molded Package Number N24A

FIGURE 3

## Pin Descriptions

| Pln | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8-bit Bidirectional I/O Port with TRI-STATE | CKI | System Oscillator Input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4-bit Bidirectional I/O Port | CKO | System Oscillator Output (or General Purpose in- |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4-bit General Purpose Output Port |  | put or RAM Power Supply |
| $\mathrm{IN}_{3}-1 \mathrm{~N}_{0}$ | 4-bit General Purpose Input Port (Not Available on | RESET | System Reset Input |
|  | COP442/COP342) | $V_{C C}$ | Power Supply |
| SI | Serial Input | GND | Ground |
| SO | Serial Output (or General Purpose Output) | $\mathrm{H}_{3}-\mathrm{H}_{0}$ | 4-bit Bidirectional I/O Port (COP440/COP340 |
| SK | Logic-Controlled Clock (or General Purpose Output) | $\mathrm{R}_{7}-\mathrm{R}_{0}$ | Only) <br> 8-Bit Bidirectional I/O Port with TRI-STATE (COP440/COP340 Only) |

## Timing Diagram



FIGURE 4. Input/Output TIming Dlagrams (Divide by 16 Mode)

## Functional Description

The block diagram of the COP440 is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2.0 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 2,048 byte ROM. As can be seen by an examination of the COP440 instruction set, these words may be program instructions, constants, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, LQID, and LID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 2,0488 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 640-bit RAM, organized as 10 data registers of 164 -bit digits. RAM addressing is implemented by an 8 -bit B register whose upper 4 bits ( Br ) select 1 of $10(0-9)$ data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit ( $M$ ) is usually loaded into, or from, or exchanged with the A register (accumulator), it may also be loaded into or from the $Q$ latches, $L$ port, R port, EN register, and T counter (internal time base counter). RAM may also be loaded from 4 bits of a ROM word. RAM addressing may also be performed directly to the lower 8 registers by the LDD and XAD instructions based upon the 7 -bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. RAM register $8(\mathrm{Br}=8)$ also serves as a subroutine stack. Note that it is possible, but not recommended, to alter the contents of the stack by normal data memory access commands.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, $N$ register, to load and input 4 bits of the 8 -bit Q latch, EN register, or T counter, to input 4 bits of a ROM word, L or R I/O port data, to input 4-bit G, H, or IN ports, and to perform data exchanges with the SIO register. The accumulator is cleared upon reset.
A 4-bit adder performs the arithmetic and logic functions of the COP440, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

The 8-bit T counter is a binary up counter which can be loaded to and from $M$ and $A$. The input to this counter is software selectable from two sources: the first coming from a divide-by-four prescaler (from instruction cycle frequency) thus providing a 10 -bit time base counter; the second coming from $\mathbb{N}_{2}$ input, changing the $T$ counter into an 8 -bit external event counter (see EN register below). In this mode, a low-going pulse (" 1 " to " 0 ") of at least 2 instruction cycles wide will increment the counter. When the counter overflows, an overflow flag will be set (see SKT instruction below) and an interrupt signal will be sent to processor $X$. The T counter is cleared on reset.
Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{N}_{0}$, are provided; $\mathbb{I N}_{1}$, $\mathrm{IN}_{2}$ and $\mathrm{IN}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUS applications; $\mathbb{N}_{1}$, by another mask-programmable option, can be selected as a true zero-crossing detector with the output triggering an interrupt or being interrogated by an instruction. These two maskprogrammable options are mutually exclusive.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. $\mathrm{G}_{0}$ may be mask-programmed as an output for MICROBUS applications.
The H register contents are outputs to a 4 -bit general-purpose bidirectional I/O port.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. With the MICROBUS option selected, Q can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU. Note that unlike most other COPS controllers, $Q$ is cleared on reset.
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$. As explained above, the MICROBUS option allows LI/O port data to be latched into the $Q$ register. The LIIO port can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The R register, when enabled, outputs to an 8-bit generalpurpose, bidirectional, $1 / O$ port.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register; see EN register description, below). Its contents can be exchanged with A , allowing it to input or output a continuous serial data stream.
The XAS instruction copies the C flag into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the instruction cycle clock.
The 2-bit N register is a stack pointer to the data memory register 8 where the subroutine return address is located. It points to the next location where the address may be stored

## Functional Description (Continued)

and increments by 1 after each push of the stack, and decrements by 1 before each pop. The N register can be accessed by exchanging its value with $A$ and is cleared on reset. The stack is 4 addresses deep, 12 bits wide, and does not check for overflow or empty conditions. The RAM digit locations where the addresses are stored are shown in Figure 5. The LSBs of the addresses are at digits $0,4,8$, and 12. The MSBs of digits $2,6,10$, and 14 contain an interrupt status bit (see Interrupt description, below). The four unused digits ( $3,7,11$, and 15 ) can be used as general data storage. When a subroutine call or interrupt occurs, an 11-bit return address and an interrupt status bit are stored in the stack. The N register is then incremented. When a RET or RETSK instruction is executed, the N register is decremented and then the return address is fetched and loaded into the program counter. The address and interrupt status bits remain in the stack, but will be overwritten when the next subroutine call or interrupt occurs.


FIGURE 5. Subroutine Return Address Stack Organization
The EN register in an internal 8-bit register loaded under program control by the LEI instruction (lower 4 bits) or by the CAME instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register.
0 . The least significant bit of the enable register, $\mathrm{EN}_{0}$, selects the SIO register as either a 4-bit shift register or a 4 bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK output becomes a logiccontrolled clock.

1. With $E N_{1}$ set, interrupt is enabled with $E N_{4}$ and $E N_{5}$ selecting the interrupt source. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
2. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O port. Resetting $\mathrm{EN}_{2}$ disables the $L$ drivers, placing the LI I/O port in a high-impedance input state. A special feature of the COP440 and COP441 is that the MICROBUS option will change the function of this bit to disable any writing into $\mathrm{G}_{0}$ when $\mathrm{EN} \mathrm{N}_{2}$ is set.
3. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ". Table I below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.
4. $E N_{5}$ and $E N_{4}$ select the source of the interrupt signal.
5. The possible sources are as follows:

| EN $_{5}$ | $\mathrm{EN}_{4}$ | Interrupt Source |
| :---: | :---: | :--- |
| 0 | 0 | $I N_{1}$ (low-going pulse) |
| 0 | 1 | CKO input (if mask-programmed as an input) |
| 1 | 0 | Zero-crossing (or $\mathrm{IN}_{1}$ level transition) |
| 1 | 1 | T counter overflows |

$E N_{4}$ determines the interrupt routine location.
6. With $E N_{6}$ set, the internal 8 -bit $T$ counter will use $\mathrm{IN}_{2}$ as its input. With $\mathrm{EN}_{6}$ reset, the input to the T counter is the output of a divide by four prescaler (from instruction cycle frequency), thus providing a 10 -bit time-base counter.
7. With $E N_{7}$ set, the $R$ outputs are enabled; if $E N_{7}=0$, the R outputs are disabled.

## INTERRUPT

The following features are associated with the interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1 ) together with an interrupt status bit, onto the program counter stack residing in data memory. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and $\mathrm{EN}_{1}$ is reset. If $\mathrm{EN}_{4}$ is reset, the next program address is hex 100 ; if $E N_{4}$ is set, the next program address is hex 300; thus providing a different interrupt location for different interrupt sources.

TABLE I. Enable Register Modes - Bits $\mathrm{EN}_{3}$ and EN $\mathrm{E}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=\mathrm{Clock}$ <br> If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $\mathrm{SKL}=1, \mathrm{SK}=\mathrm{Clock}$ <br> If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ <br> If $S K L=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ <br> If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

## Functional Description (Continued)

b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. For an external interrupt input, the signal pulse must be at least two instruction cycles wide.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. The instruction at hex address OFF must be a NOP.
d. A CAME or LEI instruction may be put immediately before the RET instruction to re-enable interrupts.
$e$. If the interrupt signal source is being changed, the interrupt must be disabled prior to, or at, the same time with the change to avoid false interrupts. An interrupt may be enabled only if the interrupt source is not changing. A sample code for changing the interrupt source and enabling the interrupt is as follows:

| CAME | ; disable interrupt \& alter interrupt source |
| :--- | :--- |
| SMB 1 | ; set interrupt enable bit |
| CAME | ; enable interrupt |

f. An interrupt status bit is stored together with the return address in the stack. The status bit is set if an interrupt occurs at a point in the program where the next instruction is to be skipped; upon returning from the interrupt routine, this set status bit will cause the next instruction to be skipped. Subroutine and interrupt nesting inside interrupt routines are allowed. Note that this differs from the COP420/420C/420L/444L series.

## MICROBUS INTERFACE

## (not available in COP442, COP342)

The COP440 series has an option which allows them to be used as peripheral microprocessor devices, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). $\mathrm{I} \mathrm{N}_{1}$, $\mathrm{IN}_{2}$ and $\mathrm{N}_{3}$ general purpose inputs become MICROBUScompatible read-strobe, chip-select, and write-strobe lines, respectively. $\mathbb{N}_{1}$ becomes $\overline{R D}$-a logic " 0 " on this input
will cause $Q$ latch data to be enabled to the $L$ ports for input to the $\mu \mathrm{P}$. $\mathbb{N}_{2}$ becomes $\overline{\mathrm{CS}}$-a logic " 0 " on this line selects the COPS processor as the $\mu \mathrm{P}$ peripheral device by enabling the operation of the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ lines and allows for the selection of one of several peripheral components. $\mathrm{IN}_{3}$ becomes $\overline{W R}-\mathrm{a}$ logic " 0 " on this line will write bus data from the $L$ ports to the $Q$ latches for input to the COPS processor. $G_{0}$ becomes INTR, a "ready" output, reset by a write pulse from the $\mu \mathrm{P}$ on the $\overline{\mathrm{WR}}$ line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COPS processor. $\mathrm{G}_{0}$ output can be separated from other $G$ outputs by the $\mathrm{EN}_{2}$ bit (see EN description above).
This option has been designed for compatibility with National's MICROBUS-a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication.) The functional and timing relationships between the COPS processor signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figure 2). Connection of the COP440 to the MICROBUS is shown in Figure 6.
Note: TRI-STATE outputs must be used on L port.

## ZERO-CROSSING DETECTION <br> (not available on the COP442, COP342)

The following features are associated with the $\mathrm{IN}_{1}$ pin: ININ and $\operatorname{INIL}$ instructions input the state of $\mathrm{N}_{1}$ to $\mathrm{A}_{1} ; \mathrm{IN}_{1}$ interrupt generates an interrupt pulse when a low-going transition (" 1 " to " 0 ") occurs on $\mathrm{IN}_{1}$; zero-crossing interrupt generates an interrupt pulse when an $\mathbb{N}_{1}$ transition occurs (both " 1 " to " 0 " and " 0 " to " 1 ").
If the zero-crossing detector is mask-programmed in (see Figure 7a), the INIL instruction and zero-crossing interrupt will input the state of $I N_{1}$ through the true zero-crossing detector (" 1 " if input > 0V, " 0 " if input < 0 V ). The ININ instruction and $\mathbb{N}_{1}$ interrupt will then have unique logic HIGH and LOW levels depending on the IN port input level chosen. If normal (TTL) level is chosen, logic HIGH level is 3.0 V ( 3.3 V for COP340/341) and logic LOW level is 0.8 V


TL/DD/6926-9
FIGURE 6. MICROBUS Option Interconnect

## Functional Description (Continued)



TL/DD/6926-10
*Note: This input has a different set of logic HIGH and LOW levels; see above description.
a. Zero-Crossing Detect Logic Option


TL/DD/6926-11
b. IN, without Zero-Crossing Detect Logic

FIGURE 7. IN, Mask-Programmable Options
( 0.6 V for COP340/341); if high trip level is chosen, logic HIGH level is 5.4 V and logic LOW level is 1.2 V . If the zerocrossing detector is not mask-programmed in (see Figure 7b), $\mathrm{N}_{1}$ will have logic HIGH and LOW levels that are defined for the IN port (see option list).
The zero-crossing detector input contains a small hysteresis ( 50 mV typical) to eliminate signal noise, and is not a high impedance input but contains a resistive load to ground. Since this input can withstand a voltage range of -0.8 V to +12 V , an external clamping diode is needed for most input signals, as shown in Figure 7a, to limit the voltage below ground. An external resistor, R may be needed for the following two cases:
a. Input signal exceeds 12 V ; $\mathrm{R}_{\mathrm{S}}$ and the internal resistor act as a voltage divider to reduce the voltage at the input pin to below 12 V .
b. Signal comes from a low impedance source; when the voltage at the pin is clamped to -0.7 V by the forward bias voltage of an external diode, $\mathbf{R}_{\mathbf{S}}$ limits the current going through the diode.

## INITIALIZATION

The $\overline{\operatorname{RESET}}$ pin is configured as a Schmitt trigger input. If not used, it should be connected to $\mathrm{V}_{\mathrm{C}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times. The user must provide an external RC network and diode to the RESET pin as in Figure 8. The external POR (Power-on-Reset) delay must be greater than the internal POR. The internal POR delay is 2600 internal clock cycles. Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, G, H, IL, L, N, Q, R, and T registers are cleared. The SK output is enabled as a SYNC output by setting the SKL latch, thus providing a clock. RAM (data memory and stack) is not cleared. The first instruction at address 0 must be a CLRA.


RC $\geq 5 \times$ power supply rise time
FIGURE 8. Power-Up Clear Circuit

## OSCILLATOR

There are three basic clock oscillator configurations available, as shown by Figure 9 .
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The cycle frequency equals the crystal frequency divided by 16 (optional by 8 ). Thus a 4 MHz crystal with the divide-by-16 option selected will give a 250 kHz cycle frequency ( $4 \mu \mathrm{~s}$ instruction cycle time).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8 or 4) to give the cycle frequency. If the divide-by-4 option is selected, the CKI input level is the Schmitt-trigger level. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$ or as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The cycle frequency equals the oscillation frequency divided by 4. CKO is available for non-timing functions.

## CKO PIN OPTIONS

As an option, CKO can be an oscillator output. In a crystal controlled oscillator system, this signal is used as an output to the crystal network. As another option, CKO can be an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction. As another option, CKO can be a RAM power supply pin ( $\mathrm{V}_{\mathrm{R}}$ ), allowing

Functional Description (Continued)


FIGURE 9. COP440/441/442 Osclllators
its connection to a standby/backup power supply to maintain the data integrity of RAM registers $0-3$ with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either of the two latter options is appropriate in applications where the system configuration does not require use of the CKO pin for timing functions.

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_{\mathrm{R}}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the lower 4 registers of the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power-off; $V_{\text {CC }}$ must be within spec before $\overline{\text { RESET }}$ goes high on power-up.
2. When $V_{C C}$ is on, $V_{R}$ must be within the operating voltage range of the chip, and within 1 V of $\mathrm{V}_{\mathrm{CC}}$.
3. $V_{R}$ must be $\geq 3.3 V$ with $V_{C C}$ off.

## I/O OPTIONS

COP440 inputs have the following optional configurations, illustrated in Figure 10.
a. An on-chip depletion load device to $\mathrm{V}_{\mathrm{CC}}$.
b. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
c. A resistive load to GND for the zero-crossing input option ( $\mathrm{IN}_{1}$ only).
COP440 outputs have the following optional configurations:
d. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements. Available on SO, SK, D, G, and H outputs.
e. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, D, G, L, H, and R outputs.
f. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
g. Standard L,R-same as d., but may be disabled. Available on $L$ and $R$ outputs only (disabled on reset).
h. LED Dlrect Drive-an enhancement-mode device to ground and $V_{C C}$ together with a depletion device to $V_{C C}$ meeting the typical current sourcing requirements of the segments of an LED display. The sourcing devices are clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the output in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
Note 1: When the driver is disabled, the depletion device may cause the output to settle down to an intermediate level between $\mathrm{V}_{\mathrm{CC}}$ and GND. This voltage cannot be relied upon as a " 1 " level when reading the $L$ inputs. The external signal must drive it to a " 1 " level.
Note 2: Much power is dissipated by this driver in driving an LED. Care must be taken to limit the power dissipation of the chip to within the absolute maximum ratings specified.
I. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on $L$ and $R$ outputs only (in TRI-STATE mode on reset).
J. Push-Pull R-same as f., but may be disabled. Available on R outputs only.
k. Additional depietion pull-up-a depletion load to $V_{C C}$ with the same current sourcing capability as the input load a ., in addition to the output drive chosen. Available on L and R outputs only. This device cannot be disabled; therefore, open-drain outputs with "1" output and TRISTATE outputs do not show high-impedance characteristics. This device is useful in applications where a pull-up with low source current is desired, e.g., reading keyboards and switches.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6 respectively). Minimum and maximum current (lout and VOUT) curves are given in Figures 11 and 12 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP440 system.

Functional Description (Continued)

a. Input with Load
 b. Hi-Z Input


TL/DD/6926-18
c. Zero-Crossing Input


TL/DD/6926-19
d. Standard Output


TL/DD/6926-23
I. TRI-STATE Push-Pull (L, R) Outputs


TL/DD/6926-24
( $\boldsymbol{A}$ is depletion device)
h. LED (L) Outputs


TL/DD/6926-22
g. Standard L, R Outputs


k. Additional L, R Outputs Pull-Up
J. Push-Pull R Outputs

FIGURE 10. Input/Output Configurations

## L-BUS CONSIDERATIONS

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-Ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.

## Glitch Test Program

START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the $Q$ register may be temporarily loaded with the second byte of the CAMQ opcode ( $X^{\prime} 3 C$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the $L$ lines.

## Typical Performance Characteristics



e. Standard Output Minimum

h. TRI-STATE Output Source Current

k. LED Output Minimum Source Current

c. Zero-Crossing Detect Input Current


1. Depletion Load OFF Current

I. LED Output Direct LED Drive


FIGURE 11. COP440/441/442 I/O Characteristics

## Typical Performance Characteristics (Continued)



FIGURE 12. CCOP340/341/342 I/O Characteristics

## Power Dissipation

In order not to damage the device by exceeding the absolute maximum power dissipation rating, the amount of power dissipated inside the chip must be carefully controlled. As an example, an application uses a COP440 in room temperature $\left(25^{\circ} \mathrm{C}\right)$ environment with a $\mathrm{V}_{\mathrm{CC}}$ power supply of 6 V ; $\mathbb{N}$ and SI inputs have internal loads; $G$ and $D$ ports drive loads that may sink up to 2 mA into the chip; H port with standard output option reads switches; L port with the LED option drives a multiplexed seven-segment display; R, SO and SK drive MOS inputs that do not source or sink any current.
a. At $25^{\circ} \mathrm{C}$, maximum power dissipation allowed $=750 \mathrm{~mW}$
b. Power dissipation by chip except

$$
1 / O=I_{C C} \times V_{C C}=35 \mathrm{~mA} \times 6 \mathrm{~V}=210 \mathrm{~mW}
$$

c. Maximum power dissipation by $\mathbb{I N}$,

$$
\mathrm{SI}=5 \times 0.3 \mathrm{~mA} \times 6 \mathrm{~V}=9 \mathrm{~mW}
$$

d. $G$ and $D$ ports are sinking current from external loads; maximum output voltage with 2 mA sink current is less than 0.4 V . Power dissipation by G and D ports $=$

$$
2 \mathrm{~mA} \times 0.4 \mathrm{~V} \times 8=6.4 \mathrm{~mW}
$$

e. Maximum power dissipation by H port $=$

$$
4 \times 1.5 \mathrm{~mA} \times 6 \mathrm{~V}=36 \mathrm{~mW}
$$

f. When the seven segments of the LED are turned on, the output voltage is about 2 V , so that the segment current is 17 mA . Power dissipation by L port $=$

$$
7 \times 17 \mathrm{~mA} \times(6 \mathrm{~V}-2 \mathrm{~V})=476 \mathrm{~mW}
$$

This power dissipation caused by driving LEDs is usually the highest among the various sources.
g. R, SO, and SK do not dissipate any significant amount of power because they do not need to source or sink any current.

Total power dissipation (TPD) inside the device is the sum of items b through g above.

$$
T P D=210+9+6+36+476 \mathrm{~mW}=737 \mathrm{~mW}
$$

This is within the 750 mW limit at room temperature. If this application has to operate at $70^{\circ} \mathrm{C}$, then the power dissipation must be reduced to meet the limit at that temperature. Some ways to achieve this would be to limit the LED current or to use an external LED driver.
At $70^{\circ} \mathrm{C}$ the absolute maximum power dissipation rating drops to 400 mW . The user must be careful not to exceed this value.

## COP440 SERIES DEVICES

If the COP440 is bonded as a 28 - or 24 -pin device, it becomes the COP441 or COP442, respectively, as illustrated in Figure 3. Note that the COP441 and COP442 do not include H and R ports. In addition, the COP442 does not include $\operatorname{IN}$ inputs; use of this option precludes the use of the IN options, the interrupt feature with $\operatorname{IN}$ as input, the zerocrossing detect option, $\mathbb{I N}_{2}$ external event counter input, and the MICROBUS option. All other options are available.
COP340, COP341, and COP342 are extended temperature versions of the COP440, COP441, and COP442, respectively.

## COP440 Series Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.
Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP440 series instruction set.

TABLE II. COP440 Series Instruction Set Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 8-bit RAM Address Register |
| Br | Upper 4 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 8-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| H | 4-bit Register to latch data for H I/O Port |
| II | Two 1-bit Latches associated with the IN ${ }_{3}$ or IN ${ }_{0}$ Inputs |
| IN | 4-bit Input Port |
| IN ${ }_{1}$ Z | Zero-Crossing Input |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B Register |
| N | 2-bit subroutine return address stack pointer |
| PC | 11-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| R | 8-bit Register to latch data for R TRI-STATE I/O Port |
| SIO | 4-bit Shift Register and Counter |
| SK | L-gic-Controlled Clock Output |
| T | 8-bit Binary Counter Register |

Symbol Definition

## INSTRUCTION OPERAND SYMBOLS

d 4-bit Operand Field, $0-15$ binary (RAM Digit Select)
r 4-bit Operand Field, 0-9 binary (RAM Register Select)
a 11-bit Operand Field, 0-2047 binary (ROM Address)
y 4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s) Content of RAM location addressed by s
RAM ${ }_{N}$ Content of RAM location addressed by stack pointer $N$
ROM(t) Content of ROM location addressed by t

| OPERATIONAL SYMBOLS |  |
| :--- | :--- |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | is exchanged with |
| $=$ | is equal to |
| $\vec{A}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| $:$ | Range of values |
| $V$ | OR |


|  |  |  | TABLE | E III. COP440 Series Instru | ction Set |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| ARITHMETIC/LOGIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+\text { RAM }(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 000110001 | $A+\operatorname{RAM}(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100 1010 ] | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101] y | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry ( $y \neq 0$ ) |
| CASC |  | 10 | 10001 0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | [0100\|0100] | None | None | No Operation |
| RC |  | 32 | [0011 0010 | '0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | -001010010 | " 1 " $\rightarrow$ C | None | Set C |
| XOR |  | 02 | $\underline{0000} \underline{0010}$ | $A \oplus \operatorname{RAM}(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | $6-$ | $\left[\begin{array}{l} {\left[0110\|0\| a_{10 ; 8}\right\rfloor} \\ \left.a_{7}\right\rfloor 0 \\ \hline \end{array}\right.$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- | 10\| $\mathbf{a}_{5: 0}$ | $\begin{aligned} & P C+1 \rightarrow R A M_{N} \\ & N+1 \rightarrow N \\ & 00010 \rightarrow C_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | 6- |  | $\begin{aligned} & P C+1 \rightarrow R A M_{N} \\ & N+1 \rightarrow N \\ & a \rightarrow P C \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | [0100\|1000| | $\begin{aligned} & N-1 \rightarrow N \\ & R A M_{N} \rightarrow P C \end{aligned}$ | None | Return from Subroutine |
| RETSK |  | 49 | $\underline{0100 \mid 1001]}$ | $\begin{aligned} & \mathrm{N}-1 \rightarrow \mathrm{~N} \\ & \mathrm{RAM}_{\mathrm{N}} \rightarrow \mathrm{PC} \end{aligned}$ | Always Skip on Return | Return from Subroutine then Skip |



TABLE III. COP440 Series Instruction Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101)0000) | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | -0100 1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | -- | $\frac{100\|r\|(d-1) \mid}{r=0: 3, d=0,9: 15}$ <br> or | $r$ r,d $\rightarrow$ B | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
|  |  | 33 | \|0011|0011| |  |  |  |
|  |  |  | $\|1\| r \mid d$ $r=0: 7$, any $d$ |  |  |  |
| LEI | y | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | $\begin{array}{\|l\|} \hline 00110011 \\ \hline 0110 \\ \hline \end{array}$ | $y \rightarrow E N_{3}: 0$ | None | Load lower half of EN Immediate |
| XABR |  | 12 | 100010010 | A 为 | None | Exchange A with Br |
| XAN |  | 33 | 10011 00011 | $A \longleftrightarrow N\left(0,0 \rightarrow A_{3}, A_{2}\right)$ | None | Exchange A with N |
|  |  | OB | 0000\|1011 |  |  |  |

TEST INSTRUCTIONS


## Instruction Set (Continued)

TABLE III. COP440 Serles Instructlon Set (Continued)

| Mnemonic | Operand | Hex Code | MachIne Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUTINSTRUCTIONS |  |  |  |  |  |  |
| CAMR |  | 33 | 0011 00011 | $\mathrm{A} \rightarrow \mathrm{R}_{7: 4}$ | None | Output A, RAM to R Port |
|  |  | 3D | 0011\|1101 | $\operatorname{RAM}(B) \rightarrow \mathrm{R}_{3: 0}$ |  |  |
| ING |  | 33 | 00110011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Port to A |
|  |  | 2 A | O010 1010 |  |  |  |
| INH |  | 33 | 0011 00011 | $H \rightarrow A$ | None | Input H Port to A |
|  |  | 2B | 0010\|1011 |  |  |  |
| ININ |  | 33 | 0011 0011 | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 10010\|1000 |  |  |  |
| INIL |  | 33 | 0011 00011 \| | $\mathrm{IL}_{3}, \mathrm{CKO}, \mathrm{IN}_{1} \mathrm{Z}, \mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010 1001] |  |  | (Note 3) |
| INL |  | 33 | 0011 00011 ] | $\mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input L Port to RAM, A |
|  |  | 2 E | 0010\|1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| INR |  | 33 | 0011 0011 | $\mathrm{R}_{7: 4} \rightarrow$ RAM(B) | None | Input R Port to RAM, A |
|  |  | 2D | 0010[1101] | $\mathrm{R}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 0011\|0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Port |
|  |  | 3E | 0011\|1110 |  |  |  |
| OGI | $y$ | 33 | 0011 00011 | $y \rightarrow G$ | None | Output to G Port Immediate |
|  |  | 5- | 0101 |  |  |  |
| OMG |  | 33 | 0011\|0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Port |
|  |  | 3 A | \|0011|1010 |  |  |  |
| OMH |  | 33 | 0011\|0011 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{H}$ | None | Output RAM to H Port |
|  |  | 38 | 0011/1011 |  |  |  |
| XAS |  | 4F | 10100\|1111 | A ${ }_{\text {SIO, C }} \rightarrow$ SKL | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: The $\operatorname{IN} I N$ instruction is not available on the 24-pin COP442/COP342 since this device does not contain the $\mathbb{N}$ inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a Jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 00010 is loaded into the upper 5 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the "d" data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $9\left(\mathbf{1 0 0 1}_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal $15\left(1111_{2}\right)$.

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP440 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO ) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles if executed, 1 instruction cycle time if skipped.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$, CKO and $\mathrm{IN}_{1}$ into A (see Figure 13). The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{IN}_{3}$ and $\mathrm{N}_{0}$ lines. If CKO is mask-programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. Unlike the COP420/420C/420L/444L series, INIL will input $\mathrm{IN}_{1}$ into $A 1$.


FIGURE 13. INIL Hardware Implementation

If zero-crossing detect is selected, the $\mathrm{N}_{1}$ input will go through the detection logic, thus allowing the user to interrogate the input, sending a " 1 " if the input is above 0 V and a " 0 " if it is below OV. INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. It is also useful in checking the status of the zero-crossing detect input. The general purpose inputs $\mathrm{N}_{3}-\mathbb{I N}_{0}$ are input to A upon execution of an ININ instruction, and the $\mathrm{IN}_{1}$ input does not go through zero-crossing logic so that it has the same logic level as the other IN inputs for the ININ instruction (see Figure 9).
Note: IL latches are cleared on reset. This is different from the COP420/ 420C/420L/444L series.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}: \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. Note that LQID takes two instruction cycles if executed and one instruction cycle if skipped. Unlike most other COPS processors, this instruction does not push the stack.

## LID INSTRUCTION

LID (Load Indirect) loads $M$ and $A$ with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}: \mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. Note that LID takes three instruction cycles if executed and two if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the $T$ counter (see internal logic, above) overflow latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

## INSTRUCTION SET NOTES

a. The first word of a COP440 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from program memory. Thus program paths take the same number of cycle times whether instructions are skipped or executed, except for LID, LQID, and JID.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, LQID, or LID instruction is the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19,23,27$, or 31 will access data in the next group of four pages.

## Option List

The COP440 mask-programmable options are assigned numbers which correspond with the COP440 pins.

Option 1: $\mathrm{L}_{1}$ I/O Port (see note below)
$=0$ : Standard output
= 1: Open-drain output
$=2$ : LED direct drive output
= 3: TRI-STATE output
= 4: same as 0 with extra load device to $V_{C C}$
$=5$ : same as 1 with extra load device to VCC
= 6: same as 2 with extra load device to $V_{C C}$
= 7: same as 3 with extra load device to $V_{C C}$
Option 2: Lo I/O Port
(same as Option 1)
Option 3: SI Input
$=0$ : Input with load device to $V_{C C}$
$=1$ : Hi-Z Input
Option 4: SO Output
$=0$ : Standard output
$=1$ : Open-drain output
= 2: Push-pull output
Option 5: SK Output (same as Option 4)
Option 6: $\mathbb{N}_{0}$ Input (same as Option 3)
Option 7: $\mathrm{IN}_{3}$ Input (same as Option 3)
Option 8: $\mathrm{G}_{0}$ I/O Port $=0$ : Standard output $=1$ : Open-drain output
Option 9, $\mathrm{G}_{1}$ I/O Port (same as Option 8)
Option 10: $\mathrm{G}_{2}$ //O Port (same as Option 8)
Option 11: $\mathrm{G}_{3}$ I/O Port (same as Option 8)
Option 12: $\mathrm{H}_{0}$ I/O Port (same as Option 8)
Option 13: $\mathrm{H}_{1} \mathrm{I} / \mathrm{O}$ Port (same as Option 8)
Option 14: $\mathrm{H}_{2}$ I/O Port (same as Option 8)
Option 15: $\mathrm{H}_{3}$ I/O Port (same as Option 8)
Option 16: $\mathrm{D}_{3}$ Output (same as Option 8)
Option 17: $\mathrm{D}_{2}$ Output (same as Option 8)
Option 18: $\mathrm{D}_{1}$ Output (same as Option 8)
Option 19: $D_{0}$ Output (same as Option 8)
Option 20: GND-No options available

Option 21: CKO Pin
$=0$ : Oscillator output
= 1: RAM power supply ( $V_{R}$ ) input
= 2: General purpose input with load device to $\mathrm{V}_{\mathrm{CC}}$
$=3$ : General purpose Hi-Z input
Option 22: CKI Input
= 0: Crystal input divided by 16
$=1$ : Crystal input divided by 8
$=2$ : Single-pin RC controlled oscillator ( $\div 4$ )
$=3$ Schmitt trigger clock input $(\div 4)$
Option 23: $\overline{\text { RESET Input }}$
(same as Option 3)
Option 24: $\mathrm{R}_{7} \mathrm{I} / \mathrm{O}$ Port (see note below)
$=0$ : Standard output
$=1$ : Open-drain output
$=2$ : Push-pull output
= 3: TRI-STATE output
$=4$ : same as 0 with extra load device to $V_{C C}$
$=5$ : same as 1 with extra load device to VCC
$=6$ : same as 2 with extra load device to $V_{C C}$
$=7$ : same as 3 with extra load device to $V_{C C}$
Option 25: R6 I/O Port (same as Option 24)
Option 26: $\mathrm{R}_{5}$ I/O Port (same as Option 24)
Option 27: $\mathrm{R}_{4}$ I/O Port (same as Option 24)
Option 28: $\mathrm{R}_{3}$ I/O Port (same as Option 24)
Option 29: $\mathrm{R}_{2}$ I/O Port (same as Option 24)
Option 30: $\mathrm{R}_{1}$ I/O Port (same as Option 24)
Option 31: R I/O Port (same as Option 24)
Option 32: $\mathrm{L}_{7}$ I/O Port (same as Option 1)
Option 33: L6 I/O Port (same as Option 1)
Option 34: $L_{5}$ //O Port (same as Option 1)
Option 35: $\mathrm{L}_{4}$ I/O Port (same as Option 1)
Option 36: $\mathbb{N}_{1}$ Input $=0$ : Input with load device to $V_{C C}$ $=1: \mathrm{Hi}-\mathrm{Z}$ Input = 2: Zero-crossing detect input (Option $41=0$ )
Option 37: $\mathrm{IN}_{2}$ Input (same as Option 3)
Option 38: $\mathrm{L}_{3}$ I/O Port (same as Option 1)
Option 39: L2 I/O Port (same as Option 1)
Option 40: $\mathrm{V}_{\mathrm{CC}}$ —no options available

## Option List (Continued)

Option 41: COP Function
Option 46: SI Input Levels
= 0: Normal
= 1: MICROBUS option
Option 42: IN Input Levels
$=0$ : Standard TTL input levels ( $" 0$ " $=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ )
$=1$ : Higher voltage input levels (" 0 " $=1.2 \mathrm{~V}, " 1 "=$ 3.6 V )

Option 43: G input Levels (same as Option 42)
Option 44: L Input Levels (same as Option 42)
Option 45: CKO Input Levels (same as Option 42)
(same as Option 42)
Option 47: R Input Levels (same as Option 42)
Option 48: H Input Levels (same as Option 42)
Option 49: No option available
Option 50: COP Bonding
$=0:$ COP440 (40-pin device)
= 1: COP441 (28-pin device)
= 2: COP442 (24-pin device)
$=3:$ COP440 and COP441
= 4: COP440 and COP442
= 5: COP440, COP441, and COP442
= 6: COP441 and COP442

## COP440 Option Table

The following options information is to be sent to National along with the EPROM.


## Note on L and R I/O Port Options

If $L$ and R I/O Ports are used as inputs, the following must be observed:
a. Open-Drain output (selection 1) is allowed only if external pull-up is provided.
b. If $L$ and $R$ output ports are disabled when reading, an external pull-up is required unless selections $4,5,6$, or 7 are chosen.
c. If $L$ output port is enabled, selections 3 and 7 are not allowed.
d. If $R$ output port is enabled, selections 2, 3, 6, and 7 are not allowed.

| OPTION 26 VALUE | IS: $\mathrm{R}_{5} \mathrm{I} / \mathrm{O}$ PORT |
| :---: | :---: |
| OPTION 27 VALUE | IS: $\mathrm{R}_{4} \mathrm{I} / \mathrm{O}$ PORT |
| OPTION 28 VALUE | IS: $\mathrm{R}_{3} \mathrm{I} / \mathrm{O}$ PORT |
| OPTION 29 VALUE | IS: $\mathrm{R}_{2} \mathrm{I} / \mathrm{O}$ PORT |
| OPTION 30 V | IS: $\mathrm{R}_{1} \mathrm{I} / \mathrm{O}$ PORT |
| OPTION 31 VALUE | IS: R $\mathrm{R}_{0}$ I/O PORT |
| OPTION 32 VALUE | IS: L7 I/O PORT |
| OPTION 33 VALUE | IS: $L_{6}$ I/O PORT |
| OPTION 34 VALUE | IS: $L_{5}$ I/O PORT |
| OPTION 35 VALUE | IS: $L_{4}$ I/O PORT |
| OPTION 36 VALUE | IS: $\mathrm{IN}_{1}$ INPUT |
| OPTION 37 VALUE | IS: $\mathrm{IN}_{2}$ INPUT |
| OPTION 38 VALUE | IS: $L_{3}$ I/O PORT |
| OPTION 39 VALUE | IS: L2 I/O PORT |
| OPTION 40 VALUE | IS: $\mathrm{V}_{\mathrm{CC}}$ |
| OPTION 41 VALUE | IS: COP FUNCTION |
| OPTION 42 VALUE | IS: IN INPUT LEVELS |
| OPTION 43 VALUE | IS: G INPUT LEVELS |
| OPTION 44 VALUE | IS: L INPUT LEVELS |
| OPTION 45 VALUE | IS: CKO INPUT LEVELS |
| OPTION 46 VALUE | IS: SI INPUT LEVELS |
| OPTION 47 VALUE | IS: R INPUT LEVELS |
| OPTION 48 VALUE | IS: H INPUT LEVELS |
| OPTION 49 VALUE | IS: NO OPTION |
| OPTION 50 VALUE | IS: COP BONDING |

## Test Mode (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP440. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of St :
a. RAM and Internal Logic Test Mode $(S I=1)$
b. ROM Test Mode $(\mathbf{S I}=0)$

These special test modes should not be employed by the user; they are intended for manufacturing test only.

National
Semiconductor

## COP444L/COP445L/COP344L/COP345L Single-Chip N-Channel Microcontrollers

## General Description

The COP444L, COP445L, COP344L, and COP345L SingleChip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP445L is identical to the COP444L, but with 19 I/O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low endproduct cost.
The COP344L and COP345L are exact functional equivalents, but extended temperature range versions of the COP444L and COP445L respectively.

## Features

- Low cost
- Powerful instruction set
- $2 \mathrm{k} \times 8$ ROM, $128 \times 4$ RAM
- 23 I/O lines (COP444L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $15 \mu \mathrm{~s}$ instruction time
- Single supply operation (4.5-6.3V)
- Low current drain ( 11 mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE ${ }^{\text {© }}$ outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range devices COP344L/COP345L ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

Block Diagram


## COP444L/COP445L

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

| Voltage at Any Pin Relative to GND | -0.5 V to +10 V |
| :--- | ---: |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) |  |
| Power Dissipation | $300^{\circ} \mathrm{C}$ |
|  | 0.75 Watt at $25^{\circ} \mathrm{C}$ |
|  | 0.4 Watt at $70^{\circ} \mathrm{C}$ |

-0.5 V to +10 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
0.75 Watt at $25^{\circ} \mathrm{C}$
0.4 Watt at $70^{\circ} \mathrm{C}$

Total Source Current
120 mA
Total Sink current
120 mA
Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolulte maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 1) | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 13 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input \((\div 32, \div 16, \div 8)\) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) )``` | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \end{gathered}$ | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{1 \mathrm{H}}\) ) Logic Low ( \(\mathrm{V}_{\mid \mathrm{L}}\) )``` |  | $\begin{gathered} 0.7 \mathrm{~V} \mathrm{CC} \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\overline{\text { RESET Input Leveis }}$ Logic High Logic Low | Schmitt Trigger Input | $\begin{gathered} 0.7 V_{\mathrm{CC}} \\ -0.3 \end{gathered}$ | 0.6 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| SO Input Level (Test Mode) | (Note 3) | 2.0 | 2.5 | V |
| All Other Inputs Logic High Logic High Logic Low Logic High Logic Low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> With TTL Trip Level Options Selected, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ With High Trip Level Options Selected | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{l}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 |  |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{c c}{ }^{-1}$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.8 V for normal operation.

## COP444L/COP445L (Continued)

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted. (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Levels |  |  |  |  |
|  |  |  |  |  |
| SO and SK Outputs (lou) | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.2 |  | mA |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.9 |  | mA |
| $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs and Standard | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{G}_{0}-\mathrm{G}_{3}, \mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 |  | mA |
| $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-D_{3}$ Outputs with | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 11 |  | mA |
| High Current Options (loL) | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.0 \mathrm{~V}$ | 7.5 |  | mA |
| $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ Outputs with | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 22 |  | mA |
| Very High Current Options (loL) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 15 |  | mA |
| CKI (Single-pin RC oscillator) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ | 2 |  | mA |
| Ско | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.2 |  | mA |
| Output Source Current |  |  |  |  |
| Standard Configuration, | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -75 | -480 | $\mu \mathrm{A}$ |
| All Outputs (lor) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -30 | -250 | $\mu \mathrm{A}$ |
| Push-Pull ConfigurationSO and SK Outputs (loH) | $\mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4.75 \mathrm{~V}$ | -1.4 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -1.4 |  | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ | -1.2 |  | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ <br> Outputs, Low Current Drivers Option ( $\mathrm{l}_{\mathrm{OH}}$ ) | $\mathrm{V}_{\text {CC }}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -1.5 | -13 | mA |
| LED Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, High Current Driver Option (loH) |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | -3.0 | -25 | mA |
| TRI-STATE Configuration, $\mathrm{L}_{0}-\mathrm{L}_{7}$ Outputs, Low | $\mathrm{V}_{\text {CC }}=6.3 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=3.2 \mathrm{~V}$ | -0.8 |  | mA |
| Current Driver Option ( $\mathrm{IOH}_{\mathrm{O}}$ ) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -0.9 |  | mA |
| TRI-STATE Configuration,$L_{0}-L_{7}$ Outputs, High |  |  |  |  |
|  | $\mathrm{V}_{\text {CC }}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V}$ | -1.6 |  | mA |
| Current Driver Option (loH) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ | -1.8 |  | mA |
| Input Load Source Current | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| CKO Output |  |  |  |  |
| RAM Power Supply Option |  |  |  |  |
| Power Requirement | $V_{\text {R }}=3.3 \mathrm{~V}$ |  | 3.0 | mA |
| TRI-STATE Output Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed |  |  |  |  |
| All Outputs Combined |  |  | 120 | mA |
| D, G Ports |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 4 | mA |
| Lill ${ }_{\text {L }} \mathrm{L}_{0}$Alther Pins |  |  | 4 | mA |
|  |  |  | 1.5 | mA |
| Total Source Current Allowed |  |  |  |  |
| All I/O Combined |  |  | 120 | mA |
| $\mathrm{L}_{7}-\mathrm{L}_{4}$ |  |  | 60 | mA |
| L3-L0 |  |  | 60 | mA |
| Each L Pin |  |  | 30 | mA |
| All Other Pins |  |  | 1.5 | mA |

## Absolute Maximum Ratings

If Milltary/Aerospace specifled devices are required, please contact the National Semiconductor Sales Otfice/Distributors for availability and specifications.
Voltage at Any Pin Relative to GND
-0.5 V to +10 V
Ambient Operating Temperature
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

| Total Source Current | 120 mA |
| :--- | ---: |
| Total Sink Current | 120 mA |
| Absolute maximum ratings indicate limits beyond which |  |
| damage to the device may occur. DC and AC electrical |  |
| specifications are not ensured when operating the device at |  |
| absolute maximum ratings. |  |

Total Source Current 120 mA Total Sink Current 120 mA specifications are not ensured when operating the device at absolute maximum ratings.

Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
Power Dissipation
0.75 Watt at $25^{\circ} \mathrm{C}$
0.25 Watt at $85^{\circ} \mathrm{C}$

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 1) | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 15 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{1 \mathrm{~L}}\) ) Schmitt Trigger Input Logic High ( \(V_{I H}\) ) Logic Low ( \(V_{I L}\) ) RESET Input Levels Logic High Logic Low SO Input Level (Test Mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low``` | $\begin{aligned} & V_{C C}=M a x . \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> Schmitt Trigger Input $V_{C C}=M a x$ <br> With TTL Trip Level Options <br> Selected, $\mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ <br> With High Trip Level Options <br> Selected | 3.0 2.2 -0.3 $0.7 V_{c c}$ -0.3 $0.7 V_{c c}$ -0.3 2.2 3.0 2.2 -0.3 3.6 -0.3 | 0.3 <br> 0.4 <br> 0.4 <br> 2.5 <br> 0.6 <br> 1.2 | v v <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage |  | -2 | +2 | $\mu \mathrm{A}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{VOH}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS Operation (Note 2) Logic High Logic Low | $\begin{aligned} & \mathrm{IOH}^{2}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $V_{c c}-1$ | 0.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Note 1: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: TRI-STATE and LED configurations are excluded.
Note 3: SO output " 0 " level must be less than 0.6 V for normal operation.

## COP344L/COP345L (Continued)

## DC Electrical Characteristics

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted. (Continued)


## AC Electrical Characteristics

COP444L/445L: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted. COP344L/345L: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-me |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency- $f_{1}$ <br> Duty Cycle <br> Rise Time <br> Fall Time | $\div 32$ Mode <br> $\div 16$ Mode <br> $\div 8$ Mode <br> $\div 4$ Mode $f_{\mathrm{l}}=2 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 0.2 \\ & 0.1 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.0 \\ 1.0 \\ 0.5 \\ 0.25 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns |
| CKI Using RC ( $\div 4$ ) <br> Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNC Input tsync |  | 400 |  | ns |
| INPUTS: $\qquad$ $\mathrm{IN}_{3}-\mathrm{IN}_{0}, G_{3}-G_{0}, L_{7}-L_{0}$ tSETUP thold SI <br> tsetup thold |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & 2.0 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| OUTPUT PROPAGATION DELAY <br> SO, SK Outputs <br> $t_{\text {pd }}, t_{\text {pd }}$ <br> All Other Outputs <br> $t_{p d 1}, t_{p d 0}$ | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ |

Note 1: Variation due to the device included.

## Connection Diagrams

 See NS Package Number N28B

FIGURE 2

## Pin Descriptions

| Pin | Description | Pin | Description |
| :--- | :--- | :--- | :--- |
| $L_{7}-L_{0}$ | 8 bidriectional I/O ports with TRI-STATE | CKI | System oscillator input |
| $G_{3}-G_{0}$ | 4 bidirectional I/O ports | CKO | System oscillator output (or general purpose in- |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs |  | put, RAM power supply, or SYNC input) |
| N $_{3}-\mathrm{IN}_{0}$ | 4 general purpose inputs (COP444L only) | RESET | System reset input |
| SI | Serial input (or counter input) | $V_{C C}$ | Power supply |
| SO | Serial output (or general purpose output) | GND | Ground |
| SK | Logic-controlled clock (or general purpose out- |  |  |
|  | put) |  |  |

## Timing Diagrams



FIGURE 3a. Input/Output TIming Dlagrams (Crystal Divide-by-16 Mode)


FIGURE 3b. Synchronization TIming

## Functional Description

A block diagram of the COP444L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).
All functional references to the COP444L/COP445L also apply to the COP344L/COP345L.

## PROGRAM MEMORY

Program Memory consists of a 2048 byte ROM. As can be seen by an examination of the COP444L/445L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by a 11 -bit PC register. Its binary value selects one of the 20488 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine save registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 164 -bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $\mathbf{Q}$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register descriptor, below.)
Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{I N}_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and M. LI/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-blt serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS Instruction copies C into the SKL. latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $\mathrm{EN}_{3}$. With $\mathrm{EN} N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $\mathbb{N}_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

Functional Description (Continued)
Enable Register Modes-Blts $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | ENo | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If SKL $=1, \mathrm{SK}=\mathrm{CLOCK}$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If $\mathrm{SKL}=1, S K=$ CLOCK |
|  |  |  |  |  | If $\mathrm{SKL}=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, S K=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  |  |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

## INTERRUPT

The following features are associated with the $\mathbb{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC})$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and $\mathrm{EN}_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{N}_{1}$ input.
3. A currently executing instruction has been completed
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user use provide an external RC network and diode to the $\overline{R E S E T}$ pin as shown below. If the RC network is not used, the RESET pin must be pulled up to $V_{C C}$ either by the internal load or by an external resistor ( $240 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{CC}}$. The RESET pin is configured as a Schmitt trigger input. Initialization will occur whenever a logic " 0 " is applied to the $\overline{\text { RESET input, provided it stays low for at least three instruc- }}$ tion cycle times.


TL/DD/6928-6
RC $\geq 5 \times$ Power Supply Rise Time ( $R \geq 40 k$ ) Power-Up Clear Circult
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instuction at address 0 must be a CLRA.

## OSCILLATOR

There are four basic clock oscillator configurations available as shown by Figure 4.
a. Crystal Controiled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply $\left(V_{R}\right)$, as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply $\left(V_{R}\right)$ or as a general purpose input.
COP444L/COP445L/COP344L/COP345L

Functional Description (Continued)


TL/DD/6928-7
Crystal Oscillator

| Crystal <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 ( $\Omega$ ) | R2 ( $\Omega$ ) | C1 (pF) | C2 (pF) |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |
| 2.097 MHz | 1 k | 1 M | 30 | $6-36$ |

RC Controlled Oscillator

| $R(\mathbf{k} \Omega)$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

NOTE: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$
FIGURE 4. COP444L/445L Oscillator

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin ( $\mathrm{V}_{\mathrm{R}}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP444L/445L system timing configuration does not require use of the CKO pin.

## I/O OPTIONS

COP444L/445L outputs have the following optional configurations, illustrated in Figure 5.
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{Cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L-same as a., but may be disabled. Available on L outputs only.
e. Open Drain L-same as b., but may be disabled. Available on L. outputs only.
f. LED Direct Drive-an enhancement-mode device to ground and to $\mathrm{V}_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
Note: Series current limiting resistors have to be used if the higher operating voltage option is selected and LEDs are driven directly.
g. TRI-STATE Push-Pull-an enhancement-mode device to ground and $\mathrm{V}_{\mathrm{CC}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
COP444L/COP445L inputs have the following optional configurations:
h. An on-chip depletion load device to $V_{c c}$.
I. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and VOUT curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.
The SO, SK outputs can be configured as shown in a., b., or c. The $D$ and $G$ outputs can be configured as shown in $a$. or b. Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs can be configured in d., e., f. or g.
An important point to remember if using configuration d. or f. with the $L$ drivers is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to logic " 1 ".

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_{R}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the lower four $(\mathrm{Br}=0,1,2,3)$ registers of RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. RESET must go low before $V_{C C}$ goes low during power off; $V_{C C}$ must go high before $\overline{\text { RESET }}$ goes high on powerup.
2. $V_{R}$ must be within the operating range of the chip, and equal to $V_{C C} \pm 1 \mathrm{~V}$ during normal operation.
3. $\mathrm{V}_{\mathrm{R}}$ must be $\geq 3.3 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{CC}}$ off.

Functional Description (Continued)
cop445L
If the COP444L is bonded as a 24-pin device, it becomes the COP455L, illustrated in Figure 2, COP444L/445L Connection Diagrams. Note that the COP445L does not contain
the four general purpose $\mathbb{I N}$ inputs ( $\mathrm{IN}_{3}-\mathbb{N}_{0}$ ). Use of this option precludes, of course, use of the $\operatorname{IN}$ options and the interrupt feature, which uses $\mathbb{N}_{1}$. All other options are available for the COP445L.


TL/DD/6928-9
a. Standard Output


TL/DD/6928-10
b. Open-Drain Output


TL/DD/6928-11
c. Push-Pull Output


TL/DD/6928-12
d. Standard L. Output

g. TRI-STATE Push-Pull (L Output)


TL/DD/6928-13
e. Open-Drain L Output


TL/DD/6928-14
( 4 is Depletion Device)
f. LED (L Output)


TL/DD/6928-17
I. HI-Z Input

## L-Bus Considerations

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-Ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.

START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

## Typical Performance Characteristics




Typical Performance Characteristics (Continued)


FIGURE 6b. COP344L/COP345L Input/Output Characteristics

## COP444L/COP445L/COP344L/COP345L Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP444L/445L instruction set.

TABLE I. COP444L/445L/344L/345L Instruction Table Symbols

| Symbol | Definitlon |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 3 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or |
|  | IN inputs |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 11-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L. I/O Port |
| SA | 11-bit Subroutine Save Register A |
| SB | 11-bit Subroutine Save Register B |
| SC | 11-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | 1 Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 3-bit Operand Field, 0-7 binary (RAM Register Select) |
| a | 11-bit Operand Field, 0-2047 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM (t) | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| $+$ | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| $=$ | Is equal to |
| $\bar{A}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE II. COP444L/445L Instruction Set

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | $\underline{0011100001}$ | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 10011 ${ }^{\text {10001 }}$ | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100/1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101 y ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | 0001/0000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones complement of $A$ to $A$ |
| NOP |  | 44 | 0100 0100 ] | None | None | No Operation |
| RC |  | 32 | 10011/0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 10010\|0010 | $" 1 " \rightarrow C$ | None | Set C |

TABLE II. COP444L/445L Instruction Set (Continued)

| Mnemonlc | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Condiltons | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| XOR |  | 02 | 0000\|0010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| JID |  | FF | 1111 1111 | $\begin{aligned} & \operatorname{ROM}\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump indirect ( Note 3) |
| JMP | a | $6-$ | $\begin{array}{\|c\|c\|c\|c\|} \hline 0110\|0\| a_{10:} \\ \hline & a_{7}: 0 \\ \hline \end{array}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \begin{array}{c} \frac{11}{} \frac{a_{6: 0}}{\text { (pages } 2,3 \text { only) }} \\ \text { or } \\ \text { or } \\ \text { (all other pages } \end{array} \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | - | $10{ }^{10} \quad a_{5: 0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | 6- | $\begin{gathered} 0110\|1\| a_{10: 8} \mid \\ \hline a_{7}: 0 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 0100\|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 1010011001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | 33 | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 C \end{aligned}$ | $0011 \mid 0011$ <br> $0010 \mid 1100$ | $\begin{aligned} & Q_{7: 4} \rightarrow R A M(B) \\ & Q_{3: 0} \rightarrow A \end{aligned}$ | None | Copy Q'to RAM, A |
| LD | $r$ | -5 | $\frac{\|00\| r\|0101\|}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A Exclusive-OR Br with r |
| LDD | r,d | 23 | $\begin{array}{\|l\|} \hline 0010 \mid 0011 \\ \hline 0\|r\| d \\ \hline \end{array}$ | RAM $(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by $\mathrm{r}, \mathrm{d}$ |
| LQID |  | BF | [1011 1111 | $\begin{aligned} & \operatorname{ROM}\left(P_{C} C_{10: 8}, A, M\right) \rightarrow Q \\ & S B \rightarrow S C \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \operatorname{RAM}(B)_{0} \\ 0 & \rightarrow R A M(B)_{1} \\ 0 & \rightarrow R A M(B)_{2} \\ 0 & \rightarrow \operatorname{RAM}(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 1101 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} & 1 \rightarrow \text { RAM }(B)_{0} \\ & 1 \rightarrow R A M(B)_{1} \\ & 1 \rightarrow R A M(B)_{2} \\ & 1 \rightarrow R A M(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | 10111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| $x$ | r | -6 | $\frac{00(r\|0110\|}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011 <br> $1\|r\| d$  <br> 1  | RAM $(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE II. COP444L/445L Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| XDS | $r$ | -7 | $\begin{gathered} 00\|r\| 0111 \mid \\ (r=0: 3) \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with $r$ |
| XIS | r |  | $\frac{00\|r\| 0100 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd , Exclusive-OR Br with $r$ |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101/0000 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | 10100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | $33$ | $\begin{gathered} \langle 00\| r\|(d-1)\| \\ \hline(r=0: 3 ; \\ d=0,9: 15) \\ \text { or } \\ 0011\|0011\| \\ \hline 1\|r\| d \\ \text { any } r \text {, any } d) \end{gathered}$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
| LEI | $y$ | 33 $6-$ | \| $0001\|0011\| 1$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 7) |
| XABR |  | 12 | [0001\|0010] | $\mathrm{A} \longleftrightarrow \mathrm{Br}\left(0 \rightarrow \mathrm{~A}_{3}\right)$ | None | Exchange A with Br |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | [001010000 |  | $C=" 1 "$ | Skip if C is True |
| SKE |  | 21 | [0010\|0001] |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 21 | 0011 0011 <br> $0010\|0001\|$  |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero (all 4 bits) |
| SKGBZ |  | 33 | [0011 00011 ] | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001 |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 000100011 | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 11 13 | $0000\|0011\|$ <br> 00010011 | $\int 2 n d$ byte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | [0001 0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | $0000010001]$ |  | $\operatorname{RAM}(B)_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 00010001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | RAM $(B)_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\operatorname{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT | - | 41 | 010010001 |  | A time-base counter carry has occurred since last test | Skip on Timer (Note 3) |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | [0011 0011 ] | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 0010\|1010 |  |  |  |
| ININ |  | 33 | 001110011] | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN inputs to A |
|  |  | 28 | 00101000 |  |  | (Note 2) |
| INIL |  | 33 | 0011 0011 | $\mathrm{IL}_{3}, \mathrm{CKO}, ~ " 0 ", ~ 1 L_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29A | 0010\|1001 |  |  | (Note 3) |


| Mnemonic | Operand | Hex <br> Code | Machine <br> Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUT INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| INL |  | 33 | \|0011|0011 | $\mathrm{L}_{7: 4} \rightarrow$ RAM(B) | None | Input L Ports to RAM, A |
|  |  | 2E | 0010\|1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 0011 0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OGI | y | 33 | [0011 0011 | $y \rightarrow G$ | None | Output to G Ports |
|  |  | 5- | 0101 t |  |  | Immediate |
| OMG |  | 33 | 0011 00011 | RAM(B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3A | 0011 1010 |  |  |  |
| XAS |  | 4F | 0100[1111 | A | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
Note 2: The ININ instruction is not available on the 24-pin COP445L or COP345L since these devices do not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 5: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 6: LBI is a single-byte instruction if $\mathrm{d}=0,9,10,11,12,13,14$ or 15 . The machine code for the lower 4 bits equals the binary value of the " d " data minus 1 , e.g., to load the lower four bits of $B(\mathrm{Bd})$ with the value $9(10012)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP444L/445L programs.

## SOFTWARE AND OPCODE DIFFERENCES IN THE COP444L INSTRUCTION SET

The COP444L is essentially a COP420L with a double RAM and ROM. Because of this increased memory space certain instructions have expanded capability in the COP444L. Note that there are no new instructions in the COP444L and that all instructions perform the same operations in the COP444L as they did in the COP420L. The expanded capability is merely to allow appropriate handling of the increased memory space. The affected instructions are:

| JMP | $a$ | $(a=$ address $)$ |
| :--- | :--- | :--- |
| JSR | $a$ | $(a=$ address $)$ |
| LDD | $r, d$ | $(r, d=$ RAM address $B r, B d)$ |
| XAD | $r, d$ | $(r, d=$ RAM address $B r, B d)$ |
| LBI | $r, d$ | $(r, d=R A M$ address $B r, B d ;$ <br> only two byte form of the <br> instruction affected $)$ |
| XABR |  |  |

The JMP and JSR instructions are modified in that the address a may be anywhere within the 2048 words of ROM space. The opcodes are as follows:

$$
\text { JMP } \begin{array}{|c|}
\hline 0110|0| a 10: 9: 8 \mid \\
\hline a 7: 0 \\
\hline
\end{array}
$$

The LDD, XAD, and two byte LBI are modified so that they may address the entire RAM space. The opcodes are as follows:

| LDD | 00110\|0011 | XAD | 001010011 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  | 1 | r | d |

LBI $\quad$| 0011 | 0011 |
| :---: | :---: |
| $1\|r\| d$ |  |

The XABR instruction change is transparent to the user. The opcode is not changed nor is the function of the instruction. The change is that values of 0 through 7 in A will address registers in the COP444L (i.e., the lower three bits of A become the Br value following the instruction). In the COP420L, the lower two bits of A became the Br value following an XABR instruction.
Note that those instructions which have an exclusive-or argument (LD, X, XIS, XDS) are not affected. The argument is still two bits of the opcode. This means that the exclusive-or aspect of these instructions works within blocks of four registers. It is not possible to toggle Br from a value between 0 and 3 to a value between 4 and 7 by means of these instructions.

## Description of Selected Instructions

There are no other software or opcode differences between the COP444L and the COP420L. Examination of the above changes indicates that the existing opcodes for those instructions have merely been extended. There is no fundamental change.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles to execute.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ ( see Figure 7 ) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse ("1" to " 0 ") has occurred or the $\mathrm{IN}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and $A 0$ respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{I}_{3}$ and $\mathbb{N}_{0}$ lines. If $C K O$ is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\boldsymbol{I} \mathrm{N}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.
Note: IL latches are not cleared on reset; $\mathrm{IL}_{3}-\mathrm{IL}_{0}$ not input on 445L

## LQID INSTRUCTION

LQID (Load $Q$ Indirect) loads the 8 -bit $Q$ register with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}, \mathrm{PC}_{9}$, $\mathrm{PC}_{8} \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code con-
version such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of PC as follows: A $\rightarrow \mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of $P C$ to continue sequential program execution. Since LQID pushes $\mathrm{SB} \rightarrow \mathrm{SC}$, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC $(\mathrm{SB} \rightarrow \mathrm{SC})$. Note that LQID takes two instruction cycle times to execute.


FIGURE 7. INIL Hardware Implementation

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP444L/445L to generate its own timebase for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## Description of Selected Instructions (Continued)

## INSTRUCTION SET NOTES

a. The first word of a COP444L/445L program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last work of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23 or 27 will access data in the next group of four pages.

## Option List

The COP444L/445L mask-programmable options are assigned numbers which correspond with the COP444L pins. The following is a list of COP444L options. When specifying a COP445L chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option $1=0$ : Ground Pin-no options available
Option 2: CKO Output
$=0$ : clock generator ouput to crystal/resonator ( 0 not allowable value if option $3=3$ )
$=1$ : pin is RAM power supply $\left(V_{R}\right)$ input
= 2: general purpose input, load device to $V_{C C}$
= 3: general purpose input, $\mathrm{Hi}-\mathrm{Z}$
Option 3: CKI Input
= 0 : oscillator input divided by 32 ( 2 MHz max.)
$=1$ : oscillator input divided by 16 ( 1 MHz max.)
= 2: oscillator input divided by 8 ( 500 kHz max.)
= 3: single-pin RC controlled oscillator divided by 4
$=4$ : oscillator input divided by 4 (Schmitt)

Option 4: $\overline{\operatorname{RESET}}$ Input
$=0$ : load device to $V_{C C}$
$=1: \mathrm{Hi}-\mathrm{Z}$ input
Option 5: L7 Driver
= 0: Standard output
= 1: Open-drain output
$=2$ : High current LED direct segment drive output
= 3: High current TRI-STATE push-pull output
= 4: Low-current LED direct segment drive output
= 5: Low-current TRI-STATE push-pull output
Option 6: $\mathrm{L}_{6}$ Driver same as Option 5
Option 7: L5 Driver same as Option 5

Option 8: $\mathrm{L}_{4}$ Driver same as Option 5
Option 9: $\mathrm{IN}_{1}$ Input
$=0$ : load device to $V_{C C}$
= 1: Hi-Z input
Option 10: $\mathrm{IN}_{2}$ Input same as Option 9
Option 11: $\mathrm{V}_{\mathrm{CC}}$ pin Operating Voltage
COP44XL COP34XL
$=0:+4.5 \mathrm{~V}$ to $+6.3 \mathrm{~V} \quad+4.5 \mathrm{~V}$ to +5.5 V
Option 12: $\mathrm{L}_{3}$ Driver same as Option 5
Option 13: $\mathrm{L}_{2}$ Driver same as Option 5
Option 14: $L_{1}$ Driver same as Option 5
Option 15: $L_{0}$ Driver same as Option 5
Option 16: SI Input same as Option 9

Option List (Continued)
Option 17: SO Driver
$=0$ : standard output
$=1$ : open-drain output
$=2$ 2: push-pull output
Option 18: SK Driver same as Option 17
Option 19: $\mathbb{N}_{0}$ Input same as Option 9
Option 20: $\mathrm{IN}_{3}$ Input same as Option 9
Option 21: Gol/O Port $=0$ : very-high current standard output
$=1$ : very-high current open-drain output
$=2$ : high current standard output
$=3$ : high current open-drain output
$=4$ : standard LSTTL output (fanout $=1$ )
$=5$ : open-drain LSTTL output (fanout $=1$ )
Option 22: $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23: $\mathrm{G}_{2}$ I/O Port same as Option 21
Option 24: G3 I/O Port same as Option 21
Option 25: $D_{3}$ Output same as Option 21
Option 26: $D_{2}$ Output same as Option 21

Option 27: $D_{1}$ Output
same as Option 21
Option 28: $\mathrm{D}_{0}$ Output
same as Option 21
Option 29: L Input Levels
$=0$ : standard TTL input levels (" $0 "=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V}$ )
$=1$ : higher voltage input levels

$$
(" 0 "=1.2 \mathrm{~V}, " 1 "=3.6 \mathrm{~V})
$$

Option 30: IN Input Levels
same as Option 29
Option 31: G Input Levels
same as Option 29
Option 32: SI Input Levels
same as Option 29
Option 33: RESET Input
$=0$ : Schmitt trigger input levels
$=1$ : standard TTL input levels
$=2$ : higher voltage input levels
Option 34: CKO Input Levels (CKO = input; Option 2=2,3) same as Option 29
Option 35: COP Bonding
$=0$ : COP444L ( 28 -pin device)
$=1:$ COP445L (24-pin device)
$=2$ : both 28 - and 24 -pin versions
Option 36: Internal Initialization Logic
$=0$ : normal operation
= 1: no internal initialization logic

## COP444L Option Table

The following option information is to be sent to National along with the EPROM.

## OPTION DATA

| ON 1 Value | _IS: GROUND PIN |
| :---: | :---: |
| OPTION 2 VALUE | IS: CKO PIN |
| OPTION 3 VALUE | IS: CKI PIN |
| OPTION 4 VALUE | IS: RESET INPUT |
| OPTION 5 VALUE | IS: L(7) DRIVER |
| OPTION 6 VALUE | IS: L(6) DRIVER |
| OPTION 7 VALUE | IS: L(5) DRIVER |
| OPTION 8 VALUE | IS: L(4) DRIVER |
| OPTION 9 VALUE | IS: IN1 INPUT |
| OPTION 10 VALUE | IS: IN2 INPUT |
| OPTION 11 VALUE | 0 _ IS: VCC PIN |
| OPTION 12 VALU | IS: L(3) DRIVER |
| OPTION 13 VALUE | IS: L(2) DRIVER |
| OPTION 14 VALUE | IS: L(1) DRIVER |
| OPTION 15 VALUE | IS: L(0) DRIVER |
| OPTION 16 VALUE | IS: SI INPUT |
| OPTION 17 VALUE | IS: SO DRIVER |
| OPTION 18 VALUE | IS: SK DRIVER |
| OPTION 19 VALUE | IS: INO INPUT |
| OPTION 20 VALUE | IS: IN3 INPUT |

## Typical Applications

## TEST MODE (NON-STANDARD OPERATION)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP444L. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI:
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

## APPLICATION \# 1: COP444L GENERAL CONTROLLER

Figure 8 shows an interconnect diagram for a COP444L used as a general controller. Operation of the system is as follows:

1. The $L_{7}-L_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display
2. The $D_{3}-D_{0}$ outputs drive the digits of the multiplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $\mathrm{N}_{3}-\mathbb{I} \mathrm{N}_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a general-purpose input.
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports $\left(G_{3}-G_{0}\right)$ are available for use as required by the user's application.
7. Normal reset operation is selected.

## COP444L EVALUATION (See COP Note 4)

The 444L-EVAL is a pre-programmed COP444L, containing several routines which facilitate user familiarization and evaluation of the COP444L operating characteristics. It may be used as an up/down counter or timer, interfacing to any combination of (1) an LED digit or lamps, (2) 4 -digit LED Display Controller, (3) a 4-digit VF Display Controller, and/or (4) a 4-digit LCD Display Controller. Alternatively, it may be used as a simple music synthesizer.

## SAMPLE CIRCUITS

1. By making only the oscillator, power supply and "L7" connections, (Figure 9) an approximate 1 Hz square wave will be produced at output "D1." This output may be observed with an oscilloscope, or connected to additional TTL or CMOS circuitry.
2. By making the indicated connections to a small LED digit (NSA1541A, NSA1166, or equiv.-larger digits will be proportionately dimmer), the counter actions may be observed. Place the "up/down" switch in the "up" (open) position and apply a TTL-compatible signal at the "coun-ter-input." Placing the "up/down" switch in the "down" (closed) position causes the count to decrement on each high-to-low input transition.
3. All 4 digits of the counter may be displayed by connecting a standard display controller (COP472 for LCD, MM5450 for LED) as shown in Figure 9.


FIGURE 8. COP444L Keyboard/Display Interface

## Typical Applications (Continued)

Any combination of the single LED digit and display controllers may be used simultaneously, and will display the same data.
4. The simple counter described above becomes a timer when the 1 Hz output is connected to the "counter input." Up or down counting may be used with input frequencies up to 1 kHz . Improved timing accuracies may be obtained by subsituting the 2.097 MHz crystal oscillator circuit of Figure $4 a$ for the RC network shown in Figure 9, or by connecting a more stable external frequency to the "counter input" in place of the 1 Hz signal.
5. An "entertaining" use of the 444L-EVAL is as a simple music synthesizer (or electronic organ). By attaching a simple switch matrix (or keyboard), a speaker or piezo-ceramic transducer, and grounding " $L 7$ ", the user can play "music" (Figure 10). Three modes of operation are available: Play a note, play one of four stored tunes, or record a tune for subsequent replay.

## a. Play A Note

Twelve keys, representing the 12 notes in one octave, are labeled " C " through " B "; depressing a key causes
a square wave of the corresponding frequency to be outputted to the speaker. Depressing "LShift" or "UShift" causes the next note to be shifted to the next lower octave (one-half frequency) or the next upper octave (double frequency), respectively.
b. Play Stored Tune

Depressing "Play" followed by " $1 / 8$ ", " $1 / 4$ ", " $1 / 2$ ", or " 1 " will cause one of 4 stored tunes to be played.

## c. Record Tune

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. To store a note, press the appropriate note key, followed by the duration of the note ( $1 / 2$-note, $1 / 4$-note, $1 / 2$-note, whole (1)note, followed by "Store"; a rest is stored by selecting the duration and pressing "Store." When the tune is complete, press "Play" followed by "Store"; the tune will be played for immediate audition. Subsequent depression of "Play" and "Store" will replay the last stored tune.
Note: The accuracy of the tones produced is a function of the oscillator accuracy and stability; the crystal oscillator is recommended.


FIGURE 9. Counter/Timer


## COP401L ROMless N-Channel Microcontroller

## General Description

The COP401L ROMless Microcontroller is a member of the COPSTM family of microcontrollers, fabricated using N -channel, silicon gate MOS technology. The COP401L contains CPU, RAM, I/O and is identical to a COP410L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L will perform exactly as the COP410L. This important benefit facilitates development and debug of a COP program prior to masking the final part.
The COP401L is intended for emulation only, not intended for volume production. Use COP402 or COP404L for volume production.

## Features

- Circuit equivalent of COP410L
- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM

■ Separate RAM power supply pin for RAM keep-alive applications

- Two-level subroutine stack
- $15 \mu \mathrm{~s}$ instruction time
- Single supply operation (4.5-9.5V)
- Low current drain (8 mA max.)
- Internal binary counter register with serial I/O
- MICROWIRETM compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
m Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Pin-for-pin compatible with COP402 and COP404L


## Block Diagram



TL/DD/6913-1
FIGURE 1

| Absolute Maximum Ratings |  |
| :---: | :---: |
| If Military/Aerospace specified please contact the National Office/Distributors for availability | ces are required, conductor Sales specifications. |
| Voltage at any Pin Relative to GND | -0.5 V to +10 V |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | (Note 2) | 4.5 | 9.5 | V |
| Power Supply Ripple | Peal to Peak |  | 0.5 | $V$ |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic High ( \(\mathrm{V}_{1 \mathrm{H}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) RESET Input Levels Logic High Logic Low IP0-IP7 Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic High Logic Low Input Capacitance``` | Schmitt Trigger Input $\begin{aligned} & V_{C C}=9.5 \mathrm{~V} \\ & V_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ $\begin{aligned} & V_{C C}=9.5 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 2.4 \\ 2.0 \\ -0.3 \\ \\ 3.0 \\ 2.0 \\ -0.3 \end{gathered}$ | 0.6 <br> 0.8 <br> 0.8 7 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOU) IP0-IP7, P8, SKIP Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \text { (Note 1) } \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Output Current Levels Output Sink Current SO and SK Outputs (loL) L D}-\mp@subsup{D}{3}{}\mathrm{ Outputs``` | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 0.9 \\ & 0.8 \\ & 0.4 \\ & 30 \\ & 15 \\ & \hline \end{aligned}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| СКО <br> RAM Power Supply Input | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 1.5 | mA |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Source Current $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{G}_{0}-\mathrm{G}_{3}$ Outputs (loH) <br> SO and SK Outputs ( $\mathrm{I}_{\mathrm{OH}}$ ) <br> $L_{0}-L_{7}$ Outputs <br> Input Load Source Current (IL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -140 \\ -30 \\ -1.4 \\ -1.2 \\ -3.0 \\ -0.3 \\ -10 \end{gathered}$ | $\begin{aligned} & -800 \\ & -250 \\ & \\ & -35 \\ & -25 \\ & -140 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D Port $L_{7}-L_{4}, G$ Port $\mathrm{L}_{3}-\mathrm{L}_{0}$ All Other Pins |  |  | $\begin{gathered} 120 \\ 100 \\ 4 \\ 4 \\ 1.8 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $L_{7}-L_{4}$ $\mathrm{L}_{3}-\mathrm{L}_{0}$ Each LPin All Other Pins |  |  | $\begin{gathered} 120 \\ 60 \\ 60 \\ 25 \\ 1.5 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ unless otherwise specified.

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 15 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency $f_{l}$ <br> Duty Cycle <br> Rise Time <br> Fall Time | $\text { ( } \div 32 \text { Mode) }$ $f_{\mathrm{I}}=2.097 \mathrm{MHz}$ | $\begin{aligned} & 0.8 \\ & 30 \end{aligned}$ | $\begin{gathered} 2.1 \\ 60 \\ 120 \\ 80 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| INPUTS: <br> SI, IP7-IPO <br> tsetup <br> thold |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| $\begin{gathered} \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0} \\ \text { tSETUP }^{t_{\text {HOLD }}} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{s}$ |
| OUTPUT PROPAGATION DELAY $\begin{aligned} & \text { SO, SK Outputs } \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \\ & D_{3}-D_{0}, G_{3}-G_{0}, L_{7}-L_{0} \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \\ & \text { IP7-IP0, P8, SKIP } \\ & t_{\text {pd1 }}, t_{\text {pd0 }} \end{aligned}$ | $\begin{aligned} & \text { Test Condition: } \\ & C_{L}=p F, V_{\text {OUT }}=1.5 \mathrm{~V} \\ & R_{L}=20 \mathrm{k} \Omega \\ & R_{\mathrm{L}}=\mathrm{k} \Omega \\ & R_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \end{aligned}$ | $\mu \mathrm{S}$ <br> S |

Note 1: Pull-up resistors required.
Note 2: $V_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

## Connection Diagram



TL/DD/6913-2
Order Number COP401L/N NS Package Number N40A

FIGURE 2
Pin Descriptions

| Pin | Description | Pln | Descriptlon |
| :---: | :---: | :---: | :---: |
| $L_{7} L_{0}$ | 8 bidirectional I/O ports with LED | CKI | System oscillator input |
|  | segment drive | CKO | RAM power supply input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports | RESET | System reset input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs | VCC | Power supply |
| SI | Serial input (or counter input) | GND | Ground |
| SO | Serial output (or general purpose output) | IP7-IPO | 8 bidirectional ROM address and data ports |
| SK | Logic-controlled clock (or general | P8 | Most significant ROM address bit output |
|  | purpose output) | SKIP | Instruction skip output |
| AD/DATA | Address Out/data in flag |  |  |

## Timing Diagram



FIGURE 3. Input/Output

## Functional Description

A block diagram of the COP401L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).

## PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transer of control instruction, the PC register is loaded with the next sequential 9 -bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 84 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).


TL/DD/6913-4
FIGURE 4. RAM DIgIt Address to Physical RAM Digit Mapping

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L. I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP401L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEl instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into $A$ and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output contiguration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift register.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, $S 1 O$ is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $E N_{1}$ is not used. It has no effect on COP401L operation.

## Functional Description (Continued)

TABLE I. Enable Register Modes-Blts $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If SKL }=1, \mathrm{SK}=1 \\ & \text { If SKL }=0, \mathrm{SK}=0 \end{aligned}$ |

3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the $S O$ output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $E N_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table I provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the $\overline{\text { RESET }}$ input, provided it stays low for at least three instruction cycle times.


TL/DD/6913-5
RC $\geq$ Power Supply Rise Time
FIGURE 5. Power-Up Clear Circult

Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the $A, B, C, D, E N$, and $G$ registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## EXTERNAL MEMORY INTERFACE

The COP401L is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE ${ }^{\text {© }}$ outputs
3. TTL-compatible inputs
4. access time $=5 \mu \mathrm{~s}$ max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P8 and IP7 through IP0 during the time that AD/ $\overline{D A T A}$ is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/ $\overline{\mathrm{DATA}}$ line; $\mathrm{P8}$ is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{\text { DATA }}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input.

## OSCILLATOR

CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time. The di-vide-by-32 configuration was chosen to make the COP 401L compatible with the COP404L and the COPSTM Development System. However, the $\div 32$ configuration is not available on the COP410L/COP411L. It is therefore possible to exactly emulate the system speed (cycle time), but not possible to drive the 401L with the system clock during emulation.

## Functional Description (Continued)

## CKO (RAM POWER)

CKO is configured as a RAM power supply pin ( $V_{R}$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. This pin must be connected to $\mathrm{V}_{\mathrm{CC}}$ if the power backup feature is not used. To insure that RAM integrity is maintained, the following conditions must be met:

1. $\overline{\text { RESET }}$ must go low before $V_{C C}$ goes below spec during power-off; $V_{C C}$ must be within spec before RESET goes high on power-up.
2. During normal operation, $\mathrm{V}_{\mathrm{R}}$ must be within the operating range of the chip with $\left(\mathrm{V}_{\mathrm{CC}}-1\right) \leq \mathrm{V}_{\mathrm{R}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. $\mathrm{V}_{\mathrm{R}}$ must be $\geq 3.3 \mathrm{~V}$ with $\mathrm{V}_{C C}$ off.

## INPUT/OUTPUT CONFIGURATIONS

COP401L outputs have the following configurations, illustrated in Figure 6 .
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)
b. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. (Used on IP, P and SKIP outputs.)
c. Push-Pull-An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled en-

( 4 is Depletion Device)
d. L Output (LED)
hancement-mode device to $V_{\text {Cc }}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. (Used on SO and SK outputs.)
d. LED Direct Drive-an enhancement-mode device to ground and to $\mathrm{V}_{\mathrm{CC}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)
COP401L inputs have an on-chip depletion load device to Vcc.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of five devices (numbered 1-5, respectively). Minimum and maximum current (lout and VOUT) curves are given in Figure 7 for each of these devices to allow the designer to effectively use these 1/O configurations in designing a system.
An important point to remember is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current (see Figure 7, Device 2); however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic " 1 ".

## Typical Performance Characteristics



FIGURE 7. I/O Characteristics

## COP401L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L instruction set.

TABLE II. COP401L Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| PC | 9-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |


| Symbol | Definition |
| :---: | :---: |
| INSTRUCTION OPERAND SYMBOLS |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9-bit Operand Field, 0-511 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |
| OPERATIONAL SYMBOLS |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\overline{\mathrm{A}}$ | The one's complement of $A$ |
| $\oplus$ | Exclusive-OR |
| : | Range of values |

TABLE III. COP401L Instruction Set

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 10011 0000 ] | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 10011 0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| AISC | $y$ | 5- | 10101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of A to A |
| NOP |  | 44 | 1010010100] | None | None | No Operation |
| RC |  | 32 | 10011 0010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 10010\|0010 | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


|  |  |  | TABLE III. | OP401L Instruction Se | Continued) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Descriptlon |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | [111/1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | 6-- | $\frac{\|0110\| 000 \mid a_{8}}{a^{27: 0}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{gathered} \begin{array}{\|c\|} \hline 1 \mid \\ \text { (pages } 2,3 \\ \text { (ponly) } \end{array} \\ \text { or } \\ \begin{array}{\|c\|c\|c\|} \hline 11 \mid & a_{5: 0} \\ \text { (all other pages) } \end{array} \end{gathered}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 3) |
| JSRP | a | -- | [10 [ $\mathbf{a}_{5} \mathbf{0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | $6-$ | $\frac{\|0110\| 100\left\|a_{8}\right\|}{L_{7: 0}}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100\|1001] | $S B \rightarrow$ SA $\rightarrow$ PC | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\begin{aligned} & A \rightarrow Q_{7: 4} \\ & R A M(B) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| LD | r | -5 | 00\|r|0101 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LQID |  | BF | [1011 [1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow \text { RAM }(B)_{1} \\ & 0 \rightarrow \text { RAM }(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \operatorname{RAM}(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \operatorname{RAM}(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | 10111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | $r$ | -6 | 100\|r10110 | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | 3,15 | 23 $B F$ | $\begin{array}{\|c\|c\|c\|} \hline 0010 & 0011 \\ \hline 1011 & 1111 \\ \hline \end{array}$ | RAM $(3,15) \longleftrightarrow A$ | None | Exchange A with RAM $(3,15)$ |
| XDS | $r$ | -7 | [00\|r|0111 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with $A$ and Decrement Bd, Exclusive-OR Br with r |
| XIS | r | -4 | L00\|r10100 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |


| COP410L Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP401L Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | [0101\|0000] | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | -0100\|1110 | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r, d | - | $\frac{\lfloor 00 \backslash r \backslash(d-1)\rfloor}{(d=0,9: 15)}$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r, d (Note 5) |
| LEI | $y$ | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline 0011 \mid 0011 \\ \hline 0110 & y \\ \hline \end{array}$ | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
| TEST INSTRUCTIONS |  |  |  |  |  |  |
| SKC |  | 20 | $\underline{001010000]}$ |  | $\mathrm{C}=$ "1" | Skip if C is True |
| SKE |  | 21 | [0010 0001 ] |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 0011 10011 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 0010/0001) |  |  | (all 4 bits) |
| SKGBZ |  | 33 | 10011 0011 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 0000\|0001 | \} 2nd byte | $\mathrm{G}_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | 0001 0001 |  | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | [0000\|0001 |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ |  |
|  | 1 | 11 | 00010001 |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | 000010011 |  | $\operatorname{RAM}(\mathrm{B})_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\boldsymbol{R A M}(\mathrm{B})_{3}=0$ |  |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | 0011 0011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
|  |  | 2A | 0010\|1010 |  |  |  |
| INL |  | 33 | 00110011 | $\begin{aligned} & \mathrm{L}_{7: 4} \rightarrow \text { RAM(B) } \\ & \mathrm{L}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Input L Ports to RAM, A |
|  |  | 2E | 0010\|1110 |  |  |  |
| OBD |  | 33 | 0011 0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | 0011 1110 |  |  |  |
| OMG |  | 33 | [0011 0011 \| | $R A M(B) \rightarrow G$ | None | Output RAM to G Ports |
|  |  |  | 0011 1010 |  |  |  |
| XAS |  | 4F | 0100/1111 | $A \longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 2) |
| Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit A register. |  |  |  |  |  |  |
| Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below. |  |  |  |  |  |  |
| Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page. |  |  |  |  |  |  |
| Note 4: A JSRP transfers program control to subroutine page 2 ( 010 is loaded into the upper 3 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2. |  |  |  |  |  |  |
| Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBl instruction should equal 15 ( 11112 ). |  |  |  |  |  |  |
| Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.) |  |  |  |  |  |  |

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9-bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.
Note that JID requires 2 instruction cycies to execute.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $P C+1 \rightarrow S A \rightarrow S B$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, RAM(B) $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB $\rightarrow$ SA $\rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP401L program (ROM address 0) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

## Typical Applications

## PROM-BASED SYSTEM

The COP401L may be used to emulate the COP410L. Figure 8 shows the interconnect to implement a COP401L hardware emulation. This connection uses one MM5204 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins $\mathrm{IP}_{7}-I \mathrm{P}_{0}$ are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ output addresses. The 8 -bit latch (MM74C373) latches the address to drive the memory.
When AD/ $\overline{D A T A}$ turns off, the EPROM is enabled and the $\mathrm{IP}_{7}$ - $\mathrm{IP}_{0}$ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)
24 of the COP401L pins may be configured exactly the same as a COP410L.

## Typical Applications (Continued)



FIGURE 8. COP401L Used to Emulate a COP410L

## Option Table

## COP401L MASK OPTIONS

The following COP410L options have been implemented in this basic version of the COP401L.

| Option Value | Comment |
| :---: | :---: |
| Option $1=0$ | Ground-no option |
| Option $2=1$ | CKO is RAM power supply input |
| Option $3=$ N/A | CKI is external clock divide-by32 (not available on COP410L) |
| Option $4=0$ | Reset has load to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $5=2$ |  |
| Option $6=2$ <br> Option $7=2$ | L outputs are LED direct-drive |
| Option $8=2$ |  |
| Option $9=1$ | $\mathrm{V}_{\mathrm{CC}}$ pin 4.5 V to 9.5 V operation |
| Option $10=2$ |  |
| Option $11=2$ | L outputs are LED direct-drive |
| Option $12=2$ | Loutputs are LED direct-drive |
| Option $13=2$ |  |


| Option Value | Comment |
| :---: | :---: |
| Option $14=0$ | SI has load to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $15=2$ | SO is push-pull output |
| Option $16=2$ | SK is push-pull output |
| Option $17=0$ |  |
| Option $18=0$ | G outputs are standard |
| Option $19=0$ | G outputs are standard |
| Option $20=0$ |  |
| Option $21=0$ |  |
| Option $22=0$ | D outputs are standard |
| Option $23=0$ | very high current |
| Option $24=0$ |  |
| Option $25=0$ | L |
| Option $26=0$ | G Have standard TTL input levels |
| Option $27=0$ | SI |
| Option $28=\mathrm{N} / \mathrm{A}$ | 40-pin package |

## COP401L-X13/COP401L-R13 ROMless N-Channel Microcontroller

## General Description

The COP401L-X13/COP401L-R13 ROMless Microcontrollers are members of the COPSTM family of microcontrollers, fabricated using N-channel, silicon gate MOS technology. The COP401L-X13/COP401L-R13 contain CPU, RAM, I/O and are identical to a COP413L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L-X13/COP401L-R13 will perform exactly as the COP413L. This important benefit facilitates development and debug of a COP program prior to masking the final part. There are two clock oscillator configurations available. The crystal oscillator configuration is called COP401L-X13 and the RC oscillator configuration is called COP401L-R13.

## Features

- Circuit equivalent of COP413L
- Low cost
- Powerful instruction set
- $512 \times 8$ ROM, $32 \times 4$ RAM
- Two-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time
- Single supply operation (4.5-5.5V)
- Low current drain (8 mA max)
- Internal binary counter register with serial I/O
- MICROWIRETM compatible serial I/O
- General purpose outputs
- Software/hardware compatible with other members of COP400 family
- Pin-for-pin compatible with COP402 and COP404L
- High noise immunity inputs ( $\mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.6 \mathrm{~V}$ )

Block Diagram


FIGURE 1

## COP401L-X13/COP401L-R13 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Voltage at Any Pin Relative to GND | -0.3 to +7 V |
| :--- | ---: |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Power Dissipation COP413L Total Source Current 25 mA Total Sink Current 40 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unloss otherwise noted.

| Parameter | Condlitions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $V_{c C}$ ) | (Note 1) | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.4 | $V$ |
| Operating Supply Current | All Inputs and Outputs Open |  | 8 | mA |
| Input Voltage Levels <br> CKI Input Levels <br> Ceramic Resonator Input ( $\div 8$ ) <br> Logic High $\left(\mathrm{V}_{1}\right)$ <br> Logic Low (VIU) <br> CKI (RC), Reset Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (Test Mode) <br> IPO-IP7, SI Input Level <br> Logic High <br> Logic Low <br> L, G Inputs <br> Logic High <br> Logic Low | (Schmitt Trigger Input) <br> (Note 2) <br> (TTL Level) <br> (High Trip Levels) | $\begin{gathered} 3.0 \\ 0.7 V_{C C} \\ 2.5 \\ 2.0 \\ \\ 3.6 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Reset Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Output Current Levels Output Sink Current (loL) SO and SK Outputs L0-L. 7 Outputs, G0-G3 CKO IPO-IP7, P8, SKIP, AD/ $\overline{D A T A}$ <br> Output Source Current (IOH) L0-L7 G0-G3, SO, SK IP0-IP7, P8, SKIP, AD/DATA SO, SK IP0-IP7, P8, SKIP, AD/DATA | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{VOL}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{VOH}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.9 \\ 0.4 \\ 0.2 \\ 1.6 \\ \\ -25 \\ -25 \\ -1.2 \\ -1.2 \\ \hline \end{gathered}$ |  | mA <br> mA <br> mA <br> mA <br> $\mu A$ <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| SI Input Load Source Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -10 | $-140$ | $\mu \mathrm{A}$ |
| Total Sink Current Allowed L7-L4, G Port L3-LO Any Other Pin |  |  | $\begin{gathered} 4 \\ 4 \\ 2.0 \end{gathered}$ | mA <br> mA <br> mA |
| Total Source Current Allowed Each Pin |  |  | 1.5 | mA |

Note 1: $\mathrm{V}_{\mathrm{CC}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 2: SO output " 0 " level must be less than 0.8 V for normal operation.

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time - $\mathrm{t}_{\mathrm{c}}$ |  | 16 | 40 | $\mu \mathrm{S}$ |
| CKI <br> Input Frequency - fi <br> Duty Cycle <br> Rise Time <br> Fall Time | $\begin{aligned} & \div 8 \text { Mode } \\ & \mathrm{fi}=0.5 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 30 \end{aligned}$ | $\begin{gathered} 0.5 \\ 60 \\ 500 \\ 200 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \hline \end{gathered}$ |
| CKI Using RC $(\div 4)$ Instruction Cycle Time (Note 1) | $\begin{aligned} & R=56 \mathrm{k} \Omega \pm 5 \% \\ & C=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | 16 | 28 | $\mu \mathrm{S}$ |
| Inputs: $\begin{aligned} & \text { G3-GO, L7-LO } \\ & \text { tSETUP } \\ & \text { tHOLD } \\ & \text { SI, IPO-IP7 } \\ & \text { tSETUP } \\ & \text { t HOLD }^{2} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 1.3 \\ & 2.0 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| Output Propagation Delay ```SO, SK Outputs tpd1, tpd0 L, G Outputs tpd1, tpd0 IPO-IP7, P8, SKIP tpd1, tpd0``` | $\begin{aligned} & \text { Test Condition: } \\ & C_{L}=50 \mathrm{pF}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> S |

Note 1: Variation due to the device included.

## Connection Diagram



Pin Descriptions

| Pin | $\quad$ Description |
| :--- | :--- |
| L- $_{2}-L_{0}$ | 8 bidirectional I/O ports |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |
| SI | Serial input (or counter input) |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general |
|  | purpose output) |
| AD/DATA | Address out/data in flag |
| CKI | System oscillator input |
| CKO | System oscillator output or NC |
| $\overline{\text { RESET }}$ | System reset input |
| VCC | Power supply |
| GND | Ground |
| IP7-IPO | 8 bidirectional ROM address and data ports |
| PB | Most significant ROM address bit output |
| SKIP | Instruction skip output |

TL/DD/8528-2
FIGURE 2

## Order Number COP401L-X13N or COP401L-R13N See NS Package Number N40A

## Timing Waveform



FIGURE 3. Input/Output Timing Diagram

## Development Support

The MOLE (Microcontroller On Line Emulator) is a low cost development system and real time emulator for COP's products. They also include TMP, 8050, and the new 16-bit HPC Microcontroller Family. The MOLE provides effective support for the development of both software and hardware in the user's application.
The purpose of the MOLE is to provide a tool to write and assemble code, emulate code for the target microcontroller and assist in debugging of the system.
The MOLE can be connected to various hosts, IBM PC STARPLEXTM, Kaypro, Apple, and Intel Systems, via RS232 port. This link facilitate the up loading/down loading of code, supports host assembly and mass storage.
The MOLE consists of three parts; brain, personality and optional host software.
The brain board is the computing engine of the system. It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, from programming and diagnostic operation. It has three serial ports which can be connected to a terminal, host system, printer, modem or to other MOLE's in a multiMOLE environment.

The personality board contains the necessary hardware and firmware needed to emulate the target microcontroller. The emulation cable which replaces the target controller attaches to this board. The software contains a cross assembler and communications program for up loading and down loading code from the MOLE.

| MOLE Ordering Information |  |
| :---: | :---: |
| P/N | Descriptlon |
| MOLE-BRAIN | MOLE Computer Board |
| MOLE-COPS-PB1 | COPS' Personality Board |
| MOLE-XXX-YYY | Optional Software |
| Where XXX $=$ COPS, TMP, 8050 , or HPC |  |
| YYY $=$Host System, <br> CP/M,  |  |

## Functional Description

A block diagram of the COP401L-X13/COP401L-R13 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).

## PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L-X13/ COP401L-R13 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.
ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 5128 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9 -bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 128 -bit RAM, organized as 4 data registers of 84 -bit digits. RAM addressing is implemented by a 6 -bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 3 bits of the 4 -bit Bd select 1 of 84 -bit digits in the selected data register. While the 4 -bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the XAD 3,15 instruction.
The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).


## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the $B$ register, to load 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP401L-X13/COP401L-R13, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).
The G register contents are outputs to 4 general-purpose bidirectional I/O ports.
The Q register is an internal, latched, 8-bit register, used to hold data loaded from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into $A$ and $M$.
The SIO register functions as a 4-bit serial-in-/serial-out shift register or as a binary counter depending on the contents of the EN Register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the $E N$ registers ( $\left.E N_{3}-E N_{0}\right)$.

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO Register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI Input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO Output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data pesent at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. $\mathrm{EN}_{1}$ is not used. It has no effect on COP401L-X13/ COP401L-R13 operation.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high impedance input state.

TABLE I. Enable Register Modes - Blts $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | So | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift | 0 | If $S K L=1, S K=$ Clock |
|  |  |  | Register |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift | Serial | If $\mathrm{SKL}=1, \mathrm{SK}=$ Clock |
|  |  |  | Register | Out | If $S K L=0, S K=0$ |
| 0 | 1 | Binary Counter | Input to Binary | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary | 1 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
|  |  |  | Counter |  | If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". Table 1 provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the $\overline{\text { RESET pin as shown below (Figure 5). The }}$ RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{Cc}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/8528-5
Figure 5. Power-Up Clear Circult
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## EXTERNAL MEMORY INTERFACE

The COP401L-X13/COP401L-R13 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE ${ }^{\text {© }}$ outputs
3. TTL-compatible inputs
4. access time $=5 \mu \mathrm{~s}$ max.

Typically these requirements are met using bipolar or MOS PROMs.
During operation, the address of the next instruction is sent out on P8 and IP7 through IPO during the time that AD/DATA is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P8 is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{D A T A}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input.

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 6.
a. The COP401L-X13 is a Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8.
b. The COP401L-R13 is a RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO becomes no connection.


TL/DD/8528-8
FIGURE 6. COP401L-X13/COP401L-R13 Oscillator

## Functional Description (Continued)



TL/DD/8528-7
a. Standard Output


TL/DD/8528-8
b. Push-Pull Output


TL/DD/8528-9
c. Standard L Ouput

d. Input With Load

e. HI-Z Input

FIGURE 7. Input and Output Conflgurations
Ceramic Resonator Oscillator

| Resonator <br> Value | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{R 1}(\Omega)$ | $\mathbf{R 2}(\Omega)$ | $\mathbf{C 1}(\mathrm{pF})$ | $\mathbf{C 2}(\mathrm{pF})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |

RC Controlled OscIllator

| $\mathbf{R ( k \Omega )}$ | $\mathbf{C}(\mathbf{p F})$ | Instruction <br> Cycle Time <br> (In $\mu \mathbf{8})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note: $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$220 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$

## I/O CONFIGURATIONS

COP401L-X13/COP401L-R13 inputs and outputs have the following configurations, illustrated in Figure 7.
a. GO-G3-an enhancement mode device to ground in conjunction with depletion-mode device to $V_{C C}$.
b. SO, SK, IPO-IP7, P8, SKIP, AD/DATA-an enhancement mode device to ground in conjunction with a depletionmode device paralleled by an enhancement-mode device to $V_{c c}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
c. LO-L7-same as a, but may be disabled.
d. SI has on-chip depletion load device to $V_{c c}$.
e. RESET' has a $\mathrm{HI}-\mathrm{Z}$ input which must be driven to a " 1 " or " 0 " by external components.
Curves are given in Figure 8 to allow the designer to effectively use the I/O configurations in designing a system.
An important point to remember is that even when the $L$ drivers are disabled, the depletion load device will source a small amount of current, however, when the L lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to a logic " 1 ".

## Typical Performance Characteristics



Source Current for SO, SK, IPO, IP7, P8, SKIP, AD/DATA Configuration







FIGURE 8. I/O Characteristics

TL/DD/8528-12

## COP401L-X13/COP401L-R13 Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L-X13/COP401L-R13 instruction set.

TABLE II. COP401L-X13/COP401L-R13 Instruction Set Table Symbols

| Symbol | Definition |
| :---: | :---: |
| Internal Architecture Symbols |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B Register |
| PC | 9 -bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 9-bit Subroutine Save Register A |
| SB | 9-bit Subroutine Save Register B |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic Controlled Clock Output |
| Instruction Operand Symbols |  |
| d | 4-bit Operand Field, 0-15 binary (RAM Digit Select) |
| r | 2-bit Operand Field, 0-3 binary (RAM Register Select) |
| a | 9 -bit Operand Field, 0-511 binary (ROM Address) |
| y | 4-bit Operand Field, 0-15 binary (Immediate Data) |
| RAM(s) | Contents of RAM location addressed by s |
| ROM(t) | Contents of ROM location addressed by t |
| Operational Symbols |  |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\longleftrightarrow$ | Is exchanged with |
| = | Is equal to |
| $\bar{A}$ | The one's complement of A |
| $\oplus$ | Exclusive-OR |
| : | Range of values |


|  |  | TABLE III. COP40 |  |
| :--- | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code |  |
| ARITHMETIC INSTRUCTIONS |  |  |  |
| Language Code |  |  |  |
| (Binary) |  |  |  |$|$


| $\mathrm{A}+\mathrm{C}+\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | Carry | Add with Carry, Skip on |
| :---: | :---: | :---: |
| Carry $\rightarrow$ C |  | Carry |
| $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry ( $y \neq 0$ ) |
| $0 \rightarrow A$ | None | Clear A |
| $\bar{A} \rightarrow A$ | None | One's complement of $A$ to A |
| None | None | No Operation |
| "0" $\rightarrow$ C | None | Reset C |
| $" 1 " \rightarrow C$ | None | Set C |
| $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

TRANSFER OF CONTROL INSTRUCTIONS

| JID |  | FF | [1111 1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}\right) \longrightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | a | 6- | 101101000\|a8 | $a \rightarrow P C$ | None | Jump |
|  |  | - | 27:0 |  |  |  |
| JP | a | - | $\frac{1}{\text { (pages } 2,3 \text { only) }}$ | $a \rightarrow P C_{6: 0}$ | None | Jump within-Page (Note 3) |
|  |  |  | or |  |  |  |
|  |  | - | $\underbrace{111 \mid}_{\text {(all other pages) }}$ | $a \rightarrow P C_{5: 0}$ |  |  |
| JSRP | a | - | $\underline{101 ~ a 5: 0]}$ | $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ | None | Jump to Subroutine Page (Note 4) |
|  |  |  |  | $\begin{aligned} & 010 \rightarrow \mathrm{PC}_{8: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ |  |  |
| JSR | a | 6- | 0110 $100\left\|a_{8}\right\|$ | $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ | None | Jump to Subroutine |
|  |  | - | 17:0 | $\mathrm{a} \rightarrow \mathrm{PC}$ |  |  |
| RET |  | 48 | 10100\|1000 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001 | $\mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |

MEMORY REFERENCE INSTRUCTIONS

| CAMQ |  | 33 | 10011 0011 | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3C | 0011 1100 | $\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| LD | r | -5 | $00 \mid \mathbf{0 1 0 1}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LQID |  | BF | 1011 1111 j | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{8}, A, M\right) \rightarrow Q \\ & \mathrm{SA} \rightarrow \mathrm{SB} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 | 4 C | 0100\|1100 | $0 \rightarrow R A M(B)_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | [0100\|0101] | $0 \rightarrow R A M(B)_{1}$ |  |  |
|  | 2 | 42 | 010010010 | $0 \rightarrow \operatorname{RAM}(\mathrm{~B})_{2}$ |  |  |
|  | 3 | 43 | [0100 0011 ] | $0 \rightarrow \mathrm{RAM}(\mathrm{B})_{3}$ |  |  |
| SMB | 0 | 4D | -0100\|1101] | $1 \rightarrow \mathrm{RAM}(\mathrm{B})_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | 010010111 | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 46 | $0100 \mid 0110$ | $1 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 4B | 0100 1011 \| | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |
| STII | y | 7- | $\underline{0111}$ | $\begin{aligned} & \mathrm{y} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \rightarrow \text { Bd } \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | 00\|r|0110 | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |



Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where O signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit $A$ register.
Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the " d " data minus 1 e.g., to load the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Description of Selected Instructions
The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L-X13/C0P401L-R13 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9 -bit word, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{8}$ is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

## LQID INSTRUCTION

LQID (Load Q indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9 -bit word $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB}$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow \mathrm{PC}_{7: 4}$, RAM (B) $\rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $\mathbf{Q}$ latches. Next, the stack is "popped" (SB $\rightarrow S A \rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA $\rightarrow$ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB $(S A \rightarrow S B)$. Note that LQID takes two instruction cycle times to execute.

## INSTRUCTION SET NOTES

a. The first word of a COP401L-X13/COP401L-R13 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9 -bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or will access data in the next group of 4 pages.

## COPS Programming Manual

For detailed information on writing COPS programs, the COPS Programming Manual 424410284-001 provides an indepth discussion of the COPS architecture, instruction set and general techniques of COPS programming. This manual is written with the programmer in mind.

## Typical Applications

## PROM-Based System

The COP401L-X13/COP401L-R13 may be used to emulate the COP413L. Figure 9 shows the interconnect to implement a COP401L-X13/COP401L-R13 hardware emulation. This connection uses one MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ are bidirectional inputs and outputs. When the AD/ $\overline{D A T A}$ clocking output turns on, the EPROM drivers are disabled and $\mathbb{P}_{7}-\mathbb{I P}_{0}$ output addresses. The 8 -bit latch (MM74C373) latches the addresses to drive the memory.
When AD/DATA turns off, the EPROM is enabled and the $\mathrm{IP}_{7}-\mathrm{IP}_{0}$ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)
Twenty of the COP401L-X13/COP401L-R13 pins may be configured exactly the same as the COP413L. Selection of the COP401L-X13 or COP401L-R13 depends upon which oscillator is selected for the COP413L.

| Oscillator Requiremen COP413L Option $1=0$ |  |  | Order ROMIess |
| :---: | :---: | :---: | :---: |
|  |  | Ceramic Resonator or external input frequency divided by 8. CKO is oscillator out. | COP401L-X13 |
|  | Option $1=1$ | Single Pin RC controlled oscillator divided by 4. CKO is no connection. | COP401L-R13 |

Typical Applications (Continued)


TL/DD/8528-13
FIGURE 9. COP401L-X13/COP401L-R13 Used to Emulate a COP413L

## COP402/COP402M ROMless N -Channel Microcontrollers

## General Description

The COP402/COP402M ROMless Microcontrollers are members of the COPSTM family, fabricated using N-channel silicon gate MOS technology. Each part contains CPU, RAM, and I/O, and is identical to a COP420 device, except the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP402 or 402M will perform exactly as the COP420; this important benefit facilitates development and debug of a COP420; this important benefit facilitates development and debug of a COP420 program prior to masking the final part. These devices are also appropriate in low volume applications, or when the program may require changing. The COP402M is identical to the COP402, except the MICROBUSTM interface option has been implemented.
The COP402 may also be used to emulate the COP410L, 411 L , or 420 L by appropriately reducing the clock frequency.

## Features

Extended temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) COP302/ COP302M, available as special order

- Low cost
- Exact circuit equivalent of COP420
- Standard 40 -pin dual-in-line package
- Interfaces with standard PROM or ROM
- $64 \times 4$ RAM, addresses up to $1 \mathrm{k} \times 8$ ROM
- MICROBUS compatible (COP402M)
- Powerful instruction set
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $4.0 \mu \mathrm{~s}$ instruction time
- Single supply operation ( 4.5 V to 6.3 V )
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM serial I/O capability
- Software/hardware compatible with other members of COP400 family


## Block Diagram



FIGURE 1

## COP402/COP402M and COP302/COP302M

\author{

Absolute Maximum Ratings <br> If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availablity and specifications. <br> | Voltage at Any Pin | -0.3 V to +7 V |
| :--- | ---: |
| Operating Temperature Range |  |
| COP402/COP402M | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec. ) | $300^{\circ} \mathrm{C}$ |

}

| Package Power Dissipation | 750 mW at $25^{\circ} \mathrm{C}$  <br>  400 mW at $70^{\circ} \mathrm{C}$ <br>  250 mW at $85^{\circ} \mathrm{C}$ <br> Total Sink Current 50 mA <br> Total Source Current 70 mA <br> Note: Absolute maximum ratings indicate limits beyond  <br> which damage to the device may occur. DC and $A C$ electri-  <br> cal specifications are not ensured when operating the de-  <br> vice at absolute maximum ratings.  |
| :--- | ---: |

COP402/COP402M
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless othemise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage |  | 4.5 | 6.3 | V |
| Power Supply Ripple | Peak to Peak (Note 3) |  | 0.4 | $\checkmark$ |
| Supply Current | All Outputs Open $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 40 | mA |
| Input Voltage Levels CKI Input Levels Crystal Input Logic High Logic Low <br> Schmitt Trigger Input RESET <br> Logic High Logic Low <br> All Other Inputs Logic High Logic High Logic Low | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \\ 0.7 \mathrm{Vcc} \\ -0.3 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ \hline \end{gathered}$ | $0.4$ <br> 0.6 <br> 0.8 | $\begin{aligned} & V \\ & V \\ & V \\ & v \\ & V \\ & V \\ & V \\ & V \end{aligned}$ |
| Input Load Source Current | $V_{C C}=5 V_{1} V_{I N}=0 \mathrm{~V}$ | -100 | -800 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 | pF |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -1 | +1 | $\mu \mathrm{A}$ |
| Output Voltage Levels D, G, L, SK, SO Outputs <br> TTL Operation Logic High Logic Low IP0-IP7, P8, P9, SKIP, CKO, AD/ $\overline{\text { DATA }}$ <br> Logic High <br> Logic Low <br> CMOS Operation (Note 1) Logic High Logic Low | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \pm 10 \% \\ & I_{O H}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ -0.3 \\ \\ 2.4 \\ -0.3 \\ V_{C C}-1 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 0.4 <br> 0.2 | $\begin{aligned} & V \\ & V \\ & v \\ & v \\ & v \\ & v \\ & V \end{aligned}$ |
| Output Current Levels LED Direct Drive (COP402) Logic High | $\begin{aligned} & V_{C C}=6 \mathrm{~V} \\ & V_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | 2.5 | 14 | mA |
| TRI-STATE® (COP402M) Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -50 | $+50$ | $\mu \mathrm{A}$ |
| Allowable Sink Current Per Pin (L, D, G) Per Pin (All Others) Per Port (L) Per Port (D, G) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Allowable Source Current Per Pin (L) Per Pin (All Others) |  |  | $\begin{aligned} & -15 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

COP402/COP402M
AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 4 | 10 | $\mu \mathrm{s}$ |
| Operating CKI Frequency | $\div 16$ Mode | 1.6 | 4.0 | MHz |
| CKI Duty Cycle (Note 1) Rise Time Fall Time | $\begin{aligned} & \text { Frequency }=4 \mathrm{MHz} \\ & \text { Frequency }=4 \mathrm{MHz} \\ & \hline \end{aligned}$ | 40 | $\begin{aligned} & 60 \\ & 60 \\ & 40 \\ & \hline \end{aligned}$ | \% <br> ns <br> ns |
| inputs: <br> SI <br> ${ }^{\text {tsetup }}$ <br> thold <br> All Other Inputs tsetup <br> thold |  | $\begin{gathered} 0.3 \\ 250 \\ \\ 1.7 \\ 300 \end{gathered}$ |  | $\mu \mathrm{s}$ ns $\mu s$ ns |
| Output Propagation Delay $\qquad$ | Test Conditions: $R_{\mathrm{L}}=5 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 0.25 \\ & 0.25 \\ & \\ & 0.6 \\ & 0.6 \\ & \\ & 1.4 \\ & 1.4 \\ & \hline \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| MICROBUS Timing <br> Read Operation (Figure 4) <br> Chip Select Stable before $\overline{\mathrm{RD}}$ - t CSR <br> Chip Select Hold Time for $\overline{R D}-t_{\text {RCS }}$ <br> $\overline{\text { RD }}$ Pulse Width-t $\mathrm{t}_{\mathrm{RR}}$ <br> Data Delay from $\overline{R D}-t_{R D}$ <br> $\overline{R D}$ to Data Floating- $t_{D F}$ | $C_{L}=100 \mathrm{pF}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ | $\begin{aligned} & 65 \\ & 20 \\ & 400 \end{aligned}$ | $\begin{aligned} & 375 \\ & 250 \\ & \hline \end{aligned}$ |  |
| Write Operation (Figure 5) <br> Chip Select Stable before $\overline{W R}$--tcSW Chip Select Hold Time for WR-twCs WR Pulse Width-tww Data Set-Up Time for $\overline{W R}$-t $t_{D W}$ Data Hold Time for $\overline{W R}$ - ${ }_{\text {twD }}$ INTR Transition Time from $\overline{\mathrm{WR}}$ - $_{\text {WI }}$ |  | $\begin{gathered} 65 \\ 20 \\ 400 \\ 320 \\ 100 \end{gathered}$ | 700 |  |

Note 1: Duty Cycle $=t_{w} /\left(t_{w} 1+t_{w o}\right)$.
Note 2: See Figure 9 for additional I/O characteristics.
Note 3: Voltage change must be less than 0.5 V in a 1 ms period.
Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.

## Connection Diagram



Top Vlew
Order Number COP402N or COP402MN See NS Package Number N40A

FIGURE 2.

Pin Descriptions
Pin Description
$\mathrm{L}_{7}-\mathrm{L}_{0} \quad 8$ bidirectional I/O ports with TRI-STATE
$\mathrm{G}_{3}-\mathrm{G}_{0} \quad 4$ bidirectional I/O ports
$D_{3}-D_{0} \quad 4$ general purpose outputs
$\mathrm{IN}_{3}-\mathrm{N}_{0} 4$ general purpose inputs
SI Serial input (or counter input)
SO Serial output (or general purpose output)
SK Logic-controlled clock (or general purpose output)
AD/ $\overline{\text { DATA }}$ Address out/data in flag
SKIP Instruction skip output
CKI System oscillator input
CKO System oscillator output
RESET System reset input
$V_{C C} \quad$ Power supply
GND Ground
IP7-IPO 8 bidirectional ROM address and data ports
P8, P9 2 most significant ROM address outputs

## Timing Diagrams



FIGURE 3a. Input/Output Timing Dlagrams (Crystal $\div 16$ Mode)


TL/DD/6915-4
FIGURE 3b. CKO Output Timing

## Timing Diagrams (Continued)



TL/DD/6915-5
FIGURE 4. MICROBUS Read Operation Timing


FIGURE 5. MICROBUS Write Operation Timing

## Functional Description

A block diagram of the COP402 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2V). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 1,024-byte external memory (typically PROM). Words of this memory may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.
ROM addressing is accomplished by a 10 -blt PC register. Its binay value selects one of the 1,0248 -bit words contalned in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control Instruction, the PC register is loaded with the next sequential 10-blt binary count value. Three levels of subroutine nesting are implemented by the 10 -bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 256-bit RAM, organized as 4 data registers of 164 -bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits ( Br ) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instruction based upon the 6-bit
contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions of the COP402/402M, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time, (See XAS instruction and EN register description, below.)
Four general-purpose Inputs, $\mathbb{I N}_{3}-\mathbb{I N}_{0}$, are provided; $\mathbb{I N}_{1}$, $\mathbb{N}_{2}$, and $\mathbb{N}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.
The $\mathbf{D}$ register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The $\mathbf{G}$ reglster contents are outputs to 4 general-purpose bidirectional I/O ports. $G_{0}$ may be mask-programmed as a "ready" output for MICROBUS applications.
The $\mathbf{Q}$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L I/O ports when the $L$ drivers are enabled under program control. (See LEI instruction.) With the MICROBUS option selected, Q can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

## Functional Description (Continued)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$. As explained above, the MICROBUS option allows L I/O port data to be latched into the $Q$ register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS Instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL. In the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-E N_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in $Q$ to the L I/O ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state. If the MICROBUS option is being used, $E N_{2}$ does not affect the $L$ drivers.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial
shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." The table below provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INTERRUPT

The following features are associated with the $\mathrm{N}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1 ) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(P C+1 \rightarrow S A \rightarrow S B \rightarrow S C)$. Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3 ) and $\mathrm{EN}_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathbb{N}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and the LQID instruction should not be nested within the interrupt servicing routine since their popping of the stack enables any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. An LEI instruction can be put immediately before the RET to re-enable interrupts.

TABLE I. Enable Register Modes-Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=S Y N C \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=S Y N C \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } \mathrm{SKL}=1, \mathrm{SK}=1 \\ & \text { If } \mathrm{SKL}=0, S K=0 \end{aligned}$ |

## Functional Description (Continued)

## MICROBUS INTERFACE

The COP402M can be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). $\mathrm{IN}_{1}, \mathrm{IN}_{2}$, and $\mathrm{IN}_{3}$ general purpose inputs become MICROBUS compatible read-strobe, chip-select, and write-strobe lines, respectively. $\mathrm{IN}_{1}$ becomes $\overline{\mathrm{RD}}$-a logic " 0 " on this input will cause $Q$ latch data to be enabled to the $L$ ports for input to the $\mu \mathrm{P}$. $\mathrm{IN}_{2}$ becomes $\overline{\mathrm{CS}}$-a logic " 0 " on this line selects the COP402M as the $\mu \mathrm{P}$ peripheral device by enabling the operation of the $\overline{R D}$ and $\overline{W R}$ lines and allows for the selection of one of several peripheral components. $\mathrm{IN}_{3}$ becomes $\overline{W R}$-a logic " 0 " on this line will write bus data from the $L$ ports to the $Q$ latches for input to the COP402M. $G_{0}$ becomes INTR, a "ready" output reset by a write pulse from the $\mu \mathrm{P}$ on the $\overline{\mathrm{WR}}$ line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP402M.
This option has been designed for compatibility with National's MICROBUS-a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS, National Publication.) The functioning and timing relationships between the COP402M signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection to the MICROBUS is shown in Figure 6.


TL/DD/6915-7
FIGURE 6. MICROBUS Option Interconnect

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $\mathrm{V}_{\mathrm{CC}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least two instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, G, and SO are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.
 FIGURE 7. Power-Up Clear Circult

## OSCILLATOR

There are two basic clock oscillator configurations available as shown by Figure 8.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16.
b. External Oscillator. CKI is driven by an external clock signal. The instruction cycle time is the clock frequency divided by 16.


| Crystal <br> Value | Component Values |  |  |
| :---: | :---: | :---: | :---: |
|  | R1 | R2 | C |
| 4 MHz | 1 k | 1 M | 27 pF |
| 3.58 MHz | 1 k | 1 M | 27 pF |
| 2.09 MHz | 1 k | 1 M | 56 pF |

FIGURE 8. COP402/402M Oscillator

## EXTERNAL MEMORY INTERFACE

The COP402 and COP402M are designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE outputs
3. TTL = compatible inputs
4. access time $=1.0 \mu \mathrm{~s}$, max.

Typically these requirements are met using bipolar or MOS PROMs.

## Functional Description (Continued)

During operation, the address of the next instruction is sent out on P9, P8, and IP7 through IP0 during the time that AD/ $\overline{\text { DATA }}$ is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/ $\overline{\text { DATA }}$ line; P9 and P8 are dedicated address outputs, and do not need to be latched. When AD/ $\overline{D A T A}$ is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{\mathrm{DATA}}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input. A simplified block diagram of the external memory interface is shown in Figure 9.


FIGURE 9. External Memory Interface to COP402

## INPUT/OUTPUT

COP402 outputs have the following configurations, illustrated in Figure 10.
a. Standard-an enhancement-mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements.
b. High Drive-same as a. except greater current sourcing capability.
c. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
d. LED Direct Drive-an enhancement-mode device to ground and to $V_{C c}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
e. TRI-STATE Push-Pull-an enhancement-mode device to ground and $V_{C C}$ intended to meet the requirements associated with the MICROBUS option. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
f. Inputs have an on-chip depletion load device to $V_{C C}$, as shown in Figure 10 f.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and $V_{\text {OUT }}$ ) curves are given in Figure 10 for each of these devices.
The SO, SK outputs are configured as shown in Figure 10c. The D and G outputs are configured as shown in Figure 10a.

## Functional Description (Continued)

Note that when inputting data to the G ports, the G outputs should be set to " 1 ". The L outputs are configured as in Figure 10d on the COP402. On the COP402M the L outputs are as in Figure $10 e$.
An important point to remember if using configuration $d$ with the $L$ drivers is that even when the $L$ drivers are disabled,


TL/DD/6915-11
a. Standard

(4 is Depletion Device)


TL/DD/6915-12
b. High Drive

e. TRI-STATE Push-Pull

FIGURE 10. Input/Output Configurations


TL/DD/6915-13
c. Push-Pull

f. Input with Load

Typical Performance Characteristics (Continued)


Standard Output Source Current



TRI-STATE Output Source Current


L Output Depletion Load Off Source Current


Push Pull Source Current


LED Output Device LED Drive


Input Load Source Current


FIGURE 11a. COP302/COP302M Input/Output Characteristlcs

## Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP402/402M instruction set.

TABLE II. COP402/COP402M Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 6-bit RAM Address Register |
| Br | Upper 2 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit Latches Associated with the IN ${ }_{3}$ or |
|  | IN inputs |
| IN | 4-bit Input port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| P | 2-bit ROM Address Port |
| PC | 10-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 10-bit Subroutine Save Register A |
| SB | 10-bit Subroutine Save Register B |
| SC | 10-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |

Symbol
Definition

## INSTRUCTION OPERAND SYMBOLS

d 4-bit Operand Field, 0-15 binary (RAM Digit Select)
r 2-bit Operand Field, 0-3 binary (RAM Register Select)
a 9-bit Operand Field, 0-511 binary (ROM Address)
y 4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s) Contents of RAM location addressed by s
ROM(t) Contents of ROM location addressed by $t$

## OPERATIONAL SYMBOLS

$+\quad$ Plus

- Minus
$\rightarrow \quad$ Replaces
$\longleftrightarrow \quad$ Is exchanged with
$=$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus \quad$ Exclusive-OR
: Range of values

TABLE III. COP402/COP402M Instruction Set

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 0011 0000 | $\begin{aligned} & A+C+\text { RAM }(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 10011 0001 ] | $A+\operatorname{RAM}(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | [0001 10000 ] | $\begin{aligned} & \vec{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | L0000j0000] | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | 1010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | [0100/0100] | None | None | No Operation |
| RC |  | 32 | [0011) 0010 | " 0 " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 1001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |

Instruction Set (Continued)
TABLE III. COP402/COP402M Instruction Set (Continued)

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | $6-$ | $\frac{\|0110\| 00\left\|a_{0 ; 8}\right\|}{a_{7: 0}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  | $\begin{aligned} & \frac{\|1\|}{\|c\|} a_{6: 0} \\ & \text { (pages } 2,3 \text { only) } \\ & \text { or } \\ & \frac{\|11\| \quad a_{5: 0}}{(\text { all other pages) }} \end{aligned}$ | $a \rightarrow P C_{6: 0}$ $a \rightarrow P C_{5: 0}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- | 101 $a_{50}$ | $\left\lvert\, \begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \\ & \mathrm{SB} \rightarrow \mathrm{SC} \\ & 0010 \rightarrow \mathrm{PC}_{9: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}\right.$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | 6- | $\frac{\|0110\| 10\left\|a_{9: 8}\right\|}{a_{7: 0}}$ | $\underset{\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}}{\mathrm{a} \rightarrow \mathrm{PC}}$ | None | Jump to Subroutine |
| RET |  | 48 | [0100\|1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | [0100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0011 1100 | $\underset{R A M(B)}{ } \rightarrow Q_{7: 4} Q_{3: 0}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & Q_{7: 4} \rightarrow R A M(B) \\ & Q_{3: 0} \rightarrow A \end{aligned}$ | None | Copy Q to RAM, A |
| LD | $r$ | -5 | 00\|r10101 | $\begin{aligned} & R A M(B) \rightarrow A \\ & B r \oplus r \rightarrow B r \end{aligned}$ | None | Load RAM into $A$, Exclusive-OR Br with r |
| LDD | r,d | 23 | $0010\|c\|$ <br> 0010 <br> 00011 <br> $00\|r\| c \mid$ | RAM(r,d) $\rightarrow$ A | None | Load A with RAM pointed to directly by r,d |
| LQID |  | BF | [1011 11111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow Q \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | $0100 \mid 1100$  <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow R A M(B)_{0} \\ 0 & \rightarrow \text { RAM }(B)_{1} \\ 0 & \rightarrow \text { RAM }(B)_{2} \\ 0 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow R A M(B)_{0} \\ 1 & \rightarrow R A M(B)_{1} \\ 1 & \rightarrow R A M(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | [0111] y | $\left\{\begin{array}{l} y \rightarrow \operatorname{RAM}(B) \\ B d+1 \rightarrow B d \end{array}\right.$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\underline{00\|r 10110\|}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with $\mathbf{r}$ |
| XAD | r,d | 23 | 0010 0011  <br> 10 r d | RAM $(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |



| TABLE III. COP402/COP402M Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 24 | 0011 0011 <br> 0010 1010 | $G \rightarrow A$ | None | Input G Ports to A |
| ININ |  | 33 28 | 0011 0011 <br> 0010 1000 | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (Notes 2 and 8) |
| INIL |  | 33 29 | 0011$0011\|1\|$0010 1001 | $\mathrm{IL}_{3}$, '0', $\mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A (Note 3) |
| INL |  | 33 25 | 0011 0011 <br> 0010 1110 | $\begin{aligned} & \mathrm{L}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{L}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Input L Ports to RAM, A |
| OBD |  | 33 35 | 0011 <br> 0011 <br> 0011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
| OGI | y | 33 $5-$ | 0011 <br> 010011 <br> 0101 | $y \rightarrow G$ | None | Output to G Ports Immediate |
| OMG |  | 33 34 |  | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
| XAS |  |  | 0100\|1111 | A ${ }_{\text {SIO, C }} \rightarrow$ SKL | None | Exchange A with SIO (Note 3) |
| Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit register. |  |  |  |  |  |  |
| Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs. <br> Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below. |  |  |  |  |  |  |
| Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page. |  |  |  |  |  |  |
| Note 6 : LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $B$ (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal 8 ( $10000_{2}$ ). To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112). |  |  |  |  |  |  |
| Note 7: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN , where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.) |  |  |  |  |  |  |

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once evey 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10 -bit word, $\mathrm{PC}_{9: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 12) and CKO into A. The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathbb{N}_{3}$ and $\mathrm{IN}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IN}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathbb{I N}_{3}$ and $\mathbb{N}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $I N_{3}-I N_{0}$ are input to $A$ upon the execution of an ININ instruction. (See Table III, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.


TL/DD/6915-19
FIGURE 12. $I N_{0} / I N_{3}$ Latches

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10 -bit word $\mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}_{1}$ M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC +1 $\rightarrow$ SA $\rightarrow$ SB $\rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows: $A \rightarrow$ $\mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC). Note that LQID takes two instruction cycle times to execute.

## SKT INSTRUCTION

The SKT (Skip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency $\div 16$ ) and the binary counter output pulse frequency will be 128 Hz . For time-ofday or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

## INSTRUCTION SET NOTES

a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed, except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11$, or 15 will access data in the next group of 4 pages.

## Typical Application: PROM-Based System

The COP402 may be used to exactly emulate the COP420, Figure 13 shows the interconnect to implement a COP420 hardware emulation. This connection uses two MM5204 EPROMs as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IPO are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/ $\overline{\text { DATA }}$ turns off, the EPROMs are enabled and the IP7-IP0 pins will input the memory data. P8 and P9 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)
The other 28 pins of the COP402 may be configured exactly the same as a COP420. The COP402M chip can be used if the MICROBUS feature of the COP420 is needed.


FIGURE 13. COP402 Used to Emulate a COP420

## Option List

## COP402 MASK OPTIONS

The following COP420 options have been implemented in this basic version of the COP402. Subsequent versions of the COP402 will implement different combinations of available options; such versions will be identified as COP402-A, COP402-B, etc.

Optlon Value
Option $1=0$
Option $2=0$

Option $3=0$
Option $4=0$
Option $5=2(402)$
$=3(402 \mathrm{M})$ L7 has TRI-STATE push-pull output
Option $6=2,3 \quad$ L6 same as L7
Option $7=2,3 \quad L 5$ same as L7
Option $8=2,3 \quad$ L4 same as L7
Option $9=0(402) \quad$ IN1 has load device to $V_{C C}$ $=1$ (402M) Hi Z
Option $10=0(402) \quad$ IN2 has load device to $V_{C C}$ $=1(402 \mathrm{M}) \mathrm{Hi} \mathrm{Z}$
Option $11=0 \quad V_{\text {CC }}$ pin-no option available
Option $12=2,3 \quad$ L3 same as L7
Option $13=2,3 \quad$ L2 same as $L 7$
Option $14=2,3 \quad$ L1 same as L7

## Option Value

## Comment

Option $15=2,3$
LO same as L7
Option $16=0 \quad$ SI has load device to VCC
Option $17=2 \quad$ SO has push-pull output
Option $18=2 \quad$ SK has push-pull output
Option $19=0 \quad$ INO has load device to $V_{C C}$
Option $20=0(402) \quad$ IN3 has load device to $V_{C C}$

$$
=1(402 \mathrm{M}) \mathrm{Hi} \mathrm{Z}
$$

Option $21=0 \quad$ G0 has standard output
Option $22=0 \quad$ G1 same as G0
Option $23=0 \quad$ G2 same as G0
Option $24=0 \quad$ G3 same as G0
Option $25=0 \quad$ D3 has standard output
Option $26=0 \quad$ D2 same as D3
Option $27=0 \quad$ D1 same as D3
Option $28=0 \quad$ D0 same as D3
Option $29=0(402) \quad$ normal operation $=1(402 \mathrm{M})$ MICROBUS operation
Option $30=$ N/A 40 -pin package


National Semiconductor

## COP404 ROMless N-Channel Microcontroller

## General Description

The COP404 ROMless N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller contains all system timing, internal logic, RAM and I/O necessary to implement dedicated control functions in a variety of applications, and is identical to the COP440/COP340 devices, except that the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP404 will perform exactly as the COP440; this important benefit facilitates development and debug of a COP440 program prior to masking the final part. Features include single supply operation, various output configurations, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output and data manipulation. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a control-ler-oriented processor at a low end-product cost.
For extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ COP304 available on special order.

## Features

- Exact circuit equivalent of COP440
- Standard 48-pin dual-in-line package
- Interfaces with standard PROM or ROM
- Enhanced, more powerful instruction set
- $160 \times 4$ RAM, addresses up to $2 k \times 8$ ROM
- MICROBUSTM compatible
- Zero-crossing detect circuitry with hysteresis
- True multi-vectored interrupt from four selectable sources (plus restart)
- Four-level subroutine stack (in RAM)
- $4 \mu \mathrm{~s}$ cycle time
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter for real-time processing
■ Internal binary counter/register with MICROWIRETM compatible serial I/O
- General purpose and TRI-STATE outputs
- TTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Compatible dual CPU device available

Block Diagram


## Absolute Maximum Ratings

If Milltary/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Voltage at Zero-Crossing Detect Pin

| Relative to GND | -1.2 V to +15 V |
| :--- | ---: |
| Voltage at Any Other Pin Relative to GND | -0.5 V to +7 V |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec .) | $300^{\circ} \mathrm{C}$ |

Power Dissipation
0.75 W at $25^{\circ} \mathrm{C}$ 0.4 W at $70^{\circ} \mathrm{C}$ Total Source Current 150 mA Total Sink Current 90 mA
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) | (Note 4) | 4.5 | 6.3 | V |
| Power Supply Ripple | (Peak to Peak) |  | 0.4 | V |
| Operating Supply Current | (All Inputs and Outputs Open) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 44 \\ & 37 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| $V_{\text {R }}$ RAM Power Supply Current | $\mathrm{V}_{\mathrm{R}}=3.3 \mathrm{~V}$ |  | 3 | mA |
| ```Input Voltage Levels CKI Input Levels ( \(\div\) 16) Logic High ( \(\mathrm{V}_{I H}\) ) Logic High ( \(\mathrm{V}_{1 \mathrm{H}}\) ) Logic Low (V/L) RESET Input Levels Logic High Logic Low Zero-Crossing Detect Input ( \(\left(\mathrm{N}_{1}\right)\) Trip Point Logic High ( \(\mathrm{V}_{1 \mathrm{H}}\) ) Limit Logic Low ( \(V_{1 L}\) ) Limit \(\mathrm{IN}_{1}\) Logic High Logic Low All Other Inputs Logic High Logic High Logic Low``` | $\begin{aligned} & V_{C C}=M a x ., \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) <br> Zero-Crossing Interrupt Input; INIL Instruction <br> Interrupt Input; ININ Instruction; MICROBUS Input $\begin{aligned} & V_{C C}=M a x . \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{gathered} 2.5 \\ 2.0 \\ -0.3 \\ 0.7 V_{C C} \\ -0.3 \\ \\ -0.15 \\ -0.8 \\ \\ \\ 3.0 \\ -0.3 \\ \\ 2.5 \\ 2.0 \\ -0.3 \\ \hline \end{gathered}$ | $\begin{gathered} 0.4 \\ 0.6 \\ 0.15 \\ 12 \\ \\ 0.8 \\ 0.8 \\ \hline \end{gathered}$ |  |
| $\mathrm{IN}_{1}$ Input Resistance to Ground | $\mathrm{V}_{\text {IH }}=1.0 \mathrm{~V}$ | 1.5 | 4.6 | k $\Omega$ |
| Input Load Source Current | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 14 | 230 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7.0 | pF |
| Hi-Z Input Leakage |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & 33 \mathrm{k} \Omega \geq \mathrm{R}_{\mathrm{L}} \geq 4.7 \mathrm{k} \Omega \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ | $V_{c c}-0.4$ $2.4$ $V_{C C}-0.5$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels Standard Output Source Current TRI-STATE Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\begin{aligned} & -100 \\ & -2.5 \end{aligned}$ | $\begin{array}{r} -650 \\ +2.5 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Total Sink Current Allowed All I/O Combined Each L, R Port Each D, G, H Port SO, SK IP |  |  | $\begin{aligned} & 90 \\ & 20 \\ & 10 \\ & 2.5 \\ & 1.8 \\ & \hline \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined L Port $\mathrm{L}_{7}-\mathrm{L}_{4}$ $\mathrm{L}_{3}-\mathrm{L}_{0}$ Each L Pin All Other Output Pins | (Note 5) |  | $\begin{gathered} 150 \\ 120 \\ 70 \\ 70 \\ 23 \\ 1.6 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

Note 1: TRI-STATE configuration is excluded.
AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-tE |  | 4.0 | 10 | $\mu \mathrm{s}$ |
| CKI Frequency Duty Cycle (Note 2) Rise Time Fall Time | $\begin{aligned} & \div 16 \mathrm{Mod} \mathrm{\theta} \\ & \mathrm{f}_{1}=4 \mathrm{MHz} \\ & f_{1}=4 \mathrm{MHz} \\ & f_{1}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 30 \end{aligned}$ | $\begin{aligned} & \hline 4.0 \\ & 60 \\ & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \hline \end{gathered}$ |
|  | From ADIDATA Rising Edge | $\begin{gathered} 0.3 \\ 300 \\ \\ 0.25 \\ 250 \\ 0 \\ \\ 1.7 \\ 300 \\ \hline \end{gathered}$ |  | $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{s}$ <br> ns <br> ns <br> $\mu \mathrm{s}$ <br> ns |
| OUTPUT PROPAGATION DELAY IP <br> ${ }^{t}{ }^{\text {pdiA }}, t_{\text {pdoA }}$ <br> DCK <br> $t_{\text {pd1B }}, t_{p d 0 B}$ <br> $t_{p d 1}, t_{p d o}$ <br> AD/DATA <br> $t_{\text {pdi }}, t_{\text {pdo }}$ <br> SO, SK <br> $t_{\text {pd1 }}, t_{p d 0}$ <br> All Other Outputs | Test Condition: $C_{L}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ $\begin{aligned} & R_{L}=2.4 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5.0 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.94 \\ & 0.94 \\ & 375 \\ & 300 \\ & \\ & 1.0 \\ & 1.4 \\ & \hline \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> ns <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ |
| MICROBUS TIMING <br> Read Operation <br> Chip Select Stable Before $\overline{R D}$-tCSR <br> Chip Select Hold Time for $\overline{\mathrm{RD}} \mathrm{I}_{\text {RCS }}$ <br> RD Pulse Width-tpR <br> Data Delay from RD-trD <br> RD to Data Floating-tDF <br> Write Operation <br> Chip Select Stable Before WR-tcsw <br> Chip Select Hold Time for WR-iwcs <br> WR Pulse Width-tww <br> Data Set-Up Time for WF-tDW <br> Data Hold Time for WR-twp <br> INTR Transition Time from WR-IWI | $C_{L}=100 \mathrm{pF}, V_{C c}=5 \mathrm{~V} \pm 5 \%$ TRI-STATE outputs | $\begin{gathered} 65 \\ 20 \\ 400 \\ \\ \\ 65 \\ 20 \\ 400 \\ 320 \\ 100 \end{gathered}$ | $700$ |  |

Note 2: Duty Cycle $={ }^{t w} /\left(t_{W I}+t_{w o}\right)$.
Note 3: See Figure for additional I/O Characteristics.
Note 4: VCC voltage change must be less than 0.5 V in a 1 ms period to maintaln proper operation.
Note 5: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.

## Connection Diagram




TL/DD/6918

Top View
FIGURE 2
Order Number COP404N See NS Package Number N48A

## Timing Diagram



## Functional Description

The COP404 is a ROMless microcontroller for emulating the COP440 or for stand-alone applications. Please refer to the COP440 description for detail functional description. The following describes functions that are unique to the COP404 or are different from those in COP440. Figures 1 and 2 show the COP404 block diagram and pin-out.

## PROGRAM MEMORY

Program memory consists of 2048 bytes of external memory (on-chip in the COP440) that can be accessed through the IP port. See External Memory Interface below.

## D PORT

The D3-D0 outputs are missing from this 48 -pin package, but may be recovered through the $\mathbb{I P}$ port (see External Memory Interface below). Note that the recovered signals have the same timing but different output drive capability as those from the COP440 (see D Port Characteristics below).

## MICROBUS AND ZERO-CROSSING DETECT INPUT OPTION

The MICROBUS compatible I/O, selected by a mask option on the COP440, is selected by tying the $\overline{M B}$ pin directly to ground. When the MICROBUS compatible I/O is not desired, the $\overline{M B}$ pin should be tied to $V_{C C}$. Note that none of the IN inputs are Hi-Z. Since zero-crossing detect input (used by INIL instruction and zero-crossing interrupt feature) is chosen for IN1, the IN1 input " 1 " level for ININ instruction, IN1 interrupt, and MICROBUS input is 3V. Even though the MICROBUS option and zero-crossing detector option appear on the COP404, they are mutually exclusive on the COP440.

## OSCILLATOR

CKI is an external clock input signal. The clock frequency is divided by 16 to give the execution frequency.

## CKO PIN OPTIONS

Two different CKO functions of the COP440 are available on the COP404. VRAM supplies power to the lower four registers of RAM, and CKOI is an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction.

## EXTERNAL MEMORY INTERFACE

The COP404 is designed for use with an external program memory. This memory may be implemented using any devices having the following characteristics:

1. Random addressing
2. TTL-compatible TRI-STATE outputs
3. TTL-compatible inputs
4. Access time $=450 \mathrm{~ns}$ maximum

Typically these requirements are met using bipolar or MOS PROMs.

Figure 3 shows the timings for IP port and the external memory interface clocks-DCK and AD/DATA. While DCK is low, the upper three address bits, P10-P8, of the next instruction to be executed appear at IP2-IPO respectively; D3-D0 appear at IP7-IP4 and IP3 contains the SKIP output used by the COPS Program Development System (PDS). The rising edge of DCK clocks these data into D flip-flops, e.g., 74LS374. The timing of D port data is then the same for COP404 and COP440. After DCK has risen to a " 1 " level, the remaining address bits (P7-P0) appear at IP7-IP0. The falling edge of AD/ $\overline{D A T A}$ latches these data into flowthrough latches, e.g., 74LS373. The latched addresses provide the inputs to the external memory. When AD/DATA goes low, the IP outputs are disabled and the IP lines become program memory inputs from the external memory. Note that DCK has a duty cycle of about $50 \%$ and AD/DATA has a duty cycle of about $75 \%$. Figure 4 shows how to emulate the COP440 using a COP404 and an EPROM as the external memory.

## I/O OPTIONS

All inputs except IN1 and CKI have on-chip depletion load devices to $\mathrm{V}_{\mathrm{CC}}$. IN1 has a resistive load to GND due to the zero-crossing input. CKI is a $\mathrm{Hi}-\mathrm{Z}$ input.
G and H ports have standard outputs. L and R ports have TRI-STATE outputs. IP port, DCK, AD/ $\overline{D A T A}$, SO and SK have push-pull outputs.

## LED DRIVE

The TRI-STATE outputs of $L$ port may be used to drive the segments of an LED display. External current limiting resistors of $100 \Omega$ must be connected between the L outputs and the LED segments.

## D PORT CHARACTERISTICS

Since the D port is recovered through an external latch, the output drive is that of the latch and not that of COP440. Using the set-up as shown in Figure 4, at an output " 0 " level of 0.4 V , the 74LS374 may sink 10 times as much current as the COP440. At an output " 1 " level of 2.4 V , the 74LS374 may source 10 times as much current as the COP440. On the other hand, the output " 1 " level of 74LS374 latch does not go to $V_{C C}$ without an external pull-up resistor. In order to better approximate the COP440 output characteristics, add a 74C906 buffer to the output of the 74LS374, thus emulating an open drain D output. A pull-up resistor of 10k should be added to the input of the buffer. To emulate the standard output, add a pull-up resistor between 2.7 k and 15 k to the output of the 74C906.


## Option Table

## COP404 MASK OPTIONS

The following COP440 options have been implemented in the COP404.

| Option Value |  | Comment |
| :--- | :--- | :--- |
| Option $1-2$ | $=3$ | L outputs are TRI-STATE |
| Option 3 | $=0$ | SI has load to VCC |
| Option 4 | $=2$ | SO is push-pull output |
| Option 5 | $=2$ | SK is push-pull output |
| Option 6 | $=0$ | INO has load to VCC |
| Option 7 | $=0$ | IN3 has load to VCC |
| Option $8-11$ | $=0$ | G outputs are standard |
| Option 12-15 | $=0$ | H outputs are standard |
| Option 16-19 | $=$ N/A | D outputs are derived from external |
|  |  | latch, see Figure 4 |
| Option 20 | $=$ N/A | GND-No option |
| Option 21 | $=1,2$ | CKO is replaced by VRAM and CKOI |

Option Value
Option $22=0 \quad$ CKI is input clock divided by 16
Option $23=0$ RESET has load to VCC
Option 24-31 $=3 \quad$ R outputs are TRI-STATE
Option 32-35 $=3$ L outputs are TRI-STATE
Option $36=2 \quad \mathrm{IN} 1$ is zero-crossing detect input
Option $37=0 \quad$ IN2 has load to $V_{C C}$
Option 38-39 $=3 \quad$ L outputs are TRI-STATE
Option $40=\mathrm{N} /$ A $\mathrm{V}_{\text {CC- }}$ No option available
Option $41=0,1$ MICROBUS option is pin selectable
Option 42-48 $=0 \quad$ Inputs have standard TTL levels
Option $49=$ N/A No option available
Option $50=$ N/A 48-pin package

## 気

National Semiconductor

## COP404C ROMless CMOS Microcontrollers

## General Description

The COP404C ROMless Microcontroller is a member of the COPSTM family, fabricated using double-poly, silicon gate CMOS (microCMOS) technology. The COP404C contains CPU, RAM, I/O and is identical to a COP444C device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data The COP404C can be configured, by means of external pins, to function as a COP444C, a COP424C, or a COP410C. Pins have been added to allow the user to select the various functional options that are available on the family of mask-programmed CMOS parts. The COP404C is primarily intended for use in the development and debug of a COP program for the COP444C/445C, COP424C/425C, and COP410C/411C devices prior to masking the final part. The COP404C is also appropriate in low volume applications or when the program might be changing.

## Features

- Accurate emulation of the COP444C, COP424C and COP410C
- Lowest Power Dissipation ( $50 \mu \mathrm{~W}$ typical)
- Fully static (can turn off the clock)
- Power saving IDLE state and HALT mode
- $4 \mu$ s instruction time, plus software selectable clocks
- $128 \times 4$ RAM, addresses $2 k \times 8$ ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack

E Single supply operation (2.4V to 5.5 V )

- Programmable read/write 8 -bit timer/event counter
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE outputs
- LSTTL/CMOS compatible
- MICROBUSTM compatible
- Software/hardware compatible with other members of the COP400 family

Block Diagram


TL/DD/5530-1
FIGURE 1. Block Dlagram

## Absolute Maximum Ratings

| Supply Voltage | 6 V | Operating temperature range | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |
| Voltage at any pin | -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ | Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Total Allowable Source Current | 25 mA | Lead temperature (soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| Total Allowable Sink Current | 25 mA |  |  |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 5) | peak to peak | 2.4 | $\begin{gathered} 5.5 \\ 0.1 V_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Supply Current (Note 1) | $\begin{aligned} & V_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=64 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=16 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=4 \mu \mathrm{~s} \\ & \left(T_{\mathrm{C}}\right. \text { is instruction cycle time) } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 120 \\ 700 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| HALT Mode Current (Note 2) | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~F}_{I N}=0 \mathrm{kHz}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 20 \\ 6 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Voltage Levels RESET, DO (clock input) CKI <br> Logic High <br> Logic Low <br> All other inputs (Note 7) <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Input Pull-up current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0$ | 30 | 330 | $\mu \mathrm{A}$ |
| $\mathrm{Hi}-\mathrm{Z}$ input leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input capacitance <br> (Note 4) |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation <br> Logic High <br> Logic Low <br> CMOS Operation <br> Logic High <br> Logic Low | Standard outputs $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2.7 \\ v_{C C}-0.2 \end{gathered}$ | $0.4$ $0.2$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Output current levels Sink (Note 6) <br> Source (Standard option) <br> Source (Low current option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \end{aligned}$ | $\begin{gathered} 1.2 \\ 0.2 \\ 0.5 \\ 0.1 \\ 30 \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} 330 \\ 80 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source current per pin (Note 6) |  |  | 5 | mA |
| Allowable Loading on CKOH |  |  | 100 | pF |
| Current needed to over-ride HALT <br> (Note 3) <br> To continue <br> To halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=2 \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{I N}=7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{gathered} .7 \\ 1.6 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| TRI-STATE leakage current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP404C

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{C}^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle | $\mathrm{V}_{C C} \geq 4.5 \mathrm{~V}$ | 4 | DC | $\mu \mathrm{s}$ |
| Time ( $\mathrm{t}_{\mathrm{c}}$ ) | $4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V}$ | 16 | DC | $\mu \mathrm{s}$ |
| Operating CKI | $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | DC | 1.0 | MHz |
| Frequency | $4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V}$ | DC | 250 | kHz |
| Duty Cycle (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ | 40 | 60 | \% |
| Rise Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 60 | ns |
| Fall Time (Note 4) | $\mathrm{f}_{1}=4 \mathrm{MHz}$ external clock |  | 40 | ns |
| Instruction Cycle | $\mathrm{R}=30 \mathrm{k}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  |  |
| Time using D0 as a | $\mathrm{C}=82 \mathrm{pF}$ | 8 | 16 | $\mu \mathrm{S}$ |
| RC Oscillator Dual- |  |  |  |  |
| Clock Input (Note 4) |  |  |  |  |
| INPUTS: (See Fig. 3) ${ }^{\prime}$ setup <br> $t_{\text {HOLD }}$ | G Inputs <br> SI Input <br> IP Input <br> All Others <br> $V_{C C} \geq 4.5 \mathrm{~V}$ <br> $4.5 \mathrm{~V}>\mathrm{V}_{\mathrm{CC}} \geq 2.4 \mathrm{~V}$$\quad \quad \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{T}_{\mathrm{c}} / 4+.7 \\ 0.3 \\ 1.0 \\ 1.7 \\ 0.25 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ $\mu \mathrm{S}$ $\mu \mathrm{s}$ |
| OUTPUT PROPAGATION DELAY | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K}$ |  |  |  |
| $\begin{aligned} & \text { IP7-IP0, A10-A8, SKIP } \\ & \text { tPD1, }^{2} \text { tPD0 } \end{aligned}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} 1.94 \\ 7.75 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \mathrm{AD} / \overline{\mathrm{DATA}} \\ & \text { tpD }^{2}, \mathrm{t}_{\mathrm{PDO}} \end{aligned}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{\mathrm{CC}} \geq 2.4 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 375 \\ 1.5 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{ns} \\ \mu \mathrm{~s} \end{array}$ |
| ALL OTHER OUTPUTS tPD1, tPDO | $\begin{aligned} & V_{C C}>4.5 \mathrm{~V} \\ & 4.5 \mathrm{~V}>V_{C C} \geq 2.4 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROBUS TIMING <br> Read Operation (Fig. 4) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ |  |  |  |
| Chip select stable before $\overline{\mathrm{RD}}-\mathrm{t}_{\text {CSR }}$ |  | 65 |  | ns |
| Chip select hold time for $\overline{\mathrm{RD}}-\mathrm{t}_{\text {RCS }}$ |  | 20 |  | ns |
| $\overline{\mathrm{RD}}$ pulse width - $\mathrm{t}_{\mathrm{RR}}$ |  | 400 |  | ns |
| Data delay from $\overline{\mathrm{RD}}$ - $\mathrm{t}_{\mathrm{RD}}$ |  |  | 375 | ns |
| $\overline{R D}$ to data floating - $t_{\text {DF }}$ (Note 4) |  |  | 250 | ns |
| Write Operation (Fig. 5) |  |  |  |  |
| Chip select stable before $\overline{\mathrm{WR}}$ - $\mathrm{t}_{\text {csw }}$ |  | 65 |  | ns |
| Chip select hold time for WR - twCS |  | 20 |  | ns |
| WR pulse width - ${ }_{\text {WWW }}$ |  | 400 |  | ns |
| Data set-up time for $\overline{W R}$ - $t_{\text {DW }}$ |  | 320 |  | ns |
| Data hold time for WR - twD |  | 100 |  | ns |
| INTR transition time from $\overline{W R}-\mathrm{t}_{\text {WI }}$ |  |  | 700 | ns |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI and all other pins pulled up to Vcc with $20 k$ resistors. See current drain equation on page 16.
Note 2: Test conditions: All inputs tied to $V_{C C}$ L lines in TRI-STATE mode and tied to Ground; all outputs tied to Ground.
Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to flip the HALT flip-flop.
Note 4: This parameter is only sampled and not $100 \%$ tested. Variation due to the device included.
Note 5: Voltage change must be less than 0.5 volts in a 1 ms period.
Note 6: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}$ to prevent entering test mode.
Note 7: $\overline{M B}$, TIN, $\overline{D U A L}, \overline{S E L 10}, \overline{S E L 20}$, input levels at $V_{C C}$ or $V_{S S}$.

## Connection Diagram



Order Number COP404CN
See NS Package Number N48A

Pin Descriptions

| $\quad$ PIn |
| :--- |
| VCC |
| VSS |
| CKI |
| RS |
| CKOI |
| LO-L7 |
| G0-G3 |
| D1-D3 |
| DO |
|  |
| INO-IN3 |
| SO |
| SI |
| SK |
| IPO-IP7 |
| AB, A9, A10 |
| SKIP |
| AD/ $\overline{D A T A ~}$ |
| MB |
| CKOH |
| $\overline{D U A L ~}$ |
| TIN |
| SEL10 |
| SEL20 |
| UNUSED |

Description
Most positive voltage Ground Clock input Reset input General purpose input 8 TRI-STATE I/O 4 general purpose I/O 3 general purpose outputs Either general purpose output or Dual-Clock RC input 4 general purpose inputs Serial data output Serial data input Serial data clock output I/O for ROM address and data 3 address outputs Skip status output Clock output MICROBUS select input Halt I/O pin Dual-Clock select input Timer input select pin COP410C emulation select input COP424C emulation select input Ground

FIGURE 2

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 ", when a bit is reset, it is a logic "0".

## PROGRAM MEMORY

Program Memory consists of a 2048-byte external memory (typically PROM). Words of this memory may be program instructions, constants or ROM addressing data.
ROM addressing is accomplished by a 11 -bit PC register which selects one of the 8 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt
pushes the next PC address into the stack. Each return pops the stack back into the PC register.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of $16 \times 4$-bit digits. RAM addressing is implemented by a 7 -bit B register whose upper 3 bits ( $\mathrm{B}_{\mathrm{r}}$ ) select 1 of 8 data registers and lower 4 bits ( $B_{d}$ ) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or $T$ counter or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions. The $\mathrm{B}_{\mathrm{d}}$ register also serves as a source register for 4-bit data sent directly to the D outputs.

## Timing Diagrams



FIGURE 3. Input/Output TIming


## Functional Description

## INTERNAL LOGIC

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the $\mathrm{B}_{\mathrm{r}}$ and $\mathrm{B}_{\mathrm{d}}$ portions of the B register, to load and input 4 bits of the 8 -bit Q latch or T counter, L I/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.
The 8 -bit T counter is a binary up counter which can be loaded to and from $M$ and $A$ using CAMT and CTMA instructions. This counter may be operated in two modes: as a timer if TIN pin is tied to Ground or as an external event counter if TIN pin is tied to $\mathrm{V}_{\mathrm{CC}}$. When the T counter overflows, an overflow flag will be set (see SKT and IT instructions below). The $T$ counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 10a.
Four general-purpose inputs, IN3-INO, are provided. IN1, IN2 and IN3 may be selected (by pulling MB pin low) as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUS application.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of $B_{d}$. In the dual clock mode, DO latch controls the clock selection (see dual oscillator below).
The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G0 may be selected as an output for MICROBUS applications.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from M and A , as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. With the MICROBUS option selected, $Q$ can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.
The 8 L drivers, when enabled, output the contents of latched Q data to the LI/O port. Also, the contents of L may be read directly into $A$ and M. As explained above, the M1CROBUS option allows L I/O port data to be latched into the $Q$ register.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRETM I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with $A$.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

EN is an internal 4-bit register loaded by the LEl instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:
0 . The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output equals the value of EN3. With ENO reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK outputs SKL ANDed with the instruction cycle clock.

1. With EN1 set, interrupt is enabled. Immediately following an interrupt, EN1 is reset to disable further interrupts.
2. With EN2 set, the L drivers are enabled to output the data in $Q$ to the L I/O port. Resetting EN2 disables the L drivers, placing the L I/O port in a high-impedance input state.
3. EN3, in conjunction with ENO, affects the SO output. With ENO set (binary counter option selected) SO will output the value loaded into EN3. With ENO reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ".

## INTERRUPT

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once recognized as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.
b. An interrupt will be recognized only on the following conditions:

1. EN1 has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide has occurred on the IN1 input.
3. A currently executing instruction has been completed.

TABLE I. ENABLE REGISTER MODES - BITS ENO AND EN3

| ENO | EN3 | SIO | SI | SO | SK |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | Shift Register | Input to Shift <br> Register <br> Input to Shift | 0 | Serial |

## Functional Description (Continued)

4. All successive transfer of control instructions and successive LBIs have been completed (e.g. if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of an ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt service routine, since their popping of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The instruction at hex address OFF must be a NOP.
e. An LEI instruction may be put immediately before the RET instruction to re-enable interrupts.

## MICROBUS INTERFACE

With $\overline{M B}$ pin tied to Ground, the COP404C can be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). IN1, IN2 and IN3 general purpose inputs become MICROBUS compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes $\overline{R D}$ - a logic " 0 " on this input will cause $Q$ latch data to be enabled to the $L$ ports for input to the $\mu \mathrm{P}$. IN2 becomes $\overline{C S}$ - a logic " 0 " on this line selects the COP404C and the $\mu \mathrm{P}$ peripheral device by enabling the operation of the $\overline{R D}$ and WR lines and allows for the selection of one of several peripheral components. IN3 becomes WR - a logic " 0 " on this line will write bus data from the L ports to the Q latches for input to the COP404C. GO becomes INTR a "ready" output, reset by a write pulse from the $\mu \mathrm{P}$ on the WR line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP404C.
This option has been designed for compatibility with National's MICROBUS - a standard interconnect system for 8 -bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication). The


TL/DD/5530-7
FIGURE 6. MICROBUS OptIon Interconnect
functioning and timing relationships between the signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection of the COP404C to the MICROBUS is shown in Figure 6.

## INITIALIZATION

The external RC network shown in Figure 7 must be connected to the $\overline{\text { RESET }}$ pin for the internal reset logic to initialize the device upon power-up. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $V_{C c}$. Initialization will occur whenever a logic " 0 " is applied to the $\overline{\text { RESET }}$ input, providing it stays low for at least three instruction cycle times.
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL latch is set, thus enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).


FIGURE 7. Power-Up Circuit
TIMER
There are two modes selected by $\overline{\mathrm{TIN}}$ pin:
a) Time-base counter ( $\overline{\mathrm{TIN}}$ pin low). In this mode, the instruction cycle frequency generated from CKI passes through a 2 -bit divide-by- 4 prescaler. The output of this prescaler increments the 8 -bit $T$ counter thus providing a 10 -bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset. For example, using a 1 MHz crystal, the instruction cycle frequency of 250 kHz (divide by 4 ) increments the 10 -bit timer every $4 \mu \mathrm{~S}$. By presetting the counter and detecting overflow, accurate timeouts between $16 \mu \mathrm{~S}$ ( 4 counts) and 4.096 mS (1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.
b) External event counter ( $\overline{\mathrm{TIN}}$ pin high). In this mode, a lowgoing pulse (" 1 " to " 0 ") at least 2 instruction cycles wide on the IN2 input will increment the 8 -bit $T$ counter.
Note: the IT instruction is not allowed in this mode.

## HALT MODE

The COP404C is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by two other ways (see Figure 8):

- Software HALT: by using the HALT instruction.
- Hardware HALT: by using the HALT I/O port CKOH. It is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing CKOH high the


## Functional Description (Continued)

chip will stop as soon as CKI is high and CKOH output will stay high to keep the chip stopped if the external driver returns to high impedance state.
Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. All information is retained until continuing.
The chip may be awakened by one of two different methods:

- Continue function: by forcing CKOH low, the system clock will be re-enabled and the circuit will continue to operate from the point where it was stopped. CKOH will stay low.
- Restart: by forcing the RESET pin low (see Initialization)
The HALT mode is the minimum power dissipation state.
Note: if the user has selected dual-clock ( $\overline{\mathrm{DUAL}}$ pin tied to Ground) AND is forcing an external clock on DO pin AND the COP404C is running from the D0 clock, the HALT mode - either hardware or software - will NOT be entered. Thus, the user should switch to the CKI clock to HALT. Alternatively, the user may stop the DO clock to minimize power.


## Oscillator Options

There are two basic clock oscillator configurations available as shown by Figure 9.

- CKI oscillator: CKI is configured as a LSTTL compatible input external clock signal. The external frequency is divided by 4 to give the instruction cycle time.
- Dual oscillator. By tying DUAL pin to Ground, pin DO is now a single pin RC controlled Schmitt trigger oscillator input. The user may software select between the

D0 oscillator (the instruction cycle time equals the D0 oscillation frequency divided by 4) by setting the DO latch high or the CKI oscillator by resetting DO latch low.
Note that even in dual clock mode, the counter, if used as a time-base counter, is always connected to the CKI oscillator.
For example, the user may connect up to a 1 MHz RC circuit to DO for faster processing and a 32 kHz external clock to CKI for minimum current drain and time keeping.
Note: CTMA instruction is not allowed when the chip is running from D0 clock.
Figures 10a and 10b show the timer and clock diagrams with and without Dual-Clock.


Note: 15k $\leq$ R $\leq 150 k$
$50 \mathrm{pF} \leq \mathrm{C} \leq 150 \mathrm{pF}$
FIGURE 9. Dual-Oscillator Component Values


FIGURE 8. HALT Mode


FIGURE 10a. Clock and Timer Block Dlagram without Dual-Clock


Figure 10b. Clock and TImer Block Dlagram with Dual-Clock

## External Memory Interface

The COP404C is designed for use with an external Program Memory.
This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. LSTTL or CMOS-compatible TRI-STATE outputs
3. LSTTL or CMOS-compatible inputs
4. access time $=1.0 \mu \mathrm{~s}$ max.

Typically, these requirements are met using bipolar PROMs or MOS/CMOS PROMs, EPROMs or E2PROMs.
During operation, the address of the next instruction is sent out on A10, A9, A8 and IP7 through IP0 during the time that AD/DATA is high (logic " 1 " = address mode). Address data on the IP lines is stored into an external latch on the high-tolow transition of the AD/DATA line; A10, A9 and A8 are dedicated address outputs, and do not need to be latched. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that AD/ $\overline{D A T A}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or data input. A simplified block diagram of the external memory interface is shown in Figure 11.


TL/DD/5530-13
FIGURE 11. External Memory Interface to COP404C

## COP404C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.
Table III provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

## Table II. Instruction Set Table Symbols

Symbol

## Definition

Internal Architecture Symbols
A 4-bit Accumulator
B 7-bit RAM address register
$\mathrm{Br} \quad$ Upper 3 bits of B (register address)
Bd Lower 4 bits of B (digit address)
C 1-bit Carry register
D 4-bit Data output port
EN 4-bit Enable register
G 4-bit General purpose I/O port
IL two 1-bit (INO and IN3) latches
IN 4-bit input port
L 8-bit TRI-STATE I/O port
M 4-bit contents of RAM addressed by B
PC 11-bit ROM address program counter
Q. 8-bit latch for $L$ port

SA 11-bit Subroutine Save Register A
SB 11-bit Subroutine Save Register B
SC 11-bit Subroutine Save Register C
SIO 4-bit Shift register and counter
SK Logic-controlled clock output
SKL 1-bit latch for SK output
T 8-bit timer
Instruction operand symbols
d 4 -bit operand field, $0-15$ binary (RAM digit select)
r 3-bit operand field, 0-7 binary (RAM register select)
a 11-bit operand field, 0-2047
y 4-bit operand field, 0-15 (immediate data)
RAM(x) RAM addressed by variable $x$
ROM(x) ROM addressed by variable $x$
Operational Symbols

| + | Plus |
| :--- | :--- |
| - | Minus |
| $->$ | Replaces |
| $\langle->$ | is exchanged with |
| $=$ | Is equal to |
| - |  |
| A | one's complement of A |
| $\oplus$ | exclusive-or |
| : | range of values |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex <br> Code |  | Data Flow | Skip <br> Conditions | Description |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | \|0011|0000| | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | \|0011|0001| | $A+\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| ADT |  | 4 A | \|0011|0001| | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | \|0101| y | $A+y \rightarrow A$ | Carry | Add Immediate. Skip on Carry ( $y \neq 0$ ) |
| CASC |  | 10 | \|0001|0000| | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Compliment and Add with Carry, Skip on Carry |
| CLRA |  | 00 | \|0000|0000| | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | \|0100|0000| | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones complement of A to A |
| NOP |  | 44 | \|0100|0100| | None | None | No Operation |
| RC |  | 32 | \|0011|0010| | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | \|0010|0010| | $" 1 " \rightarrow C$ | None | Set C |
| XOR |  | 02 | [0000\|0010| | $A \oplus \operatorname{RAM}(B) \rightarrow A$ | None | Exclusive-OR RAM with A |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | $\|1111\| 1111 \mid$ | $\mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{PC}_{7: 0}$ | None | Jump Indirect (note 2) |
| JMP | a | 6- | \|0110|0|a ${ }^{10: 8} \mid$ | $a \rightarrow P C$ | None | Jump |
| JP | a | - | $\begin{aligned} & \|1\| a_{6: 0} \mid \\ & \text { (pages 2,3 only) } \end{aligned}$ | $\mathrm{a} \rightarrow \mathrm{PC}_{6: 0}$ | None | Jump within Page (Note 3) |
|  |  |  | \|11| $a_{5: 0}$ \| (all other pages) | $\mathrm{a} \rightarrow \mathrm{PC}_{5: 0}$ |  |  |
| JSRP | a | - | \|10| a5:0 | | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 4) |
| JSR | a | 6- | $\left\lvert\, \begin{aligned} & 0110\|1\| a_{10: 8} \mid \\ & a_{7: 0} \mid \end{aligned}\right.$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | \|0100|1000| | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | \|0100|1001| | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| HALT |  | 33 | \|0011|0011| |  | None | HALT processor |
|  |  | 38 | [0011\|1000| |  |  |  |
| IT |  | 33 | \|0011|0011| |  |  | IDLE till timer |
|  |  | 39 | \|0011|1001| |  | None | overflows then continues |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMT |  | 33 | \|0011|0011| | $A \rightarrow T_{7: 4}$ |  |  |
|  |  | 3F | \|0011|1111| | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{T}_{3: 0}$ | None | Copy A, RAM to T |
| CTMA |  | 33 | \|0011|0011| | $\mathrm{T}_{7: 44} \rightarrow \mathrm{RAM}(\mathrm{B})$ |  |  |
|  |  | 2 F | \|0010|1111| | $\mathrm{T}_{3: 0} \rightarrow \mathrm{~A}$ | None | Copy T to RAM, A |
| CAMQ |  | 33 | \|0011|0011| | $A \rightarrow Q_{7: 4}$ | None | Copy A, RAM to Q |
|  |  | 3 C | \|0011|1100| | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{Q}_{3: 0}$ |  |  |
| CQMA |  | 33 | \|0011|0011| | $\mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Copy Q to RAM, A |
|  |  | 2 C | \|0010|1100| | $\mathrm{Q}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| LD | r | -5 | \|00|r|0101| | RAM $(B) \rightarrow A$ | None | Load RAM into $A$, |
|  |  |  | ( $r=0: 3)$ | $\mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br}$ |  | Exclusive-OR Br with r |
| LDD | r,d | 23 | $\begin{aligned} & \|0010\| 0011 \mid \\ & \|0\| \mathbf{r}\|\mathrm{d}\| \end{aligned}$ | RAM(r,d) $\rightarrow$ A | None | Load A with RAM pointed to direct by r,d |
| LQID |  | BF | \|1011|1111| | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8, \mathrm{~A}, \mathrm{M})} \rightarrow \mathrm{Q}\right. \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 2) |
| RMB | 0 | 4 C | \|0100|1100| | $0 \rightarrow$ RAM $(\mathrm{B})_{0}$ | None | Reset RAM Bit |
|  | 1 | 45 | [0100\|0101| | $0 \rightarrow$ RAM $(\mathrm{B})_{1}$ |  |  |
|  | 2 | 42 | \|0100|0010| | $0 \rightarrow$ RAM $(\mathrm{B})_{2}$ |  |  |
|  | 3 | 43 | \|0100|0011| | $0 \rightarrow \operatorname{RAM}(\mathrm{~B})_{3}$ |  |  |

TABLE III. COP404C Instruction Set (Continued)

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMB | 0 | 4D | \|0100|1101| | $1 \rightarrow$ RAM $(B)_{0}$ | None | Set RAM Bit |
|  | 1 | 47 | \|0100|0111| | $1 \rightarrow \operatorname{RAM}(\mathrm{~B})_{1}$ |  |  |
|  | 2 | 46 | \|0100|0110| | $1 \rightarrow \operatorname{RAM}(B)_{2}$ |  |  |
|  | 3 | 48 | \|0100|1011| | $1 \rightarrow$ RAM $(\mathrm{B})_{3}$ |  |  |
| STII | y | 7- | $\|0111\| y \mid$ | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\begin{gathered} \|00\| r\|0110\| \\ (r=0: 3) \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with $r$ |
| XAD | r,d | 23 | $\begin{aligned} & \|0010\| 0011 \mid \\ & \|1\| r\|d\| \end{aligned}$ | $\operatorname{RAM}(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |
| XDS | r | $-7$ | $\begin{gathered} \|00\| r\|0111\| \\ (r=0: 3) \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd. Exclusive-OR Br with $r$ |
| XIS | r | -4 | $\begin{gathered} \|00\| r\|0100\| \\ (r=0: 3) \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with $A$ and Increment Bd, Exclusive-OR Br with r |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB | r,d | 50 | \|0101|0000| | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | 4E | \|0100|1110| | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy 8d to A |
| LBI |  | - | $\begin{gathered} \|00\| r\|(d-1)\| \\ (r=0: 3: \\ d=0,9: 15) \end{gathered}$ <br> or | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 5) |
|  |  | 33 | \|0011/0011| |  |  |  |
|  |  | - | $\|1\| r\|d\|$ <br> (any r , any d) |  |  |  |
| LEI | y | 33 | \|0011|0011| | $y \rightarrow E N$ | None | Load EN Immediate (Note 6) |
|  |  | 6- | \|0110| y $\mid$ |  |  |  |
| XABR |  | 12 | \|0001|0010| | $\mathrm{A} \longleftrightarrow \mathrm{Br}$ | None | Exchange A with Br (Note 7) |

## TEST INSTRUCTIONS

| SKC |  | 20 | \|0010|0000| |  | $\mathrm{C}=$ "1" | Skip if C is True |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SKE |  | 21 | \|0010|0001| |  | $A=\operatorname{RAM}(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | \|0011|0011| |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | \|0010|0001| |  |  | (all 4 bits) |
| SKGBZ |  | 33 | \|0011|0011| | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | \|0000|0001| |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | \|0001|0001| | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | \|0000|0011| | 2nd byle | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | \|0001|0011| |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | \|0000|0001| |  | $\operatorname{RAM}(\mathrm{B})_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | \|0001|0001| |  | $\operatorname{RAM}(\mathrm{B})_{1}=0$ |  |
|  | 2 | 03 | \|0000|0011| |  | RAM $(B)_{2}=0$ |  |
|  | 3 | 13 | \|0001/0011| |  | $\operatorname{RAM}(\mathrm{B})_{3}=0$ |  |
| SKT |  | 41 | \|0100|0001| |  | A time-base counter carry has occured since last test | Skip on Timer (Note 2) |

TABLE III. COP404C Instructlon Set (Continued)

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Skip <br> Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT/OUTPUTINSTRUCTIONS |  |  |  |  |  |  |
| ING |  | 33 | \|0011|0011| | $G \rightarrow A$ | None | Input G Ports to $A$ |
|  |  | 2A | \|0010|1010| |  |  |  |
| ININ |  | 33 | \|0011|0011| | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A |
|  |  | 28 | \|0010|1000| |  |  |  |
| INIL |  | 33 | \|0011|0011| | $\mathrm{IL}_{3}, \mathrm{CKO}, ~ " 0 ", \mathrm{ILO}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | \|0010|1001| |  |  | (Note 2) |
| INL |  | 33 | \|0011|0011| | $\mathrm{L}_{7: 4} \rightarrow$ RAM (B) | None | Input L Ports to RAM, A |
|  |  | 2E | \|0010|1110| | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | \|0011|0011| | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
|  |  | 3E | \|0011|1110| |  |  |  |
| OGI | $y$ | 33 | \|0011|0011| | $y \rightarrow G$ | None | Output to G Ports |
|  |  | 5- | \|0101| y | |  |  | Immediate |
| OMG |  | 33 | \|0011|0011| | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
|  |  | 3A | \|0011|1010| |  |  |  |
| XAS |  | 4F | \|0100|1111| | A S SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered O to N where O signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (lett-most) bit of the 4 -bit A register.
Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Mote 4: A JSPP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of $\mathrm{B}(\mathrm{Bd})$ with the value $\left.9(1001)_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

```
Note 7: If SELRO =1, A \longrightarrowBr(0 A A )
    If SELEOD = 0, A \longleftrightarrow Br (0,0 \longrightarrowA3, A2).
```


## Description of Selected Instructions xas instruction

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/seri-al-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

## LOID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11 -bit word PC10: PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow$ SA $\rightarrow$ SB $\rightarrow$ SC) and replaces the least significant 8 bits of the PC as follows: A
$\rightarrow \mathrm{PC}(7: 4), \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}(3: 0)$, leaving $\mathrm{PC}(10), \mathrm{PC}(9)$ and $P C(8)$ unchanged. The ROM data pointed to by the
new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes $S B \rightarrow S C$, the previous contents of SC are lost.
Note: LQID uses 2 instruction cycles if executed, one if skipped.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11 -bit word, PC10: 8, A, M. PC10, PC9 and PC8 are not affected by JID.
Note: JID uses 2 instruction cycles if executed, one if skipped.

## Description of Selected Instructions

 SKT INSTRUCTIONThe SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal
Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

CAMT ; load T counter
SKT ; skip if overflow flag is set and reset it
NOP

## IT INSTRUCTION

The IT (idie till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. IT instruction is not allowed if the $T$ counter is used as an external event counter (TIN pin tied to $\mathrm{V}_{\mathrm{CC}}$ ).

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILO, CKOI and 0 into A. The IL3 and ILO latches are set if a lowgoing pulse (" 1 " to " 0 ") has occurred on the IN3 and INO inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and ILO into A3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and INO lines. The state of CKOI is input into A2. A 0 is input into A1. IL latches are cleared on reset.
Instruction Set Notes
a. The first word of a program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
c. The ROM is organized into pages of 64 words each. The Program Counter is a 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address 0FF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.

## Power Dissipation

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, for minimum power dissipation, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. For
example, an RC oscillator on DO will draw more current than a square wave clock input since it is a slow rising signal.
If using an external square wave oscillator, the following equation can be used to calculate the COP404C operating current drain:

$$
I_{c o}=I q+V \times 40 \times F_{i}+V \times 1400 \times F_{i} / 4
$$

where:
$I_{c o}=$ chip operating current drain in microamps
$\mathrm{I}_{\mathrm{q}}=$ quiescent leakage current (from curve)
$F_{i}=$ CKI frequency in MegaHertz
$\mathrm{V}=$ chip $\mathrm{V}_{\mathrm{CC}}$ in volts
For example at 5 volts $V_{C C}$ and 400 kHz :

$$
\begin{aligned}
& I_{C O}=20+5 \times 40 \times .4+5 \times 1400 \times .4 / 4 \\
& I_{C O}=20+80+700=800 \mu \mathrm{~A}
\end{aligned}
$$

at 2.4 volts $V_{\mathrm{CC}}$ and 30 kHz :

$$
\begin{aligned}
& I_{c o}=6+2.4 \times 40 \times .03+2.4 \times 1400 \times .03 / 4 \\
& I_{c O}=6+2.88+25.2=34.08 \mu \mathrm{~A}
\end{aligned}
$$

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

$$
I_{C i}=I_{q}+V \times 40 \times F_{i}
$$

For example, at 5 volts $\mathrm{V}_{\mathrm{CC}}$ and 400 kHz

$$
\mathrm{I}_{\mathrm{ci}}=20+5 \times 40 \times .4=100 \mu \mathrm{~A}
$$

The total average current will then be the weighted average of the operating current and the idle current:

$$
I t a=I \operatorname{co} \times \frac{T o}{T 0+T i}+I c i \times \frac{T i}{T o+T i}
$$

where:

$$
\begin{aligned}
& I_{\mathrm{ta}}=\text { total average current } \\
& \mathrm{I}_{\mathrm{co}}=\text { operating current } \\
& \mathrm{I}_{\mathrm{ci}}=\text { idle current } \\
& \mathrm{T}_{\mathrm{O}}=\text { operating time } \\
& \mathrm{T}_{\mathrm{i}}=\text { idle time }
\end{aligned}
$$

## I/O OPTIONS

COP404C outputs have the following configurations, illustrated in Figure 12.
a. Standard - A CMOS push-pull buffer with an N -channel device to ground in conjunction with a P-channel device to $\mathrm{V}_{\mathrm{CC}}$, compatible with CMOS and LSTTL. (Used on SO, SK, AD/ $\overline{D A T A}$, SKIP, A10:8 and D outputs.)
b. Low Current - This is the same configuration as a. above except that the sourcing current is much less. (Used on G outputs.)
c. Standard TRI-STATE L Output - A CMOS output buffer similar to a. which may be disabled by program control. (Used on L outputs.)
All inputs have the following configuration:
d. Input with on chip load device to $\mathrm{V}_{\mathrm{CC}}$. (Used on CKOI.)
e. HI-Z input which must be driven by the users logic. (Used on CKI, $\overline{R E S E T}, \mathrm{IN}, \mathrm{SI}$, $\overline{\mathrm{DUAL}}, \overline{\mathrm{TIN}}, \overline{\mathrm{MB}}, \overline{\mathrm{SEL} 10}$ and SEL20 inputs.)
All output drivers use one or more of three common devices numbered 1 to 3 . Minimum and maximum current (loUt and $V_{\text {OUT }}$ ) curves are given in Figure 13 for each of these devices to allow the designer to effectively use these I/O configurations.

a. Standard Push-Pull Output

b. Low Current Push-Pull Output

c. Standard TRI-STATE "L" Output

d. Input with Load

e. Hi-Z Input
TL/DD/5530-15

FIGURE 12. Input/Output Configurations

## Typical Performance Characteristics





Low Current Option Maximum Source Current



FIGURE 13. Input/Output Characteristics

## Emulation

The COP404C may be used to exactly emulate the COP444C/445C, COP424C/425C, and COP410C/411C. However, the Program Counter always addresses 2 k of external ROM whatever chip is being emulated. Figure 14 shows the interconnect to implement a hardware emulation. This connection uses a NMC27C16 EPROM as external
memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.


FIGURE 14. COP404C Used To Emulate A COP444C

## Emulation (Continued)

When AD/ $\overline{\text { DATA }}$ turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. A10, A9 and A8 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)

- CKI is divided by 4. Other divide-by are emulated by external divider.
- CKO can be emulated as a general purpose input by using CKOI or as a Halt I/O port by using CKOH.
- $\overline{M B}$ pin can be pulled low if the MICROBUS feature of the COP444C and COP424C is needed. Othewise it should be high.
- DUAL pin can be pulled low if the Dual-Clock feature of the COP444C and COP424C is needed. Otherwise it should be high.
- $\overline{\mathrm{TIS}}$ pin controls the input of the 8 -bit timer of the COP444C and COP424C (internal timer if TIN is low, external event counter if TIN is high).
- The $\overline{\text { SEL10 }}$ and $\overline{\text { SEL20 }}$ inputs are used to emulate the COP444C/445C, COP424C/425C, or COP410C/411C.
- When emulating the COP444C/445C, the user must configure $\overline{\text { SEL20 }}=1$ and $\overline{\text { SEL10 }}=1$.
- When emulating the COP424C/425C, the user must configure $\overline{\mathrm{SEL20}}=0$ and $\overline{\mathrm{SEL}} \mathbf{1 0}=1$. In this mode, the user RAM is physically halved. As in the COP424C/ 425 C , the user has 64 digits ( 256 bits) of RAM available. Pin A10 should not be connected to the program memory (most significant address bit of the program memory should be grounded if using a $2 \mathrm{k} \times 8$ memory).
- When emulating the COP410C/411C, the user must configure $\overline{\text { SEL20 }}=0$ and $\overline{\mathrm{SEL10}}=0$. In this mode, the user has 32 digits ( 128 bits) of RAM available organized
in the same way as the COP410C/411C - 4 registers of 8 digits each. Pins A10 and A9 should not be connected to the program memory (the 2 most significant address bits of the program memory should be grounded).
Furthermore, the subroutine stack is decreased from 3 levels to 2 levels.
The pins SEL10 and SEL20 change the internal logic of the device to accurately emulate the devices as indicated above. However, the user must remember that the COP424C/425C is a subset of the COP444C/COP445C with respect to memory size. The COP $410 \mathrm{C} / 411 \mathrm{C}$ is a subset both in memory size and in function. The user must take care not to use features and instructions which are not available on the COP410C/411C (see table IV. below) when using the COP404C to emulate the COP410C/411C.

| TABLE IV. FEATURES AND INSTRUCTIONS NOT |  |
| :--- | :--- | :--- | :--- |
| AVAILABLE ON COP410C/411C. |  |

## Option Table

## COP404C MASK OPTIONS

The following COP444C options have been implemented in the COP404C:
Option value
Option $1=0$
Option $2=1,2$
Option $3=5$
Option $4=1$
Option $5-8=0$
Option $9=1$
Option $10=1$
Option $11=0$
Option $12-15=0$
Option $16=0$
Option $17=0$
Option $18=0$
Option $19=1$
Option $20=1$
Option $21-24=1$
Option $25-28=0$
Option $29=1$
Option $30=0,1$
Option $31=0,1$
Option $32=0,1$
Option $33=$ N $/$ A

## Comment

Ground Pin - no option available
CKO is replaced by CKOI and CKOH
CKI is external clock input divided by 4
RESET is $\mathrm{Hi}-\mathrm{Z}$ input
L outputs are standard TRI-STATE
IN1 is a Hi-Z input
IN2 is a $\mathrm{Hi}-\mathrm{Z}$ input
$V_{\text {CC }}$ pin - no option available
L outputs are standard TRI-STATE
Sl is a $\mathrm{Hl}-\mathrm{Z}$ input
SO is a standard output
SK is a standard output
INO is a Hi-Z input
IN3 is a Hi-Z input
G outputs are low-current
D outputs are standard No internal initialization logic
DUAL-CLOCK is pin selectable TIMER is pin selectable MICROBUS is pin selectable 48-pin package

## COP404LSN-5 ROMless N-Channel Microcontrollers

## General Description

The COP404LSN-5 ROMless Microcontroller is a member of the COPSTM family, fabricated using N -channel, silicon gate MOS technology. The COP404LSN-5 contains CPU, RAM, I/O and is identical to a COP444L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP404LSNN-5 will perform exactly as the COP444L. This important benefit facilitates development and debug of a COP program prior to masking the final part. The COP404LSN-5 is also appropriate in low volume applications, or when the program might be changing. The COP404LSN-5 may be used to emulate the COP444L, COP445L, COP420L, and the COP421L.
Use COP404LSN-5 in volume applications. For extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, COP 304 L is available on a special order basis.

## Features

- Exact circuit equivalent of COP444L
- Low cost
- Powerful instruction set
- $128 \times 4$ RAM, addresses $2048 \times 8$ ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack
- $16 \mu \mathrm{~s}$ instruction time

■ Single supply operation ( $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ )

- Low current drain ( 16 mA max)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family


## Block Diagram



TL/DD/8817-1
FIGURE 1

Absolute Maximum Ratings
If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature Lead Temperature (Soldering, 10 sec.)
Power Dissipation
-0.5 V to +10 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$
0.75 W at $25^{\circ} \mathrm{C}$ 0.4 W at $70^{\circ} \mathrm{C}$

Total Source Current
120 mA
Total Sink Current 140 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) | (Note 2) | 4.5 | 5.5 | V |
| Power Supply Ripple | Peak to Peak |  | 0.5 | V |
| Operating Supply Current | All Inputs and Outputs Open |  | 16 | mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input Logic High (VIH) Logic Low (VIL) RESET Input Levels Logic High Logic Low IP0-IP7, SI Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic Low``` | Schmitt Trigger Input $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> High Trip Level Options Selected | $\begin{gathered} 2.0 \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 2.4 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 0.6 <br> 0.8 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Input Capacitance |  |  | 7 | pF |
| Output Voltage Levels <br> LSTTL Operation <br> Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) <br> Logic Low ( $\mathrm{V}_{\mathrm{O}}$ ) <br> IP0-IP7, P8, P9, SKIP/P10 <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{l}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \text { (Note 1) } \\ & \mathrm{IOH}_{\mathrm{OH}}=-80 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=720 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.4 \end{aligned}$ | $0.4$ $0.4$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Output Sink Current SO and SK Outputs (loU) $L_{0}-L_{7}$ Outputs $G_{0}-G_{3}$ and $D_{0}-D_{3}$ Outputs CKO | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOL}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOL}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 7.5 \\ & 0.2 \end{aligned}$ |  | mA <br> mA <br> mA <br> mA |
| Output Source Current $D_{0}-D_{3}, G_{0}-G_{3}$ Outputs (IOH) SO and SK Outputs (IOH) $L_{0}-L_{7}$ Outputs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -30 \\ -1.2 \\ -1.4 \\ \hline \end{array}$ | $\begin{aligned} & -250 \\ & -25 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA |

DC Electrical Characteristics (Continued)
$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Input Load Source Current (1,1) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~L}}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D, G Ports $L_{7}-L_{4}$ $\mathrm{L}_{3}-\mathrm{L}_{0}$ All Other Pins |  |  | $\begin{gathered} 140 \\ 120 \\ 4 \\ 4 \\ 1.8 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined $\begin{aligned} & L_{7}-L_{4} \\ & L_{3}-L_{0} \end{aligned}$ <br> Each L Pin <br> All Other Pins | - |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 30 \\ & 1.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 16 | 40 | $\mu 3$ |
| CKI <br> Input Frequency, f <br> Duty Cycle <br> Rise Time <br> Fall Time | $\begin{aligned} & (+32 \text { Mode }) \\ & f_{1}=2.0 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 30 \end{aligned}$ | $\begin{gathered} 2 \\ 60 \\ 120 \\ 80 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \text { ns } \end{gathered}$ |
| INPUTS: <br> SI, IP7-IPO <br> tsetup <br> thold $N_{3}-N_{0}, G_{3}-G_{0}, L_{7}-L_{0}$ <br> tsetup <br> tholo |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & 8.0 \\ & 1.3 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu s$ <br> $\mu \mathrm{S}$ |
| OUTPUT PROPAGATION DELAY ```SO, SK Outputs \(t_{\text {pd1 }}, t_{\text {pd }}\) \(D_{3}-D_{0}, G_{3}-G_{0}, L_{7}-L_{0}\) \(t_{\text {pd1 }}, \mathrm{t}_{\text {pdo }}\) IP7-IPO, P8, P9, SKIP \(t_{\text {pd1 }}, t_{\text {pdo }}\) P10 \(t_{\text {pd1 }}, t_{p d 0}\)``` | $\begin{aligned} & \text { Test Condition: } \\ & C_{L}=50 \mathrm{pF}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.6 \\ & 7.2 \\ & 6.0 \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> S |

Note 1: COP404LSN-5 has Push-Pull drivers on these outputs.
Note 2: VCC voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

## Connection Diagram



TL/DD/8817-2
Top Vlew
FIGURE 2
Order Number COP404LSN-5 See NS Package Number N40A

Pin Descriptions

| Pin | Description |
| :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 bidirecitonal I/O ports with TRI-STATE* |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 bidirectional I/O ports |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 general purpose outputs |
| $\mathrm{IN}_{3}-\mathrm{N}_{0}$ | 4 general purpose outputs |
| SI | Serial input (or counter input |
| SO | Serial output (or general purpose output) |
| SK | Logic-controlled clock (or general purpose output) |
| AD/ $\overline{\text { DATA }}$ | Address out/data in flag |
| CKI | System oscillator input |
| CKO | System oscillator output (COP404LSN-5) |
| RESET | System reset input |
| $V_{\text {CC }}$ | Power supply |
| GND | Ground |
| IP7-IPO | 8 bidirectional ROM address and data ports |
| P8, P9 | 2 ROM address outputs |
| SKIP/P10 | Instruction skip output and most significant ROM address bit output |

## Timing Diagram



FIGURE 3. Input/Output

## Functional Description

A block diagram of the COP404LSN-5 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 2048 byte external memory. As can be seen by an examination of the COP404LSN-5 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 20488 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11 -bit subroutine saves registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 164 -bit digits. RAM addressing is implemented by a 7 -bit B register whose upper 3 bits $(\mathrm{Br})$ select 1 of 8 data registers and lower 4 bits ( Bd ) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the $L$ ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit Q latch data, to input 4 bits of the 8 -bit L I/O port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The $C$ register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{N}_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.
The $G$ register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are output to the L. I/O ports when the L drivers are enabled under program control. (See LEI instruction.)
The 8 L drivers, when enabled, output the contents of latched $Q$ data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the $\mathrm{Sa}-\mathrm{Sg}$ and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $E N_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $E N_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $E N_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the $\mathrm{L} \mathrm{I} / \mathrm{O}$ ports. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O ports in a high-impedance input state.

## Functional Description (Continued)

4. $\mathrm{EN}_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $E N_{3}$. With $E N_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ." The table below provides a summary of the modes associated with $E N_{3}$ and $E N_{0}$.

## INTERRUPT

The following features are associated with the $\mathrm{IN}_{1}$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level $(\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC})$. Any previous contents of $S C$ are lost. The program counter is set to hex address OFF (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met:

1. $\mathrm{EN}_{1}$ has been set.
2. A low-going pulse (" 1 " to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{N}_{1}$ input.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address OFF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If the RC network is not used, the RESET pin should be left open. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.


TL/DD/8817-4
RC $\geq 5 \times$ Power Supply Rise Time (R > 40k)
Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## EXTERNAL MEMORY INTERFACE

The COP404LSN-5 is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE outputs
3. TTL-compatible inputs
4. access time $=5 \mu \mathrm{~s}$ max.

Typically these requirements are met using bipolar or MOS PROMs.
During operation, the address of the next instruction is sent out on P10, P9, P8, and IP7 through IPO during the time that AD/ $\overline{\text { DATA }}$ is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P9 and P8 are

| $\mathrm{EN}_{3}$ | EN0 | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=C L O C K \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## Functional Description (Continued)

dedicated address outputs, and do not need to be latched. SKIP/P10 outputs address data when AD/DATA is low. When AD/DATA is low (logic " 0 " = data mode), the output of the memory is gated onto IP7 through IPO, forming the input bus. Note that the AD/ $\overline{\mathrm{DATA}}$ output has a period of one instruction time, a duty cycle of approximately $50 \%$, and specifies whether the IP lines are used for address output or instruction input.

## OSCILLATOR

The basic clock oscillator configurations is shown in Figure 4.

Crystal Controlied Oscillator--CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32.


TL/DD/8817-5
FIGURE 4. Oscillator

## INPUT/OUTPUT CONFIGURATIONS

COP404LSN-5 outputs have the following configurations, illustrated in Figure 5:
a. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)



TL/DD/8817-8
c. Push-Pull Output


e. Input with Load
d. L Output (LED)

TL/DD/8817-9
( $\Delta$ is Depletion Device)
FIGURE 5. Output Configurations

## Typical Performance Characteristics


$V_{W}$ (VOLTS)
Source Current for SO and SK

$$
V_{O H} \text { (YOLTS) }
$$







Output Sink Current IPO-IP7, P8, P9, SKIP/P10, AD/DATA


FIGURE 6. COP404LSN-5 I/O Characteristics

## COP404LSN-5 Instruction Set

Table I is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table II provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP404LSN-5 instruction set.

TABLE I. COP404LSN-5 Instruction Set Table Symbols

| Symbol | Definition |
| :--- | :--- |
| INTERNAL ARCHITECTURE SYMBOLS |  |
| A | 4-bit Accumulator |
| B | 10-bit RAM Address Register |
| Br | Upper 3 bits of B (register address) |
| Bd | Lower 4 bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to latch data for G I/O Port |
| IL | Two 1-bit latches associated with the IN ${ }_{3}$ or IN ${ }_{0}$ |
|  | inputs |
| IN | 4-bit Input Port |
| IP | 8-bit bidirectional ROM address and Data Port |
| L | 8-bit TRI-STATE I/O Port |
| M | 4-bit contents of RAM Memory pointed to by B |
|  | Register |
| P | 3-bit ROM Address Register Port |
| PC | 11-bit ROM Address Register (program counter) |
| Q | 8-bit Register to latch data for L I/O Port |
| SA | 11-bit Subroutine Save Register A |
| SB | 11-bit Subroutine Save Register B |
| SC | 11-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-Controlled Clock Output |

Symbol Definition

## INSTRUCTION OPERAND SYMBOLS

d 4-bit Operand Field, 0-15 binary (RAM Digit Select)
r 3-bit Operand Field, 0-7 binary (RAM Register Select)
a 11-bit Operand Field, 0-2047 binary (ROM Address)
y 4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s) Contents of RAM location addressed by s
ROM(t) Contents of ROM location addressed by t

OPERATIONAL SYMBOLS
$+\quad$ Plus

- Minus
$\rightarrow \quad$ Replaces
$\longleftrightarrow$ Is exchanged with
$=$ Is equal to
$\bar{A} \quad$ The one's complement of $A$
$\oplus \quad$ Exclusive-OR
: Range of values

TABLE II. COP404LSN-5 Instruction Set

| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 001110000 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 001110001] | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | [0101] y | $A+y \rightarrow A$ | Carry | Add Immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | 0001 0000 - | $\begin{aligned} & \bar{A}+\operatorname{RAM}(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 1000010000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | [0100]0000) | $\bar{A} \rightarrow A$ | None | One's complement of $A$ to $A$ |
| NOP |  | 44 | (010010100) | None | None | No Operation |
| RC |  | 32 | 1001110010 | $" 0$ " $\rightarrow$ C | None | Reset C |
| SC |  | 22 | $\underline{001010010]}$ | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 1000010010 | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with A |


| TABLE II. COP404LSN-5 Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Condltions | Descriptlon |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \text { ROM }\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 2) |
| JMP | a | 6- - - | $\frac{0110\|0\| a_{10: 8} \mid}{L_{7}}$ | $a \rightarrow P C$ | None | Jump |
| JP | a |  |  | $\begin{aligned} & \mathrm{a} \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | -- |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | 6- | $\frac{\|0110\| 1\left\|a_{10: 8}\right\|}{L_{7: 0}}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \\ & \mathrm{a} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 10100/1000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always Skip on Return | Return from Subroutine then Skip |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0011 1100 | $\begin{aligned} & \mathrm{A} \rightarrow Q_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \xrightarrow{\rightarrow} Q_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & Q_{7: 4} \rightarrow R A M(B) \\ & Q_{3: 0} \rightarrow A \end{aligned}$ | None | Copy Q to RAM, A |
| LD | r | -5 | $\frac{100\|r\| 0101 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | 23 | 0010   0011 <br> $0\|0\| r\|r\|$    <br> $0\|c\|$    | $\mathrm{RAM}(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by $\mathrm{r}, \mathrm{d}$ |
| LQID |  | BF | [1011\|1111 | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10 ;}, \mathrm{A}, \mathrm{M}\right) \rightarrow Q \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (Note 3) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $4 C$ 45 42 43 | 0100 $1100 \mid$ <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow R A M(B)_{1} \\ & 0 \rightarrow \text { RAM }(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $4 D$ 47 46 $4 B$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | $y$ | $7-$ | \|0111 ${ }^{\text {y }}$ | $\begin{aligned} & \mathrm{y} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\frac{00\|r\| 0110 \mid}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r,d | 23 | 0010 0011 <br> $1\|r\| r\|c\|$  | RAM $(\mathbf{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by $(r, d)$ |
| XDS | $r$ | -7 | $\frac{\|00\| r\|0111\|}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |



| TABLE II. COP404LSN-5 Instructlon Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Hex Code | Machine Language Code (Blnary) | Data Flow | Skip Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS (Continued) |  |  |  |  |  |  |
| OGI | $y$ | 33 | \|0011|0011| | $y \rightarrow G$ | None | Output to G Ports Immediate |
|  |  | 5- | 0101 y |  |  |  |
| OMG |  | 33 | 0011 10011 | RAM(B) $\rightarrow$ G | None | Output RAM to G Ports |
|  |  | 3 A | 0011\|1010 |  |  |  |
| XAS |  | 4F | $\underline{010011111}$ | $A \longleftrightarrow$ SIO, C $\rightarrow$ SKL | None | Exchange A with SIO (Note 2) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.
Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
Note 4: A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
Note 5: L8l is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of B(Bd) with the value $9(10012)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathrm{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds to the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

## Description of Selection Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP404LSN-5 programs.

## XAS INSTRUCTIONS

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by $A$ and $M$. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note: JID requires 2 instruction cycles to execute.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see Figure 7 and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse (" 1 " to " 0 ") has occurred on the $\mathbb{I N}_{3}$ and $\mathbb{N}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an $\mathbb{N I L}$ inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathbb{N}_{3}$ and $\mathbb{N}_{0}$ lines. INIL will input " 1 " into A2 on the COP404LSN-5. A " 0 " is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\mathrm{IN}_{0}$ are input to $A$ upon execution of an ININ instruction. (See Table II, ININ instruction.) INIL is use-
ful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.
Note: IL latches are not cleared on reset.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8 -bit Q register with the contents of ROM pointed to by the 11 -bit word $\mathrm{PC}_{10}, \mathrm{PC}_{9}$, $\mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows: $\mathrm{A} \rightarrow \mathrm{PC}_{7: 4}, \mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the $Q$ latches. Next, the stack is "popped" (SC $\rightarrow$ SB $\rightarrow$ SA $\rightarrow$ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB $\rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow$ SC).
Note: LQID takes two instruction cycle times to execute.


TL/DD/8817-12
FIGURE 7. INIL Hardware Implementation

## Description of Selected Instructions (Continued)

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10 -bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP404LSN-5 to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz oscillator as the time-base to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div 32$ ) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## INSTRUCTION SET NOTES

a. The first word of a COP404LSN-5 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19,23$ or 27 will access data in the next group of four pages.

## Typical Applications

## PROM-BASED SYSTEM

The COP404LSN-5 may be used to exactly emulate the COP444L. Figure 8 shows the interconnect to implement a COP444L hardware emulation. This connection uses a MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.
Pins IP7-IPO are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IPO output addresses. The 8-bit latch (MM74LS373) latches the addresses to drive the memory. When AD/ $\overline{\mathrm{DATA}}$ turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. P8, P9 and SKIP/ P10 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)
The other 28 pins of the COP404LSN-5 may be configured exactly the same as a COP444L. The COP404LSN-5 VCC can vary from 4.5 V to 5.5 V . However, 5 V is used for the memory.
For In-Circuit emulation, see also COP444LP.

## COP404LSN-5 Mask Options

The following COP444L options have been implemented on the COP404LSN-5.

| Option Value | Comment |
| :---: | :---: |
| Option $1=0$ | Ground, no option available |
| Option $2=0$ | CKO is clock generator output to crystal/resonator |
| Option $3=0$ | CKI is oscillator input (divide by 32) |
| Option $4=0$ | RESET pin has load device to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $5=2$ | $L_{7}$ |
| Option $6=2$ | $L_{6}$ have LED direct-drive |
| Option $7=2$ | $L_{5}$ output |
| Option $8=2$ | $L_{4}$ |
| Option $9=0$ | IN1 has load device to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $10=0$ | IN2 has load device to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $11=1$ | $\mathrm{V}_{\text {CC }} 4.5 \mathrm{~V}$ to 5.5 V operation |
| Option $12=2$ | $L_{3}$ |
| Option $13=2$ | $\mathrm{L}_{2}$ have LED direct-drive |
| Option $14=2$ | $L_{1}$ output |
| Option $15=2$ | $L_{0}$ |
| Option $16=0$ | SI has load to $\mathrm{V}_{\mathrm{CC}}$ |
| Option $17=2$ | SO has push-pull output |

Option Value
Option $18=2$
Option $19=0$
Option $20=0$
Option $21=0$ Option $22=0$
Option $23=0$
Option $24=0$
Option $25=0$
Option $26=0$
Option $27=0$
Option $28=0$
Option $29=1$
Option $30=1$
Option $31=1$
Option $32=0$
Option $33=0$
Option $34=0$
Option $35=N / A$

## Comment

SK has push-pull output
INO has load device to $V_{C C}$ IN3 has load device to $V_{C C}$ $\mathrm{G}_{0}$
$\mathrm{G}_{1}$ have high current standard output $\mathrm{G}_{3}$ $D_{3}$ $D_{2}$ have high current standard output $D_{0}$ $\left.\begin{array}{l}\mathrm{L} \\ \mathrm{IN}\end{array}\right\}$ IN have higher voltage input levels SI has standard input level $\overline{\text { RESET }}$ has Schmitt trigger input CKO has standard input levels 40-pin package


FIGURE 8. COP404LSN-5 System Diagram

## COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers

## General Description

The COP420P, COP444CP, and COP444LP are piggyback versions of the COPSTM microcontroller families. These devices are identical to their respective device except the program ROM has been removed. The device package incorporates the circuitry and socket on top of package to accommodate the piggyback EPROM-MM2716, NMC27C16 or other appropriate EPROMs. With the addition of an EPROM, the device performs exactly as its masked equivalent.
The device is a complete microcontroller system with CPU, RAM, I/O and EPROM socket in a 28 -lead package. The completed package allows field test of the system in the final electrical and mechanical configuration. This important benefit facilitates development and debug of the COP400 program prior to masking of a production part.
These devices are also economical in low and medium volume applications or when the program may require changing.
Device
Selectlon
Low Power NMOS
High Speed NMOS
Low Power CMOS

| Device |
| :--- |
| Emulated |
| COP420L, COP444L |
| COP420 |
| COP424C, COP444C |

Piggyback Device COP444LP COP420P
Low Power CMOS

## Features

COP444LP

- $16 \mu$ s instruction time
- Same Specification as COP404LSN-5

COP420P

- $4 \mu \mathrm{~s}$ instruction time
- Same Specification as COP402N


## COP444CP

- $4 \mu \mathrm{~s}$ instruction time
- Fully static (can turn off clock)
- Power-saving IDLE state and Halt mode
- Same Specification as COP404CN



## COP420P Absolute Maximum Ratings

| Voltage at Any Pin | -0.3 V to +7 V |
| :--- | ---: |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| COP420P | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.$)$ | 50 mA |
| Total Sink Current | 70 mA |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP420P DC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Condltions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operation Voltage Power Supply Ripple Supply Current | Peak to Peak (Note 3) All Outputs Open | 4.5 | $\begin{aligned} & 5.5 \\ & 0.4 \\ & 81 \\ & \hline \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input <br> Logic High <br> Logic High <br> Logic Low <br> Schmilt Trigger Input <br> RESET <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic Hlgh <br> Logle High <br> Logic Low <br> Input Load Source Current <br> Input Capacitance <br> Hi-Z Input Leakage | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 \mathrm{~V} \pm 10 \% \\ & V_{C C}=5 \mathrm{~V}, V_{I N}=O V \end{aligned}$ | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 \mathrm{Vcc} \\ -0.3 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ -100 \\ \\ -1 \\ \hline \end{gathered}$ | $\begin{gathered} 0.4 \\ \\ 0.6 \\ \\ \\ 0.8 \\ 0.8 \\ -800 \\ 7 \\ +1 \\ \hline \end{gathered}$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> V $\mu A$ pF $\mu A$ |
| ```Output Voltage Levels D, G, L, SK, SO Outputs TTL Operation Logic High Logic Low IP0-IP7, P8, P9, SKIP, CKO, AD/DATA Logic High Logic Low CMOS Operation (Note 2) Logic High Logic Low``` | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{IOH}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{IOH}_{\mathrm{OH}}=-75 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \\ & \mathrm{IOH}^{2}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.0 \\ -0.3 \\ \\ 2.4 \\ -0.3 \\ \\ V_{c c}-1 \\ -0.3 \\ \hline \end{gathered}$ | 0.4 <br> 0.4 <br> 0.2 | $\begin{aligned} & V \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> LED Direct Drive (Note 3) Logic High | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \hline \end{aligned}$ | 1.0 | 14 | mA |
| Allowable Sink Current <br> Per Pin (L, D, G) <br> Per Pin (All Others) <br> Per Port (L) <br> Per Port (D, G) <br> Allowable Source Current <br> Per Pin (L) <br> Per Pin (All Others) |  |  | $\begin{gathered} 10 \\ 2 \\ 16 \\ 10 \\ \\ -15 \\ -1.5 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ uniess otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time Operating CKI Frequency CKI Duty Cycle (Note 1) Rise Time Fall Time | $\div 16$ Mode <br> Frequency $=4 \mathrm{MHz}$ <br> Frequency $=4 \mathrm{MHz}$ | $\begin{gathered} 4 \\ 1.6 \\ 40 \end{gathered}$ | $\begin{aligned} & 10 \\ & 4.0 \\ & 60 \\ & 60 \\ & 40 \end{aligned}$ | $\mu \mathrm{s}$ <br> MHz <br> \% <br> ns <br> ns |
| Inputs <br> SI <br> tsetup <br> thold <br> All Other Inputs <br> tsetup <br> thold | $\cdots$ | $\begin{aligned} & 0.3 \\ & 250 \\ & \\ & 1.7 \\ & 300 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{S}$ ns $\mu \mathrm{s}$ ns |
| Output Propagation Delay SO and SK <br> $t_{\text {pd1 }}$ $t_{\text {pd0 }}$ <br> CKO <br> $t_{\text {pd1 }}$ <br> $t_{\text {pdo }}$ <br> AD/DATA, SKIP <br> $t_{\text {pd1 }}$ <br> $t_{\text {pdo }}$ <br> All Other Outputs $t_{\text {pd1 }}$ <br> $t_{\text {pdo }}$ | $R_{L}=5 k, C_{L}=50 \mathrm{pF}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \\ & 0.25 \\ & 0.25 \\ & \\ & 0.6 \\ & 0.6 \\ & \\ & 1.4 \\ & 1.4 \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |

Note $1:$ Duty cycle $=t_{W_{1}} /\left(t_{w_{1}}+t_{w}\right)$.
Note 2: Voltage change must be less than 0.5 V in a 1 ms period.
Note 3: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.

| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| :--- | ---: |
| Total Allowable Source Current | 25 mA |
| Total Allowable Sink Current | 25 mA |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, $\mathbf{1 0} \mathbf{~ s e c . ) ~}$ | $300^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

COP444CP DC Electrical Characteristics
$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | MIn | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 3) <br> Supply Current (Note 1) | Peak to Peak $V_{C C}=5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=4 \mu \mathrm{~s}$ | 4.5 | $\begin{gathered} 5.5 \\ 0.1 \mathrm{~V}_{\mathrm{cc}} \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| Input Voltage Levels RESET, DO <br> Logic High Logic Low <br> All Other Inputs <br> Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Input Pull-Up Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ | 30 | 330 | $\mu \mathrm{A}$ |
| Hi-Z Input Leakage |  | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 7 | pF |
| Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low | Standard Outputs <br> $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ <br> $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ <br> $\mathrm{l}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{c C}-0.2$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Sink (Note 6) <br> Source (Standard Option) <br> Source (Low Current Option) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{\text {OUT }}=V_{\mathrm{CC}} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 0.5 \\ & 30 \end{aligned}$ | 330 | mA <br> mA $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin (Note 4) |  |  | 5 | mA |
| Allowable Loading on CKOH |  |  | 100 | pF |
| Current Needed to Over-Ride HALT <br> (Note 3) <br> To Continue <br> To Halt | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, V_{I N}=2 \mathrm{~V}_{\mathrm{CC}} \\ & V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TRI-STATE <br> Leakage Current |  | -2.5 | +2.5 | $\mu \mathrm{A}$ |

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) Operating CKI Frequency | $\begin{aligned} & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ \mathrm{DC} \\ \hline \end{gathered}$ | $\begin{aligned} & D C \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{MHz} \end{gathered}$ |
| Inputs <br> tsetup <br> tclock <br> Output Propagation Delay IP7-IPO, A10-A8, SKIP ${ }^{\mathrm{t}} \mathrm{(pd1)}, \mathrm{~T}_{(\mathrm{pd} 0)}$ AD/DATA $t_{\text {(pd1) }} t_{(p d 0)}$ All Other Outputs $t_{\text {(pd1) }} t_{\text {(pd0) }}$ | ```G Inputs ) SI Input \} \(\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}\) IP Input ) All Others ) \(V_{C C} \geq 4.5 \mathrm{~V}\) \(V_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}\) \(V_{C C} \geq 4.5 \mathrm{~V}\) \(V_{C C} \geq 4.5 \mathrm{~V}\) \(V_{C C}>4.5 \mathrm{~V}\)``` | $\begin{gathered} \mathrm{t}_{\mathrm{C}} / 4+0.7 \\ 0.3 \\ 1.0 \\ 1.7 \\ 0.25 \end{gathered}$ | $\begin{aligned} & 1.94 \\ & 375 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI and all other pins pulled up to VCc with 20k resistors. Note 2: When forcing HALT, current is only needed for a short time (approx. 200 ns ) to filp the HALT flip-flop.
Note 3: Voltage change must be less than 0.5 V in a 1 ms perlod.
Note 4: SO output sink current must be limited to keep $V_{O L}$ less than $0.2 \mathrm{~V}_{\mathrm{CC}}\left(1 . e_{1,} 0.1 \mathrm{~mA}\right.$ at $2.4 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and 0.5 mA at $\left.4.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}\right)$.

Voltage at Any Pin Relative to GND Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 sec .) Power Dissipation
-0.5 V to +10 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
0.75 W at $25^{\circ} \mathrm{C}$ 0.4 W at $70^{\circ} \mathrm{C}$

Total Source Current
120 mA
Total Sink Current 140 mA
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## COP444LP DC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) Power Supply Ripple Operating Supply Current | (Note 1) Peak to Peak | 4.5 | $\begin{aligned} & 5.5 \\ & 0.5 \\ & 66 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| Input Voltage Levels CKI Input Levels Crystal Input Logic High $\left(V_{1 H}\right)$ Logic High $\left(V_{I H}\right)$ Logic Low $\left(V_{I L}\right)$ RESET Input Levels Logic High Logic Low IPO-IP7, SI Input Levels Logic High Logic High Logic Low All Other Inputs Logic High Logic Low Input Capacitance | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{C C}=4.5 \mathrm{~V} \end{aligned}$ <br> Schmitt Trigger Input $\begin{aligned} & * V_{C C}=5.5 V \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ <br> High Trip Level Options | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ \\ 2.4 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 0.6 \\ & 0.8 \\ & 1.2 \\ & 7 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & v \\ & v \\ & v \\ & v \\ & V \\ & V \\ & \\ & V \\ & V \\ & p F \\ & \hline \end{aligned}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (VOL) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{l}_{\mathrm{OH}}=25 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Output Current Levels Output Sink Current SO and SK Outputs (loL) L0-L7 Outputs G0-G3 and D0-D3 Outputs CKO | ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> $* \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ <br> ${ }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\begin{aligned} & 0.9 \\ & 0.4 \\ & 7.5 \\ & 0.2 \end{aligned}$ |  | mA <br> mA <br> mA <br> mA |
| Output Source Current D0-D3, GO-G3 Outputs (IOH) SO and SK Outputs (IOH) LO-L7 Outputs | $\begin{aligned} & * V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & * V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.0 \mathrm{~V} \\ & { }^{*} \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -30 \\ 1.2 \\ -1.4 \end{gathered}$ | $\begin{aligned} & -250 \\ & -20 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA |
| Input Load Source Current (ILL) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | -10 | -140 | $\mu \mathrm{A}$ |
| Total Sink Current Allowed All Outputs Combined D, G Ports L7-L4 L3-LO All Other Pins |  |  | $\begin{gathered} 140 \\ 120 \\ 4 \\ 4 \\ 1.8 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined L7-L4 L3-LO Each L Pin All Other Pins |  |  | $\begin{aligned} & 120 \\ & 60 \\ & 60 \\ & 30 \\ & 1.4 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |

## COP444LP AC Electrical Characteristics

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time |  | 16 | 40 | $\mu \mathrm{s}$ |
| CKI <br> Input Frequency $f_{l}$ <br> Duty Cycle <br> Rise Time <br> Fall Time | $\begin{aligned} & \div 32 \text { mode } \\ & f_{\mathrm{I}}=2.0 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 0.8 \\ 30 \end{gathered}$ | $\begin{gathered} 2.0 \\ 60 \\ 120 \\ 80 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \% \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| ```Inputs SI, IP7-IPO tsetup thold IN3-INO, G3-GO, L7-LO tsETUP tHOLD``` |  |  | $\begin{aligned} & 2.0 \\ & 1.0 \\ & \\ & 8.0 \\ & 1.3 \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| ```Output Propagation Delay SO, SK Outputs \(t_{\text {pd1 }}, t_{\text {pdo }}\) D3-D0, G3-G0, L7-LO \(t_{\text {pd1 }}, t_{\text {pdo }}\) A0-A7 \(t_{p d 1}, t_{p d 0}\) \(\mathrm{A}_{8}, \mathrm{~A}_{9}\) \(t_{p d 1}, t_{p d 0}\) \(A_{10}\) \(t_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd} 0}\)``` | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 4.0 \\ 5.6 \\ 7.5 \\ 11.5 \\ 6.0 \end{gathered}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

Note 1: $V_{\mathrm{Cc}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.


FIGURE 1. COP420P Block Dlagram


TL/D0/6705-2
FIGURE 2. COP444C Block Dlagram


FIGURE 3. COP444LP Block Dlagram



TL/DD/8705-5

TL/DD/8705-4
FIGURE 4. COP420P Connection Diagrams

| Pin | $\quad$ Description |
| :--- | :--- |
| $L_{7}-L_{0}$ | 8 Bidirectional I/O Ports with TRI-STATE |
| $G_{3}-G_{0}$ | 4 Bidirectional I/O Ports |
| $D_{3}-D_{0}$ | 4 General Purpose Outputs |
| $I_{3}-I_{0}$ | 4 General Purpose Inputs |
| SI | Serial Input (or Counter Input) |
| SO | Serial Output (or General Purpose Output) |
| SK | Logic-Controlled Clock (or General Purpose |
|  | Output) |


| Pln | $\quad$ Descriptlon |
| :--- | :--- |
| AD/DATA | Address Out/Data In Flag |
| CKI | System Oscillator Input |
| CKO | Clock Generator Output to Crystal/Resonator |
| $\overline{\text { RESET }}$ | System Reset Input |
| $V_{C C}$ | Power Supply |
| GND | Ground |
| $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
| $\mathrm{A}_{9}-\mathrm{A}_{0}$ | PROM Address Outputs |




TL/DD/8705-6
FIGURE 5. COP444CP Connection Dlagrams

| Pin | Description | PIn | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 Bidirectional I/O Ports with TRI-STATE | AD/ $\overline{\text { DATA }}$ | Address Out/Data In Flag |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional Very High Current Standard Output | CKI | System Oscillator Input <br> Clock Generator Output to Crystal/Resonator |
| $D_{3}-D_{0}$ | 4 General Very High Current Standard Output | RESET | System Reset Input |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 General Purpose Inputs | $V_{C C}$ | Power Supply |
| SI | Serial Input (or Counter Input) | GND | Ground |
| SO | Serial Output (or General Purpose Output) | $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
| SK | Logic-Controlled Clock (or General Purpose Output) | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | PROM Address Outputs |

## Connection Diagrams (Continued)




TL/DD/8705-9

TL/DD/8705-8
FIGURE 6. COP444LP Connection Diagrams

| PIn | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $L_{7-1}$ | 8 LED Direct Drive | AD/ $\overline{\text { ATTA }}$ | Address Out/Data In Flag |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional Low Current I/O Ports | CKI | System Oscillator Input |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 General Purpose Outputs | CKO | Clock Generator Output to Crystal/Resonator |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 General Purpose Inputs | RESET | System Reset Input |
| SI | Serial Input (or Counter Input) | $V_{C C}$ | Power Supply |
| SO | Serial Output (or General Purpose Output) | GND | Ground |
| SK | Logic-Controlled Clock (or General Purpose | $\mathrm{O}_{7}-\mathrm{O}_{0}$ | PROM Data Lines |
|  | Output) | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | PROM Address Outputs |

## COP420 (COP444LP) Mask Options

The following COP420 (COP444L) options have been implemented in the COP420P (COP444LP):

| Option Value | Comment |
| :---: | :---: |
| Option $1=0$ | GND pin-no option available |
| Option $2=0$ | CKO is clock generator output to crystal |
| Option $3=0$ | CKI is crystal input $\div 16(\div$ 32 COP444LP) |
| Option $4=0$ | RESET pin has load device to $V_{C C}$ |
| Option 5-8 $=2$ | L outputs have LED directdrive |
| Option $9=0$ | IN1 has load device to V CC |
| Option $10=0$ | IN2 has load device to $\mathrm{V}_{\text {CC }}$ |
| Option $11=0$ (COP420P) | $V_{C C}$ pin-no option available |
| (Option 11 = 1 COP444LP) | $V_{\text {cc }}$ pin-4.5V-5.5V operation |
| Option 12-15-2 | L outputs have LED directdrive |
| Option $16=0$ | SI has load device to $\mathrm{V}_{C}$ |
| Option $17=2$ | SO has push-pull output |
| Option $18=2$ | SK has push-pull output |
| Option $19=0$ | INO has load device to VCC |
| Option $20=0$ | IN3 has load device to VCC |
| Option 21-24 $=0$ | G outputs are standard (COP420P). G outputs have very high current standard output (COP444LP) |
| Option 25-28 $=0$ | D outputs are standard (COP420P). D outputs have very high current standard output. (COP444LP) |

Option $29=0$ (COP420P) Normal operation
(Option 29 = 1 COP444LP) L has higher voltage input levels

Option $30=0$ (COP420P) 28 -pin package
(Option $30=1$ COP444LP) IN has higher voltage input levels
Option $31=0$ (COP420P) $\quad$ IN has standard input levels
(Option $31=1$ COP444LP) G has higher voltage input levels
Option $32=0 \quad G$ has standard input levels (COP420P). SI has standard input levels (COP444LP)
Option $33=0 \quad L$ has standard input levels (COP420P). RESET has Schmitt trigger input (COP444LP)
No option
SI has standard input levels (COP420P). 28-pin package (COP444LP)

## COP444CP Mask Options

The following COP444C options have been implemented in the COP444CP:

| Option Value | Comment |
| :--- | :--- |
| Option $1=0$ | GND pin-no option available |
| Option $2=1$ | CKO is HALT I/O |
| Option $3=5$ | CKI is external clock input $\div 4$ |
| Option $4=1$ | RESET is Hi-Z input |
| Option $5-8=0$ | L outputs are standard TRI-STATE |
| Option $9=1$ | IN1 is a Hi-Z input |
| Option $10=1$ | IN2 is a Hi-Z input |
| Option $11=0$ | VCC pin (4.5V-5.5V) |
| Option $12-15=0$ | L outputs are standard TRI-STATE |
| Option $16=0$ | SI is a Hi-Z input |
| Option $17=0$ | SO is a standard output |
| Option $18=0$ | SK is a standard output |
| Option $19=1$ | INO is a Hi-Z input |
| Option $20=1$ | IN3 is a Hi-Z input |
| Option $21-24=1$ | G outputs are low current |
| Option $25-28=0$ | D outputs are standard |
| Option $29=1$ | No internal initialization logic |
| Option $30=0$ | Normal operation |
| Option $31=0$ | Time-base counter |
| Option $32=0$ | Normal |
| Option $33=0$ | 28-pin package |

## Section 2

COP800 Family
Section 2 Contents
COP820C/COP821C/COP822C/COP840C/COP841C/COP842C/COP620C/COP621C/ COP622C/COP640C/COP641C/COP642C Single-Chip microCMOS Microcontrollers ..... 2-7
COP820CB/COP821CB/COP822CB Single-Chip microCMOS Microcontrollers ..... 2-27
COP8640C/COP8641C/COP8642C/COP8620C/COP8621C/COP8622C Single-Chip microCMOS Microcontrollers ..... 2-28
COP8720C/COP8721C/COP8722C Single-Chip microCMOS Microcontrollers ..... 2-29
COP880 Single-Chip Microcontroller ..... 2-48
COP888CL Single-Chip microCMOS Microcontroller ..... 2-49
COP888CF Single-Chip microCMOS Microcontroller ..... 2-78
COP888CG Single-Chip microCMOS Microcontroller ..... 2-109
COP820CP-X/COP840CP-X Piggyback EPROM Microcontrollers ..... 2-145
COP888CLP/COP884CLP Single-Chip microCMOS Microcontrollers ..... 2-154
COP888CFP/COP884CFP Single-Chip microCMOS Microcontrollers ..... 2-164
COP888CGP/COP884CGP Single-Chip microCMOS Microcontrollers ..... 2-176
COP888CLMH Single-Chip microCMOS Microcontroller ..... 2-188
COP888CFMH Single-Chip microCMOS Microcontroller ..... 2-198
COP888CGMH Single-Chip microCMOS Microcontroller ..... 2-209

## The 8-Bit COP800 Family: Optimized for Value

National's COP800 family provides cost-effective solutions for feature-rich, 8 -bit microcontroller applications.

## Key Features

- High-performance 8-bit microcontroller
- Full 8-bit architecture and implementation
- $1 \mu$ s instruction-cycle time
- High code efficiency with single-byte, multiple-function instructions
- UART
- A/D converter
- Watchdog/clock monitor
- On-chip ROM from 1 kbyte
- On-chip RAM to 192 bytes
- EEPROM
- M²CMOSTM fabrication
- MICROWIRE/PLUSTM serial interface
- ROMless versions available
- Wide operating voltage range: +2.5 V to +6 V
- Military temp range available: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- MIL-STD-883C versions available
- 20- to 44-pin packages

The COP800 combines a powerful single-byte, multiplefunction instruction set with a memory-mapped core architecture similar to the HPCTM.
And like the HPC, the COP800 family supports a wide variety of ROM, RAM, I/O and peripheral functions.
The COP800 has an instruction-cycle time of only $1 \mu \mathrm{~s}$, and because over $70 \%$ of its instruction set is composed of sin-gle-cycle, single-byte instructions, the COP800 can deliver exceptional performance for an 8-bit engine.
And since it's fabricated in National's advanced M ${ }^{2}$ CMOS process, the COP800 has low current drain, low heat dissipation, and a wide operating voltage range.

## Key Applications

- Automotive systems
- Process control
- Robotics
- Telecommunications
- AC-motor control
- DC-motor control
- Keyboard controllers
- Modems
- RS232C controllers

The COP800 family offers high performance in a low-cost, easy-to-design-in package.

| Commercial Temp Version $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Industrial <br> Temp Version <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Military } \\ \text { Temp Version } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Memory |  | Features |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 1/0 | 0 |  |  | TImer |  |  |
|  |  |  | (Bytes) | (Bytes) | I/O Pins | Serial 1/0 | Interrupt | Stack | Base Counters | (Pins) | Other |
|  | COP820C | COP620C | 1.0k | 64 | 24 | Yes | 3 Sources | In RAM | 1 | 28 |  |
|  | COP821C | COP621C | 1.0k | 64 | 20 | Yes | 3 Sources | In RAM | 1 | 24 |  |
|  | COP822C | COP622C | 1.0k | 64 | 16 | Yes | 3 Sources | In RAM | 1 | 20 |  |
|  | COP8640 |  | 2.0k | 64 | 24 | Yes | 3 Sources | In RAM | 1 | 28 | $64 \times 8$ |
|  | COP8641 |  | 2.0k | 64 | 20 | Yes | 3 Sources | In RAM | 1 | 24 | EEPROM |
|  | COP8642 |  | 2.0k | 64 | 16 | Yes | 3 Sources | In RAM | 1 | 20 | in RAM |
|  | COP8620 |  | 1.0k | 64 | 24 | Yes | 3 Sources | In RAM | 1 | 28 | $64 \times 8$ |
|  | COP8621 |  | 1.0k | 64 | 20 | Yes | 3 Sources | In RAM | 1 | 24 | EEPROM |
|  | COP8622 |  | 1.0k | 64 | 16 | Yes | 3 Sources | In RAM | 1 | 20 | in RAM |
|  | COP8720C |  | 1.0 kEE | 64 | 24 | Yes | 3 Sources | In RAM | 1 | 28 | $64 \times 8$ <br> EEPROM |
|  |  |  |  |  |  |  |  |  |  |  | in RAM |
|  | COP8721C |  | 1.0k EE | 64 | 20 | Yes | 3 Sources | In RAM | 1 | 24 | $64 \times 8$ |
|  |  |  |  |  |  |  |  |  |  |  | EEPROM <br> in RAM |
|  | COP8722C |  | 1.0 kEE | 64 | 16 | Yes | 3 Sources | In RAM | 1 | 20 | $64 \times 8$ |
|  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { EEPROM } \\ & \text { in RAM } \end{aligned}$ |
|  | COP840C | COP640C | 2.0k | 128 | 24 | Yes | 3 Sources | In RAM | 1 | 28 |  |
|  | COP841C | COP641C | 2.0k | 128 | 20 | Yes | 3 Sources | In RAM | 1 | 24 |  |
|  | COP842C | COP642C | 2.0k | 128 | 16 | Yes | 3 Sources | $\ln$ RAM | 1 | 20 |  |
|  | COP884CF | COP684CF | 4.0k | 128 | 21 | Yes | 10 Sources | In RAM | 2 | 28 |  |
|  |  |  |  |  |  |  |  |  |  |  | A/D |
|  | COP884CG | COP684CG | 4.0k | 192 | 23 | Yes | 12 Sources | In RAM | 3 | 28 |  |
|  |  |  |  |  |  |  |  |  |  |  | UART |
|  | COP884CL | COP684CL | 4.0k | 128 | 23 | Yes | 10 Sources | In RAM | 2 | 28 | 2 PWM |
|  | COP888CF | COP688CF | 4.0k | 128 | 33/37 | Yes | 10 Sources | In RAM | 2 | 40/44 |  |
|  |  |  |  |  |  |  |  |  |  |  | A/D |
|  | COP888CG | COP688CG | 4.0k | 192 | 35/39 | Yes | 14 Sources | In RAM | 3 | 40/44 |  |
|  |  |  |  |  |  |  |  |  |  |  | UART |
|  | COP888CL | COP688CL | 4.0k | 128 | 33/39 | Yes | 10 Sources | In RAM | 2 | 40/44 | 2 PWM |

## Development Support

## DEVELOPMENT SYSTEM

The Microcomputer On Line Emulator Development System is a low cost development system and emulator for all microcontroller products. These include COPSTM microcontrollers and the HPC family of products. The COP800 Development System consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the Development System is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other Development Systems in a multi-Development System environment.
The Development System can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## Development Support (Continued)

## HOW TO ORDER

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Development Tools Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Microcontroiler | Order Part Number | Description | Includes | Manual <br> Number |
| COP820/COP840 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB1 | Personality Board | COP820/840 Personality Board Users Manual | 420410806-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420410703-001 | Programmer's Manual |  | 420410703-001 |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | TBD | Programmer's Manual |  | TBD |

## DIAL-A-HELPER

Dlal-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroiler Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package contains:

> DIAL-A-HELPER Users Manual
> Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Development Support (Continued)

| Voice: | (408) 721-5582 |
| :--- | :--- |
| Modem: | (408) 739-1162 |
| Baud: | 300 or 1200 baud |
| Set-Up: | Length: 8 -bit |
|  | Parity: none |
|  | Stop Bit: 1 |

DIAL-A-HELPER


USER STIE
NATIONAL SEMICONDUCTOR STE
TL/XX/0073-2

National Semiconductor COP620C/COP621C/COP622C/COP640C/COP641C/ COP642C/COP820C/COP821C/COP822C/COP840C/ COP841C/COP842C Single-Chip microCMOS Microcontrollers

## General Description

The COP820C and COP840C are members of the COPSTM microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16-bit timer/counter with capture register and a multisourced interrupt. Each I/O pin has software selectable options to adapt the COP820C and COP840C to the specific application. The part operates over a voltage range of 2.5 to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate. The part may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.

## Features

- Low Cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate)

Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )

- Single supply operation: 2.5 to 6.0 V
- 1024 bytes ROM/64 Bytes RAM-COP820C
- 2048 bytes ROM/128 Bytes RAM-COP840C
- 16-bit read/write timer operates in a variety of modes - Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt

■ 8-bit stack pointer (stack in RAM)

- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE PLUSTM serial I/O
- 28 pin package (optionally 24 or 20 pin package)
- 24 input/output pins (28-pin package)
- Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- ROMless mode for accurate emulation and external program capability-expandable to 32 k bytes in ROMless mode
- Form, fit and function EEPROM emulation device (COP8720C)
- Piggyback emulation devices (COP820CP/COP840CP)
n Fully supported by National's MOLETM development system


## Block Diagram



TL/DD/9103-1
FIGURE 1

COP820C/COP821C/COP822C/COP840C/COP841C/COP842C

Absolute Maximum Ratings
If Milltary/Aerospace specified devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallabllity and specifications.
Supply Voltage (VCc)
$7 V$
Voltage at any Pin
ESD Susceptibility (Note 4)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+\begin{array}{r}0.3 \mathrm{~V} \\ 2000 \mathrm{~V} \\ 50 \mathrm{~mA}\end{array}$

Total Current out of GND Pin (Sink) Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condltion | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 1) | Peak to Peak | 2.5 |  | $\begin{gathered} 6.0 \\ 0.1 V_{C C} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Supply Current <br> High Speed Mode, CKI $=20 \mathrm{MHz}$ <br> Normal Mode, CKI $=5 \mathrm{MHz}$ <br> Normal Mode, CKI $=2 \mathrm{MHz}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{tc}=5 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | <1 | $\begin{gathered} 9 \\ 4 \\ 0.7 \\ 10 \end{gathered}$ | mA mA mA $\mu A$ |
| Input Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V} \mathrm{CC} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\text {CC }}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{VCC}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOL}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 0.2 \\ 10 \\ 2 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{VCC}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{VCC}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -2.0 \\ \hline \end{gathered}$ |  | 110 <br> 33 $+2.0$ | $\mu A$ $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu A$ |
| ```Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others``` |  |  |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Maximum Input Current (Note 5) Without Latchup (Room Temp) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC. L and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Human body mode, 100 pF through $1500 \Omega$.
Note 5: Except pins G6, G7, RESET

| pins G6, $\overline{\text { RESET: }}:$ | $+60 \mathrm{~mA},-100 \mathrm{~mA}$ |
| :--- | :--- |
| pin G7: |  |
|  | $+100 \mathrm{~mA},-25 \mathrm{~mA}$ |

Sampled but not $100 \%$ tested.

## COP820C/COP821C/COP822C/COP840C/COP841C/COP842C

AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise speciiied

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) High Speed Mode (Div-by 20) Normal Mode (Div-by 10) R/C Oscillator Mode (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.5 V \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 2 \\ 5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max}(\div 20 \text { Mode }) \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 33 |  | $\begin{gathered} 66 \\ 12 \\ 8 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay $t_{\text {PD }}, t_{\text {PD }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 6: Parameter sampled but not $100 \%$ tested.
AC Electrical Characteristics in ROMless Mode $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) High Speed Mode (Div-by 20) Normal Mode (Div-by 10) R/C Oscillator Mode | $\begin{aligned} & V_{C C} \geq 4.5 V \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 2 \\ 5 \\ 4 \\ 10 \\ 6 \\ 15 \end{gathered}$ | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Clock Rise Time Fall Time | $\begin{aligned} & \mathrm{fr}=\mathrm{Max}(\div 20 \text { Mode }) \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 | $\begin{aligned} & 24 \\ & 16 \end{aligned}$ | 60 | $\begin{aligned} & \% \\ & \text { \%s } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup $t_{\text {HOL }}$ | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 800 \\ & 120 \\ & 300 \end{aligned}$ |  | ns ns ns ns |
| Output Propagation Delay tpD1, tpD0 SO, SK <br> All Others | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, R_{\mathrm{L}}=2.2 \mathrm{k} \Omega \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 1.4 \\ 3.5 \\ 2 \\ 5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Minimum Pulse Width Interrupt Input Timer Input |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{tc}^{2} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

COP620C/COP621C/COP622C/COP640C/COP641C/COP642C Absolute Maximum Ratings

| If Military/Aerospace specified devices are required, |  |
| :--- | ---: |
| please contact the National Semiconductor Sales |  |
| Office/Distributors for avallability and specifications. |  |
| Supply Voltage (VCC) | 6 V |
| Voltage at any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| ESD Susceptibility (Note 4) | 2000 V |
| Total Current into VCC Pin (Source) | 40 mA |

Total Current out of GND Pin (Sink) 48 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | MIn | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Power Supply Ripple (Note 1) | Peak to Peak | 4.5 |  | $\begin{gathered} 5.5 \\ 0.1 V_{C C} \\ \hline \end{gathered}$ | $\mathrm{v}$ |
| Supply Current <br> High Speed Mode, CKI $=18 \mathrm{MHz}$ <br> Normal Mode, CKI $=4.5 \mathrm{MHz}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{tc}=1.1 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{tc}=2.2 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | <10 | $\begin{gathered} 15 \\ 5 \\ 30 \end{gathered}$ | $\begin{aligned} & m A \\ & m A \\ & \mu A \end{aligned}$ |
| Input Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V} \mathrm{Cc} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -5 \\ & 35 \end{aligned}$ |  | $\begin{array}{r} +5 \\ 300 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\text {cc }}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source Sink <br> All Others <br> Source (Weak Pull-Up) Source (Push-Pull Mode) Sink (Push-Pull Mode) TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.35 \\ 9 \\ 9 \\ 9.35 \\ 1.4 \\ -5.0 \\ \hline \end{gathered}$ | . | $\begin{array}{r} 120 \\ +5.0 \\ \hline \end{array}$ | mA mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{aligned} & 12 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Maximum Input Current (Room Temp) Without Latchup (Note 5) | Room Temp |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and <br> Fall Time (Min) | 2.5 |  |  | V |
| Input Capacitance |  | . |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to Vcc, L and G ports TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Human body mode, 100 pF through 1500 .
Note 5: Except pins G6, G7, $\overline{\text { RESET }}$
pins G6, RESET: $\quad+60 \mathrm{~mA},-100 \mathrm{~mA}$
pin G7: $\quad+100,-25 \mathrm{~mA}$
Sampled but not $100 \%$ tested.

## COP620C/COP621C/COP622C/COP640C/COP641C/COP642C

AC Electrical Characteristics $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) High Speed Mode (Div-by 20) Normal Mode (Div-by 10) | $\begin{aligned} & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 2.2 \end{aligned}$ |  | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max}(\div 20 \text { Mode }) \\ & \mathrm{fr}=18 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=18 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 33 |  | $\begin{gathered} 66 \\ 12 \\ 8 \end{gathered}$ | \% <br> ns <br> ns |
| Inputs tsetup thold | $\begin{aligned} & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 220 \\ 66 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1, tpD0 SO, SK All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.8 \\ & 1.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRE Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Valid Time (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{tc}_{\mathrm{c}} \\ & \mathrm{tc}_{\mathrm{c}} \\ & \mathrm{tc}_{\mathrm{t}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 6: Parameter sampled but not 100\% tested.
AC Electrical Characteristics in ROMless Mode $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) High Speed Mode (Div-by 20) Normal Mode (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & D C \\ & D C \end{aligned}$ | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| CKI Clock Duty Clock Rise Time Fall Time | $\begin{aligned} & \mathrm{fr}=\mathrm{Max}(\div 20 \text { Mode }) \\ & \mathrm{fr}=9 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=9 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 | $\begin{aligned} & 24 \\ & 16 \end{aligned}$ | 60 | $\begin{aligned} & \hline \% \\ & \text { \%s } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 440 \\ 132 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay tpD1, tpD0 SO, SK All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} 1.55 \\ 2.2 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| Minimum Pulse Width Interrupt Input Timer Input |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Timing Diagrams


## Connection Diagrams

DUAL-IN-LINE PACKAGE


TL/DD/9103-3
Top Vlew
Order Number COP822C-XXX/D, COP822C-XXX/N, COP842C-XXX/D or COP842C-XXX/N See NS Package Number D20A or N20A


TL/DD/9103-4
Order Number COP821C-XXX/D, COP821C-XXX/N, COP841C-XXX/D or COP841C-XXX/N See NS Package Number D24C or N24A


TL/DD/8103-5
Order Number COP820C-XXX/D, COP820C-XXX/N, COP840C-XXX/D or COP840C-XXX/N See NS Package Number

D28C or N28B

SURFACE MOUNT


Order Number COP822C-XXX/WM or COP842C-XXX/WM See NS Package Number M20B

24 SO WIde


TL/DD/9103-4
Order Number COP821C-XXX/WM or COP841C-XXX/WM See NS Package Number M24B


FIGURE 3

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\mathrm{RESET}}$ is the master reset input. See Reset description.
PORT I is a four bit Hi-Z input port.
PORT L is an 8-bit I/O port.
There are two registers associated with each L I/O port: a data register and a configuration register. Therefore, each L I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.
PORT G is an 8 -bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each I/O port: a data register and a configuration register. Therefore, each I/O bit can be individually configured under software control as shown below.

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.
Six bits of Port G have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT D is a four bit output port that is set high when RESET goes low.
The D2 pin is sampled at reset. If it is held low at reset the COP820C/COP840C enters the ROMless mode of operation.

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8 -bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
$A$ is the 15 -bit Program Counter register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter ( PC )
$B$ is the 8 -bit address register, can be auto incremented or decremented.
X is the 8-bit alternate address register, can be incremented or decremented.
SP is the 8 -bit stack pointer, points to subroutine stack (in RAM).
$B, X$ and $S P$ registers are mapped into the on chip RAM. The $B$ and $X$ registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

## PROGRAM MEMORY

Program memory for the COP820C consists of 1024 bytes of ROM ( 2048 bytes of ROM for the COP840C). These bytes may hold program instructions or constant data. The program memory is addressed by the 15 -bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

## DATA MEMORY

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}$ and SP registers.
The COP820C has 64 bytes of RAM and the COP840C has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" that can be loaded immediately, decremented or tested. Three specific registers: B, X and SP are mapped into this space, the other bytes are available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except the A \& PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested.

## RESET

The $\overline{\text { RESET input when pulled low initializes the microcon- }}$ troller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports L and G are placed in the TRI-STATE mode and the Port $D$ is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports L \& G are cleared.
The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Functional Description (Continued)


TL/DD/9103-9
RC $\geq 5 \times$ Power Supply Rise Time
FIGURE 4. Recommended Reset Circuit

## OSCILLATOR CIRCUITS

Figure 5 shows the three clock oscillator configurations available for the COP820C and COP840C.

## A. CRYSTAL OSCILLATOR

The COP820C/COP840C can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.

Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/9103-10
FIGURE 5. Crystal and R-C Connection Dlagrams

## OSCILLATOR MASK OPTIONS

The COP820C and COP840C can be driven by clock inputs between DC and 20 MHz . For low input clock frequencies ( $\leq 5 \mathrm{MHz}$ ) the instruction cycle frequency can be selected to be the input clock frequency divided by 10 . This mode is known as the Normal Mode.

For oscillator frequencies that are greater than 5 MHz the chip must run with a divide by 20. This is known as the High Speed mode.

TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R 1}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $\mathbf{( p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 20 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | $4(\div 20)$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditlons |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

## Functional Description (Continued)

The COP820C and COP840C microcontrollers have five mask options for configuring the clock input. The CKI and CKO pins are automatically configured upon selecting a particular option.

- High Speed Crystal (CKI/20) CKO for crystal configuration
- Normal Mode Crystal (CKI/10) CKO for crystal configuration
- High Speed External (CKI/20) CKO available as G7 input
- Normal Mode External (CKI/10) CKO available as G7 input
- R/C (CKI/10) CKO available as G7 input

G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

## CURRENT DRAIN

The total current drain of the chip depends on:

1) Oscillator operating mode-11
2) Internal switching current-12
3) Internal leakage current-13
4) Output source current-14
5) DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND15
Thus the total current drain, It is given as

$$
I t=11+12+13+14+15
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw the least current when in the normal mode. The high speed mode will draw additional current. The R/C mode will draw the most. Operating with a crystal network will draw more current than an external squarewave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two Items can be reduced by carefully designing the end-user's system.
I2 $=\mathbf{C x V} \times f$
Where
$C=$ equivalent capacitance of the chip.
$V=$ operating voltage
$f=$ CKI frequency
Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ are:

| CKI (MHz) | Inst. Cycle $(\mu 8)$ | It (mA) |
| :---: | :---: | :---: |
| 20 | 1 | 9 |
| 3.58 | 3 | 2.2 |
| 2 | 5 | 1.2 |
| 0.3 | 33 | 0.2 |
| 0 (HALT) | - | $<0.0001$ |

## HALT MODE

The COP820C and COP840C support a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the control-
ler and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage $\left(V_{C C}\right)$ may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.
There are two ways to exit the HALT mode: via the RESET or by the CKO pin. A low on the $\overline{\text { RESET }}$ line reinitializes the microcontroller and starts executing from the address 0000 H . A low to high transition on the CKO pin causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the G7 data bit.

## INTERRUPTS

The COP820C and COP840C have a sophisticated interrupt structure to allow easy interface to the real word. There are three possible interrupt sources, as shown below.
A maskable interrupt on external GO input (positive or negative edge sensitive under software control)
A maskable interrupt on timer carry or timer capture
A non-maskable software/error interrupt on opcode zero

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer Interrupt respectively. Thus the user can select either or both sources to Interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge ( $0=$ rising edge, 1 = falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG blt after each interrupt.
IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two blts to determine which interrupt is pending. This permits the Interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

## Functional Description (Continued)



TL/DD/9103-11
FIGURE 6. Interrupt Block Diagram

## DETECTION OF ILLEGAL CONDITIONS

The COP820C and COP840C incorporate a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.
Reading an undefined ROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also '00'. Thus a program accessing undefined ROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the COP820C and COP840C grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

## MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the COP820C and COP840C to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/ PLUS interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS interface with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, SO and S 1 , in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| S1 | $\mathbf{s o}$ | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 \mathrm{t}_{\mathrm{C}}$ |
| 0 | 1 | $4 \mathrm{c}_{\mathrm{C}}$ |
| 1 | $x$ | $8 \mathrm{t}_{\mathrm{C}}$ |

where,
$t_{\mathrm{C}}$ is the instruction cycle clock.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The COP820C and COP840C may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two COP820C microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP820C. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 8.)

Functional Description (Continued)
TABLEIV

| G4 <br> Config. <br> Bit | G5 <br> Config. <br> BIt | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE Slave |

## TIMER/COUNTER

The COP820C and COP840C have a powerful 16-bit timer with an associated 16 -bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table $V$ details various timer operating modes and their requisite control settings.


TL/DD/9103-12
FIGURE 7. MICROWIRE/PLUS Block Diagram

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See Figure 9)

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 9)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 10.)


FIGURE 8. MICROWIRE/PLUS Application

Functional Description (Continued)
TABLE V. Timer Operating Modes

| CNTRL Blits 765 | Operation Mode | T Interrupt | Timer Counts On |
| :---: | :---: | :---: | :---: |
| 000 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Pos. Edge |
| 001 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Neg. Edge |
| 010 | Not Allowed | Not Allowed | Not Allowed |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timer W/Auto-Load Reg. | Timer Carry | ${ }_{t}$ |
| 101 | Timer W/Auto-Load Reg./Toggle TIO Out | Timer Carry | $t_{c}$ |
| 110 | Timer W/Capture Register | TIO Pos. Edge | ${ }^{t} \mathrm{C}$ |
| 111 | Timer W/Capture Register | TIO Neg. Edge | $\mathrm{t}_{\mathrm{C}}$ |



TL/DD/8103-15
FIGURE 9. TImer/Counter Auto Reload Mode Block Diagram


FIGURE 10. Timer Capture Mode Block Dlagram

## TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/9103-16
FIGURE 11. Timer Application

## Control Registers

## CNTRL REGISTER (ADDRESS X'00EE)

The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& S0 Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select
( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MICROWIRE/PLUS functions SO and SK
TRUN Start/Stop the Timer/Counter ( $1=$ run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, 1 = falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

BIT 7
BIT 0

## PSW REGISTER (ADDRESS X'OOEF)

The PSW register contains the foliowing select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Fiag
HC Half carry Flag

| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7

## Operating Modes

These controllers have two operating modes: Single Chip mode and the ROMless mode. The operating mode is determined by the state of the D2 pin at power on reset.

## SINGLE CHIP MODE

In the Single Chip mode, the controller functions as a self contained microcontroller. It can address internal RAM and ROM. All ports configured as memory mapped I/O ports.

## ROMLESS MODE

The COP820C and COP840C enter the ROMless mode of operation if the D2 pin is held at logical " 0 " at reset. In this case the internal ROM is disabled and the controller can now address up to 32 kbytes of external program memory. In the ROMless mode of operation, the COP820C uses the 64 bytes of onboard RAM and the COP840C uses the 128 bytes of onboard RAM. The ports D and I are used to access the external program memory. By providing a serial interface to external program memory, a large address space can be managed without the penalty of losing a large number of I/O pins in the process. Figure 12 shows in schematic form the logic required for the ROMless mode operation and all support logic required to recreate the I/O.

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address | Contents |
| :--- | :--- |
| COP820C |  |
| 00 to 2F | On Chip RAM Bytes |
| 30 to 7F | Unused RAM Address Space (Reads as all Ones) |
| COP840C |  |
| 00 to 6F | On Chip RAM Bytes |
| 70 to 7F | Unused RAM Address Space (Reads as all Ones) |
| COP820C and COP840C |  |
| 80 to BF | Expansion Space for on Chip EERAM |
| C0 to CF | Expansion Space for I/O and Registers |
| D0 to DF | On Chip I/O and Registers |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8-DB | Reserved for Port C |
| DC | Port D Data Register |
| DD-DF | Reserved for Port D |
| E0 to EF | On Chip Functions and Registers <br> E0-E7 <br> Reserved for Future Parts <br> E8 |
| Reserved |  |
| E9 | MICROWIRE/PLUS Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer Autoload Register Lower Byte |
| ED | Timer Autoload Register Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FF | On Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

REGISTER INDIRECT
This is the "normal" mode of addressing for COP820C and COP840C. The operand is the memory addressed by the B register or X register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

## REGISTER INDIRECT

## (AUTO INCREMENT AND DECREMENT)

This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.


FIGURE 12. COP820C and COP840C ROMless Mode Schematic

## Addressing Modes (Continued)

RELATIVE
This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP +1 is implemented by a NOP instruction). There are no 'pages' when using JP, all 15 bits of PC are used.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A 8-bit Accumulator register
B $\quad 8$-bit Address register
X 8-bit Address register
SP 8-bit Stack pointer register

PC 15-bit Program counter register
PU upper 7 bits of PC
PL lower 8 bits of PC
C 1-bit of PSW register for carry
HC Half Carry
GIE 1-bit of PSW register for global interrupt enable

## Symbols

[B] Memory indirectly addressed by B register
[X] Memory indirectly addressed by X register
Mem Direct address memory or [B]
Meml Direct address memory or [B] or Immediate data
Imm 8-bit Immediate data
Reg Register memory: addresses F0 to FF (Includes B, X and SP)
Bit Bit number (0 to 7)
$\leftarrow \quad$ Loaded with
$\longleftrightarrow$ Exchanged with

Instruction Set


| Bits 7-4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| JP -15 | JP -31 | LD OFO, \#i | DRSZ OFO | RRCA | RC | $\begin{gathered} \text { ADC A, } \\ \# \mathbf{i} \\ \hline \end{gathered}$ | ADC A, [B] | $\begin{array}{\|c\|} \hline \text { IFBIT } \\ 0,[B] \\ \hline \end{array}$ | * | LDB, OF | IFBNE 0 | $\begin{gathered} \text { JSR } \\ 0000-00 F F \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $J P+17$ | INTR | 0 |
| JP -14 | JP -30 | LD OF1, \#i | DRSZ OF1 | * | SC | $\begin{gathered} \text { SUBC A, } \\ \# i \end{gathered}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,[B] } \end{aligned}$ | $\begin{array}{\|c} \text { IFBIT } \\ \hline 1,[B] \end{array}$ | * | LD B, OE | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+18$ | JP + 2 | 1 |
| JP -13 | JP -29 | LD OF2, \#i | DRSZ OF2 | $\begin{aligned} & X A, \\ & {[X+]} \end{aligned}$ | $\begin{gathered} X A \\ {[B+]} \end{gathered}$ | $\underset{\# i}{\text { IFEQ A, }}$ | $\begin{aligned} & \text { IFEQ } \\ & \text { A,[B] } \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | * | LDB, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ 0200-02 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 F F \end{gathered}$ | $\mathrm{JP}+19$ | $\mathrm{JP}+3$ | 2 |
| JP -12 | JP -28 | LD 0F3,\#i | DRSZ 0F3 | $\begin{gathered} X A, \\ {[X-]} \end{gathered}$ | $\begin{aligned} & \times A, \\ & {[B-]} \end{aligned}$ | IFGTA, \#i | IFGT <br> $\mathrm{A},[\mathrm{B}]$ | $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \end{gathered}$ | $\mathrm{JP}+20$ | $J P+4$ | 3 |
| JP-11 | JP -27 | LD 0F4, \#i | DRSZ 0F4 | * | LAID | ADD A, $\# i$ | ADD <br> A,[B] | $\begin{array}{\|c} \text { IFBIT } \\ 4,[\mathrm{~B}] \end{array}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+21$ | $\mathrm{JP}+5$ | 4 |
| JP -10 | JP -26 | LD 0F5, \#i | DRSZ 0F5 | * | JID | AND A, \#i | AND <br> A,[B] | $\begin{array}{\|c\|} \hline \text { IFBIT } \\ 5,[\mathrm{~B}] \\ \hline \end{array}$ | SWAPA | LDB, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ 0500-05 F F \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| JP -9 | JP -25 | LD 0F6, \#i | DRSZ 0F6 | $\begin{aligned} & \mathrm{XA}, \\ & {[\mathrm{X}]} \end{aligned}$ | XA, <br> [B] | $\begin{gathered} \text { XOR } A, \\ \# i \\ \hline \end{gathered}$ | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A},[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{aligned} & \text { IFBIT } \\ & \text { 6,[B] } \end{aligned}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{gathered} \text { JSR } \\ 0600-06 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0600-06 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+23$ | $\mathrm{JP}+7$ | 6 |
| JP -8 | JP -24 | LD 0F7,\#i | DRSZ 0 F7 | * | * | $\begin{gathered} \text { OR A, } \\ \# \mathrm{i} \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { IFBIT } \\ 7,[B] \\ \hline \end{array}$ | * | LD B, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ \text { 0700-07FF } \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 F F \end{gathered}$ | JP + 24 | $\mathrm{JP}+8$ | 7 |
| JP -7 | JP -23 | LD 0F8, \#i | DRSZ 0F8 | NOP | * | $\begin{gathered} \text { LD A, } \\ \# i \end{gathered}$ | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LDB, 7 | IFBNE 8 | $\begin{gathered} \text { JSR } \\ 0800-08 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0800-08 F F \end{gathered}$ | $\mathrm{JP}+25$ | $\mathrm{JP}+9$ | 8 |
| JP -6 | JP -22 | LD 0F9,\#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & 1,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LDB, 6 | IFBNE 9 | $\begin{gathered} \text { JSR } \\ 0900-09 \mathrm{FF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0900-09 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+26$ | $\mathrm{JP}+10$ | 9 |
| JP -5 | JP -21 | LD OFA, \#i | DRSZ OFA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+]} \end{aligned}$ | $\begin{aligned} & \text { LDA, } \\ & \text { [B+] } \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B+], \# i} \end{gathered}$ | INCA | $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[B] \end{aligned}$ | LD B, 5 | IFBNE 0A | JSR OAOO-OAFF | JMP OA00-0AFF | $J P+27$ | $J P+11$ | A |
| JP -4 | JP -20 | LD OFB,\#i | DRSZ OFB | $\begin{aligned} & \mathrm{LDA}, \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & \text { [B-] } \end{aligned}$ | $\begin{gathered} \text { LD } \\ {[B-1, \# i} \end{gathered}$ | DECA | $\begin{array}{\|l} \text { SBIT } \\ 3,[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LDB, 4 | IFBNE OB | $\begin{gathered} \text { JSR } \\ \text { OBOO-OBFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OBOO-0BFF } \\ \hline \end{gathered}$ | $\mathrm{JP}+28$ | $\mathrm{JP}+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | $\begin{gathered} \text { LD Md, } \\ \# \mathrm{i} \\ \hline \end{gathered}$ | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[B] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, 3 | IFBNE OC | $\begin{gathered} \text { JSR } \\ 0 \mathrm{COO-OCFF} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \mathrm{COO-OCFF} \\ \hline \end{gathered}$ | $\mathrm{JP}+29$ | $\mathrm{JP}+13$ | C |
| JP -2 | JP -18 | LD OFD,\#i | DRSZ OFD | DIR | JSRL | LDA, $\mathrm{Md}$ | RETSK | $\begin{aligned} & \text { SBIT } \\ & 5,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[B] \end{aligned}$ | LD B, 2 | IFBNE OD | $\begin{gathered} \text { JSR } \\ \text { ODOO-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { ODOO-ODFF } \end{gathered}$ | $\mathrm{JP}+30$ | $J P+14$ | D |
| JP -1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \text { LD A, } \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | LD A, <br> [B] | $\begin{gathered} \text { LD } \\ \text { [B], \#i } \end{gathered}$ | RET | $\begin{array}{\|l\|} \hline \text { SBIT } \\ 6,[B] \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[B] \end{aligned}$ | LD B, 1 | IFBNE 0E | $\begin{gathered} \text { JSR } \\ \text { OEOO-OEFF } \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \text { EOO-0EFF } \\ \hline \end{gathered}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| JP -0 | JP-16 | LD 0FF,\#1 | DRSZ OFF | * | * | * | RETI | $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[B] \\ & \hline \end{aligned}$ | LD B, 0 | IFBNE OF | $\begin{gathered} \text { JSR } \\ \text { OFOO-OFFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0 \text { FOO-0FFF } \end{gathered}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | F |

where,
i is the immediate data
Md is a directly addressed memory location

* is an unused opcode (see following table)


## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time ( $1 \mu \mathrm{~s}$ at 20 MHz ) to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle (a cycle is $1 \mu \mathrm{~s}$ at 20 MHz ).

|  | [B] | Dlrect | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Memory Transfer Instructions
$\left.\begin{array}{|l|c|c|c|c|c|}\hline & \begin{array}{c}\text { Register } \\ \text { Indirect } \\ {[B]}\end{array} & {[\mathrm{X}]}\end{array}\right)$

- $=>$ Memory location addressed by B or X or directly.

Instructlons Using A \& C Transfer of Control Instructions

| CLRA | $1 / 1$ | JMPL | $3 / 4$ |
| :--- | :--- | :--- | :--- |
| INCA | $1 / 1$ | JMP | $2 / 3$ |
| DECA | $1 / 1$ | JP | $1 / 3$ |
| LAID | $1 / 3$ | JSRL | $3 / 5$ |
| DCORA | $1 / 1$ | JSR | $2 / 5$ |
| RRCA | $1 / 1$ | JID | $1 / 3$ |
| SWAPA | $1 / 1$ | RET | $1 / 5$ |
| SC | $1 / 1$ | RETSK | $1 / 5$ |
| RC | $1 / 1$ | RETI | $1 / 5$ |
| IFC | $1 / 1$ | INTR | $1 / 7$ |
| IFNC | $1 / 1$ | NOP | $1 / 1$ |

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused <br> Opcode | Instruction | Unused <br> Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | C $\rightarrow$ HC |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| $8 C$ | RET | B7 | XA, [X] |
| 99 | NOP | B9 | NOP |
| $9 F$ | LD [B], \#i | BF | LD A, [X] |
| A7 | XA, [B] |  |  |
| AB | NOP |  |  |

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPSTM and the HPCTM family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## Single Chip Emulator Device

The COP820C is fully supported by a form, fit and function emulator device, the COP8720C.

## Option List

The COP820C/COP840C mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

## OPTION 1: CKI INPUT

$=1$ Normal Mode Crystal (CKI/10) CKO for crystal configuration
$=2$ Normal Mode External (CKI/10) CKO available as G7 input
$=3 R / C \quad(C K I / 10)$ CKO available as G7 input
$=4$ High Speed Crystal (CKI/20) CKO for crystal configuration
$=5$ High Speed External (CKI/20) CKO available as G7 input

## OPTION 2: COP820C/COP840C BONDING

$=128$ pin package
= 224 pin package
= 320 pin package
The following option information is to be sent to National along with the EPROM.

## Option Data

Option 1 Value__is: CKI Input
Option 2 Value_is: COP Bonding

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP820/COP840 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB1 | Personality Board | COP820/840 Personality Board Users Manual | 420410806-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424410527-001 \\ & 420040416-001 \end{aligned}$ |
|  | 420410703-001 | Programmer's Manual |  | 420410703-001 |

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.


National

## General Description

The COP820CB is a member of the COPSTM microcontroller family. They are fully static parts, fabricated using dou-ble-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16-bit timer/ counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the COP820CB and COP840CB to the specific application. The part operates over a voltage range of 2.0 V to 3.5 V . The minimum operating voltage of 2.0 V makes this part suitable for applications requiring low power consumption. The part may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain ( 500 mA at $10 \mu \mathrm{~s}$ instruction rate) Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$, max $2 \mu \mathrm{~A}$ )
■ Single supply operation: 2.0 V to 3.5 V
- 1024 bytes ROM/64 Bytes RAM
- 16-bit read/write timer operates in a variety of modes
- Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
—Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE PLUSTM serial I/O
- 28 pin package (optionally 24 or 20 pin package)
- 24 input/output pins (28-pin package)
- Software selectable I/O options (TRI-STATE ${ }^{\oplus}$, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
- ROMless mode for accurate emulation and external program capability-expandable to 32k bytes in ROMless mode
■ Fully supported by National's MOLETM development system


## Block Diagram



TL/DD/10426-1
FIGURE 1

## General Description

The COP8640C/COP8620C is a member of the COPSTM microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, EEPROM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/ PLUSTM serial I/O, a 16 -bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the COP8640C/ COP8620C to the specific application. The part operates over a voltage range of 4.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate. The part may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.

## Features

- Low Cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate)

Low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )
■ Single supply operation: 2.5 to 6.0V
■ 2048 Bytes ROM/64 Bytes RAM/64 Bytes EEPROM on COP8640C

- 1024 bytes ROM/ 64 bytes RAM/ 64 bytes EEPROM on COP8620C
- 16-bit read/write timer operates in a variety of modes
- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)

■ Multi-source interrupt

- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in.RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- MICROWIRE PLUSTM serial I/O
- 28 pin package (optionally 24 or 20 pin package)
- 24 input/output pins (28-pin package)
- Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- ROMless mode for accurate emulation and external program capability-expandable to 32k bytes in ROMless mode
- COP8620C Series compatible with COP8720C Series
- Fully supported by National's Development Systems


## Block Diagram



TL/DD/10366-1
FIGURE 1

National

## Single-Chip microCMOS Microcontrollers

## General Description

The COP8720C/COP8721C/COP8722C are members of the COPSTM microcontroller family featuring on-chip EEPROM modules. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, a 16 -bit timer/counter with capture register and a multisourced interrupt. Each I/O pin has software selectable options to adapt the COP8720C to the specific application. The part operates over a voltage range of 2.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate. The COP8720 is totally compatible with the ROM based COP820C microcontroller. It serves as a form, fit and function emulator device for the COP820 microcontroller family.

## Features

- Low Cost 8-bit CORE microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate) Low current static HALT mode (Typically $<10 \mu \mathrm{~A}$ )

■ Single supply operation: 2.5 V to 6.0 V

- 1024 bytes EEPROM program memory
- 64 bytes of RAM
- 64 bytes EEPROM data memory
- 16-bit read/write timer operates in a variety of modes
- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instruction
- MICROWIRE/PLUSTM serial I/O
- 28 pin package (optionally 24 or 20 pin package)
- 24 input/output pins
- Software selectable I/O options (TRI-STATE®, pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Form, fit and function EEPROM emulation device for COP820C/COP821C/COP822C
- Fully supported by National's MOLETM development system


## Block Dlagram



Total Current out of GND Pin (Sink)
60 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage <br> Power Supply Ripple (Note 1) | Peak to Peak | 2.5 |  | $\begin{gathered} 6.0 \\ 0.1 \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Operating Voltage during EEPROM Write (Note 7) |  | 4.5 |  | 6.0 | V |
| Supply Current (see page 10) <br> High Speed Mode, CKI $=20 \mathrm{MHz}$ <br> Normal Mode, CKI $=5 \mathrm{MHz}$ <br> Normal Mode, CKI $=2 \mathrm{MHz}$ <br> (Note 2) <br> HALT Current <br> (Note 3) | $\begin{aligned} & V_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{tc}=2 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{tc}=5 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \end{aligned}$ |  | <10 | $\begin{gathered} 13 \\ 7 \\ 2 \\ \\ 30 \end{gathered}$ | mA mA mA $\mu \mathrm{A}$ |
| Input Levels RESET, CKI Logic High Logic Low All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage Input Pullup Current | $\begin{aligned} & V_{C C}=6.0 \mathrm{~V} \\ & V_{C C}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & 40 \end{aligned}$ |  | $\begin{array}{r} +2 \\ 250 \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| G Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\text {cc }}$ |  | V |
| Output Current Levels <br> D Outputs Source <br> Sink | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| All Others <br> Source (Weak Pull-Up) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 10 \\ 2.5 \\ 0.4 \\ 0.2 \\ 1.6 \\ 0.7 \\ -2.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ $+2.0$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current Per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current (Room Temp) without Latchup (Note 5) |  |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, Vr | 500 ns Rise and Fall Time (Min) | 2.0 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time (tc) <br> High Speed Mode <br> (Div-by 20) <br> Normal Mode <br> (Div-by 10) <br> R/C Oscillator Mode <br> (Div-by 10) | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 2 \\ 5 \\ 3 \\ \\ 7.5 \\ \hline \end{gathered}$ |  | DC <br> DC <br> DC <br> DC <br> DC <br> DC | $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| CKI Clock Duty Cycle (Note 6) Rise Time (Note 6) Fall Time (Note 6) | $\begin{aligned} & \mathrm{fr}=\mathrm{Max}(\div 20 \text { Mode }) \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 33 |  | $\begin{gathered} 66 \\ 12 \\ 8 \\ \hline \end{gathered}$ | \% <br> ns <br> ns |
| Inputs ${ }^{\text {tsetup }}$ thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay tpD1 $^{\text {, }}$ tPDO SO, SK <br> All Others | $R_{L}=2.2 k, C_{L}=100 \mathrm{pF}$ $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq V_{C C}<4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mu s \\ & \mu s \\ & \mu s \\ & \mu s \end{aligned}$ |
| MICROWIRETM Setup Time <br> tuws <br> MICROWIRE Hold Time <br> tUWH <br> MICROWIRE Output Propagation <br> Delay tupd |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{\mathrm{C}} \\ & \mathrm{t}_{2} \end{aligned}$ |  |  |  |
| Reset Pulse Width |  | 1.0 |  |  | $\mu \mathrm{s}$ |

Note 1: Rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCc, $L$ and $G$ ports are at TRI-STATE and tied to ground, all outputs low and tied to ground.
Note 4: Human body model, 100 pF through $1500 \Omega$.
Note 5: Except pins G6, G7, RESET

$$
\begin{array}{ll}
\text { pins G6, } \text { RESET: } & +60 \mathrm{~mA} \\
\text { Din G7: } & -25 \mathrm{~mA}
\end{array}
$$

Note 6: Parameter sampled but not $100 \%$ tested.
Note 7: The temperature range for write operation is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## EEPROM Characteristics

| Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| EEPROM Write Cycle Time | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 6.0 \mathrm{~V}$ | 15 | 20 | 25 | ms |
| EEPROM Number of Writes |  |  |  | 10000 | Cycles |
| $V_{\text {CC Level for Write Lock Out }}$ | $V_{\text {LKO }}$ | 3.9 |  | 4.4 | V |
| Programming Voltage to $\overline{R E S E T}$ Pin | $V_{\text {prg }}$ <br> $4.5 \mathrm{~V} \leq V_{C C} \leq 6.0 \mathrm{~V}$ | 11.5 | 12 | 12.5 | V |

Timing Diagrams


TL/DD/9108-22
FIGURE 2. MICROWIRE/PLUS TIming Dlagram

## Connection Diagrams



## 24-PIn Dual-In-Line Package <br>  <br> TL/DD/9108-4 <br> Order Number COP8721CN See NS Molded Package Number N24A

28-PIn Dual-In-LIne Package

| /so - 1 | 28 |
| :---: | :---: |
| cs/sk -2 | 27 |
| 68/51-3 | 26 |
| 67/CKO-4 | 25 |
| CKI-5 | 24 |
| $\mathrm{vcc}-6$ | 23 |
| 10-7 | 22 |
| $11-8$ | 21 |
| 12-9 | 20 |
| $13-10$ | 19 |
| 10-11 | 18 |
| $11-12$ | 17 |
| L2-13 | 16 |
| 13-14 | 15 |

TL/DD/9108-5
Order Number COP8720CN See NS Molded Package Number N28B


FIGURE 3


FIGURE 3 (Continued)


TL/DD/9108-8

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.
$\overline{\text { RESET }}$ is the master reset input. See Reset description.
PORT I is a four bit $\mathrm{Hi}-\mathrm{Z}$ input port.
PORT $L$ is an 8 -bit I/O port.
There are two registers associated with each L I/O port: a data register and a configuration register. Therefore, each $L$ I/O bit can be individually configured under software control as shown below:

| Port L <br> Config. | Port L <br> Data | Port L <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0' Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.
PORT G is an 8 -bit port with $61 / O$ pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each 1/O port: a data register and a configuration register. Therefore, each I/O bit can be individually configured under software control as shown below.

| Port G <br> Config. | Port G <br> Data | Port G <br> Setup |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input (TRI-STATE) |
| 0 | 1 | Input With Weak Pull-Up |
| 1 | 0 | Push-Pull "0" Output |
| 1 | 1 | Push-Pull "1" Output |

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will
return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.
Six bits of Port $G$ have alternate features:
GO INTR (an external interrupt)
G3 TIO (timer/counter input/output)
G4 SO (MICROWIRE serial data output)
G5 SK (MICROWIRE clock I/O)
G6 SI (MICROWIRE serial data input)
G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)
Pins G1 and G2 currently do not have any alternate functions.
PORT $D$ is a four bit output port that is set high when RESET goes low.
The D2 pin is sampled at reset. If it is held low at reset the COP8720C enters the ROMless mode of operation.

## Functional Description

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

## ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operation in one cycle time.
There are five CPU registers:
A is the 15-bit Program Counter register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is the 8 -bit address register, can be auto incremented or decremented.
$X$ is the 8 -bit alternate address register, can be incremented or decremented.
SP is the 8-bit stack pointer, points to subroutine stack (in RAM).
$B, X$ and $S P$ registers are mapped into the on chip RAM. The $B$ and $X$ registers are used to address the on chip RAM. The SP register is used to address the program counter stack in RAM during subroutine calls and returns.

## MEMORY

The COP8720C contains 1 Kbyte of Program EEPROM, 64 bytes of on-chip RAM and Registers, I/O, 64 bytes of Data EEPROM and 256 bytes of firmware ROM.

## PROGRAM MEMORY

Program memory for the COP8720C consists of two mod-ules-the 1 Kbyte program EEPROM and the 256 byte ROM which contains the firmware routines for reading and programming the EEPROM.
Memory locations in the 1 Kbyte program EEPROM module are accessed by the address register, EEAR, and the data register, EROMDR. The EEAR is mapped into the address locations E2 and E3. The EROMDR register is located at the address E .
Under normal conditions, the program EEPROM and the ROM are addressed by the PC and their contents go to the instruction bus. During the EEPROM program and verify cycle, the EEPROM is treated as data memory while the COP8720C is executing out of the firmware ROM. The EEPROM is addressed through the EEAR register. The EROMDR register holds the data read back from the EEPROM location during a verify cycle and holds the data to be written into the EEPROM location during a program cycle. The verify cycle takes 1 instruction cycle and the write cycle takes 20 ms .
Accesses to the program EEPROM is controlled by two flags, AEN and PEN, in the control register, EECR.

| AEN | PEN | Access Type |
| :---: | :---: | :--- |
| 0 | 0 | Normal |
| 0 | 1 | Normal |
| 1 | 0 | EEPROM Read Cycle |
| 1 | 1 | EEPROM Write Cycle |

To prevent accidental erasures and over-write situations the application program should not set the AEN and PEN flags in the EECR register. The COP8720C supports application accesses to the EEPROM module via two subroutines in the firmware ROM-an EEPROM read and an EEPROM write subroutine. To program an EEPROM memory location, the user loads the EECR and EROMDR registers and invokes the write subroutine at the address $40 C 0$ Hex. To read an EEPROM location the user loads the EEAR register with the address of the EEPROM memory location and invokes the read subroutine at the address 40D4 Hex. The read subroutine returns the contents of the addressed EEPROM location in the EROMDR register.

## DATA MEMORY

The data memory for the COP8720C consists of on-chip RAM, EEPROM, I/O and registers. Data memory is accessed directly by the instruction or indirectly by the $B, X$ and SP registers.

## RAM

The COP8720C has 64 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" that can be loaded efficiently, decremented and tested. Three specific registers: $\mathrm{B}, \mathrm{X}$ and SP are mapped into this space, the other bytes are available for general use.

The instruction set of the COP8720C permits any bit in the data memory to be set, reset or tested. All I/O and the registers (except the A and PC ) are memory mapped; therefore, I/O bits and register bits in addition to the normal data RAM can be directly and individually set, reset and tested.

## DATA EEPROM

The COP8720C provides 64 bytes of EEPROM for nonvolatile data memory. The data EEPROM can be read and programmed in exactly the same way as the RAM. All instructions that perform read and write operations on the RAM work similarly upon the data EEPROM.
A data EEPROM programming cycle is initiated by an instruction such as X, LD, SBIT or RBIT. The EE memory support circuitry sets the BsyERAM flag in the EECR register immediately upon beginning a data EEPROM write cycle. It will be automatically reset by the hardware at the end of the data EEPROM write cycle. The application program should test the BsyERAM flag before attempting a write operation to the data EEPROM. A second EEPROM write operation while a write operation is in progress will be ignored. The Werr flag in the EECR register is set to indicate the error status.

## SIGNATURE AND OPTION REGISTERS

The COP8720C provides a set of six additional registers implemented with EEPROM cells-the Signature and Option registers.
The Signature register is a four-byte register provided for storing ROM code rev. numbers or other application specific information. The Signature register is shadowed behind the data EEPROM cells at addresses 8 C to 8 F Hex. Two test modes are provided to allow the Signature register to be read or programmed.
The Option register consists of two bytes shadowed behind the addresses 89 and 8 B Hex. The Option register allows the COP8720C to be programmed to accurately emulate the different mask options available on the COP820C.

| - | - | - | - | ROMemu | $x$ | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | HS | RC | XTAL | $x$ |
| 88 Hex |  |  |  |  |  |  |  |
| 88 Hex |  |  |  |  |  |  |  |

ROMemu: When set, the Data EEPROM and all the EE related registers become inaccessible. Thus, the EE registers look like nonexistent memory locations when addressed by the application program and the Program EEPROM behaves just like ordinary ROM. Thus, setting the ROMemu bit allows the COP8720C to emulate the ROM based COP820C with $100 \%$ accuracy.
HS, RC, XTAL: These three bits allow the COP8720C to emulate the clock options of the COP820C. Note that only five out of the possible eight combinations are legal-the combinations $0 \mathrm{E}, 0 \mathrm{C}$ and 06 are illegal combinations.

## EECR and EE SUPPORT CIRCUITS

The EEPROM program and data modules share a common set of EE support circuits to generate all necessary high

voltage programming pulses. Each programming cycle consists of a 10 ms erase cycle followed by a 10 ms write cycle for each byte. An EEPROM cell in the erase state is read out as a 0 and the written state is read out as a 1 . Since the two $E E$ modules share the support circuitry, programming the two modules at the same time is not allowed.
The EECR register provides control, status and test mode functions for the EE modules.
The EECR register bit assignments are shown below.
EECR Reglster Bit Assignment

| Wr | Test Mode Codes |  |  |  | AEN | PEN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rd | Test Mode Codes | BsyEROM | BsyERAM | AEN | $V_{\text {LKO }}$ | Werr |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 |
|  |  |  | 1 | 0 |  |  |

Werr Write Error. Writing to data EEPROM while a previous write cycle is still busy, that is BsyERAM is not 0 , causes Werr to be set to 1 indicate error status. Werr is cleared by writing a 0 into it.
PEN A program EEPROM programming cycle is started by setting PEN and AEN to 1 at the same time. PEN is "written thru". It is not latched.
$V_{\text {LKO }} \quad$ EECR bit 1 is read as the lock out indicator. A low $V_{C C}$ detector is enabled at the start of the EE programming cycle. If it finds $V_{C C}$ less than $\mathrm{V}_{\text {LKO }}$, the $\mathrm{V}_{\text {LKO }}$ status bit is set and the write cycle is aborted. The V LKO status bit stays latched until the start of another EE programming cycle.
AEN AEN controls the program EEPROM address/ data interface. when AEN is 0 , the EEPROM is the program memory. It is adressed by PC, and its output data goes onto the instruction bus. When AEN is set to 1 , the EEPROM becomes data memory. It is addressed by the EEAR, and it is accessed from the EROMDR.

BsyERAM Set to 1 when data EEPROM is being written, is automatically reset by the hardware upon completion of the write operation.
BsyEROM Set to 1 when program EEPROM is being written, is automatically reset by the hardware upon completion of the write operation.
Bits 3 to 7 of the EECR are used for encoding various EEPROM module test modes, most of which are for factory manufacturing tests. Two of the test modes used for accessing the signature and option registers are described in a previous section. The EE test modes are activated by applying high voltage to the RESET pin. Some of the test modes, if activated improperly, can make the part inoperable. These test modes are reserved for use by the manufacturer only.
The EECR register is cleared by $\overline{\operatorname{RESET}}$. EECR is mapped into address location EO.
When either BsyERAM or BsyEROM is set to 1 , that is an EEPROM programming cycle is in progress, the AEN bit is locked up and cannot be changed by the processor.

## EXTERNALLY PROGRAMMING THE PROGRAM EEPROM

As shown in the previous section, the COP8720C permits the program EEPROM memory module to be altered under program control via the EECR register. To facilitate ease of development the COP8720C also provides an external mode of loading executable code into the program EEPROM module.

This section describes the programming method for the COP8720C EEPROM.
Programming the COP8720C EEPROM or the special registers is initiated by applying VPRG to the RESET pin. Control gets transferred to the firmware ROM when $V_{\text {PRG }}$ is applied to the RESET pin. The program contained in the firmware ROM sets up the I/O of the COP8720C to simulate the I/O requirements of a 2 -kbyte memory device. This is done by setting up the COP8720C I/O as eight bits of address/data lines, three address lines, read/write control and a ready signal.

## Functional Description (Continued)

Figure 4 shows the three packages and the associated I/O. The pin descriptions are as follows:

| VCC | Positive 5V Power Supply |
| :--- | :--- |
| GND | Ground |
| $\overline{\text { RESET }}$ | Active Low Reset Input |
| CKI | Clock Input |
| ADO-AD7 | Multiplexed Address/Data Lines |
| A8-A11 | Address Lines |
| $\overline{\text { RD }}$ | Active Low Read Strobe |
| WR | Active High Write Strobe |
| RDY | Active High Ready Output |

The firmware ROM program allows the user to reference the special registers as EEPROM memory locations in the address range 2048-2070 decimal. The following mapping is used:
Signature Register \#1 at EEPROM address 800 Hex
Signature Register \#2 at EEPROM address 801 Hex
Signature Register \#3 at EEPROM address 802 Hex
Signature Register \#4 at EEPROM address 803 Hex
Option Register \#1 at EEPROM address 804 Hex
Option Register \#2 at EEPROM address 805 Hex
Note that in order to reference these registers the user must come in with addresses in the range 800 Hex to 805 Hex .

## PROGRAMMING STEPS

The programmig host has to go through the following steps for the write and verify cycles. (See Figure 2)

## WRITE:

1. Power is applied with the $\overline{\operatorname{RESET}}$ and WR pins low and the $\overline{\mathrm{RD}}$ high.
2. $\overline{\text { RESET }}$ is then brought up to $V_{\text {prg }}$ within $1 \mu \mathrm{~s}$.
3. The lower byte of the address to be written into is applied to the pins ADO-AD7 and the upper 3 bits of the address applied to the pins A8-A11.
4. Observing the setup times, WR is brought high.
5. The data to be programmed is applied to the pins ADOAD7.
6. The RDY signal from the COP8720C goes low. This indjcates that the WR and data on AD0-AD7 have been accepted and these inputs can be removed.
7. The programming host must now either wait for the RDY signal to go high or wait at least 20 ms before initiating a new programming cycle.

## VERIFY:

1. Power is applied with $\overline{\text { RESET }}$ and WR pins held low and the $\overline{\mathrm{RD}}$ high.
2. The RESET pin is brought up to $V_{\text {prg }}$ within $1 \mu \mathrm{~s}$.
3. The lower byte of the address to be read is applied to the pins ADO-AD7 and the upper three bits to the pins AD8AD11.
4. Observing setup times the $\overline{R D}$ pin is brought low.
5. After a time T7, the RDY signal from the COP8720C goes low and data is ready for the host on the pins ADO-AD7. The data stays until the $\overline{R D}$ signal goes back high after which the RDY signal will go back high.
6. The host must wait for the RDY signal to go back high before the next read cycle is initiated.

## RESET

The $\overline{R E S E T}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports $L$ and $G$ are placed
in the TRI-STATE mode and the Port $D$ is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports L \& G are cleared.
The external RC network shown in Figure 5 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.


TL/DD/9108-9
RC $\geq 5 \times$ Power Supply Rise Time FIGURE 5. Recommended Reset CIrcult

## OSCILLATOR CIRCUITS

Figure 6 shows the three clock oscillator configurations available for the COP8720C.

## A. CRYSTAL OSCILLATOR

The COP8720C can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table I shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.

EXTEANAL
CLOCK


FIGURE 6. Crystal and R-C Connection Dlagrams OSCILLATOR OPTIONS
The COP8720C can be driven by clock inputs between DC and 20 MHz . For low input clock frequencies ( $\leq 5 \mathrm{MHz}$ ) the instruction cycle frequency can be selected to be the input clock frequency divided by 10 . This mode is known as the Normal Mode.

Functional Description (Continued)
TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(M \Omega)$ | C1 <br> $(\mathbf{P F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(M H z)$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 20 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 10 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | $4(\div 20)$ | $V_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE II. RC Oscillator Conflguration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $R$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathrm{pF})$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Condltions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | $2.8-2.2$ | $3.6-4.5$ | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | $1.5-1.1$ | $6.7-9$ | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | $1.1-0.8$ | $9-12.5$ | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

For oscillator frequencies that are greater than 5 MHz the chip must run with a divide by 20. This is known as the High Speed mode.
The COP820C microcontroller has five mask options for configuring the clock input. To emulate these mask options 3 bits must be set in the Option register.

| HS | RC | XTAL | Mask Option |
| :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | High Speed Crystal |
| 0 | 0 | 1 | Normal Mode Crystal |
| 1 | 0 | 0 | High Speed External |
| 0 | 0 | 0 | Normal Mode External |
| 0 | 1 | 0 | R/C Oscillator |

The CKI and CKO pins are automatically configured upon selecting a particular option.

- High Speed Crystal (CKI/20) CKO for crystal configuration
- Normal Mode Crystal (CKI/10) CKO for crystal configuration
- High Speed External (CKI/20) CKO available as G7 input
- Normal Mode External (CKI/10) CKO available as G7 input
- R/C (CKI/10) CKO available as G7 input

Where, G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

## CURRENT DRAIN

The total current drain of the chip depends on:

1) Oscillator operating mode-11
2) Internal switching current-12
3) Internal leakage current-13
4) Output source current-14
5) DC current caused by external input not at $V_{C C}$ or $G N D$ 15

Thus the total current drain, It is given as

$$
1 t=11+12+13+14+15
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw the least current when in the normal mode. The high speed mode will draw additional current. The R/C mode will draw the most. Operating with a crystal network will draw more current than an external squarewave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.
$\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times \mathrm{f}$
Where
C = equivalent capacitance of the chip. (TBD)
$V=$ operating voltage
$f=$ CKI frequency
The typical capacitance for the COP820C is TBD pF.
Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ are:

| CKI (MHz) | Inst. Cycle $(\mu \mathbf{s})$ | It (mA) |
| :---: | :---: | :---: |
| 20 | 1 | 13 |
| 3.58 | 3 | 2.2 |
| 2 | 5 | 1.2 |
| 0.3 | 33 | 0.2 |
| 0 (HALT) | - | $<0.01$ |

## HALT MODE

The COP8720C supports a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage ( $V_{C C}$ ) may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.
There are two ways to exit the HALT mode: via the $\overline{\text { RESET }}$ or by the CKO pin. A low on the $\overline{\operatorname{RESET}}$ line reinitializes the

## Functional Description (Continued)

microcontroller and starts executing from the address 0000 H . A low to high transition on the CKO pin causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the

## G7 data bit.

## INTERRUPTS

The COP8720C has a sophisticated interrupt structure to allow easy interface to the real world. There are three possible interrupt sources, as shown below.
A maskable interrupt on external G0 input (positive or negative edge sensitive under software control).
A maskable interrupt on timer carry or timer capture.
A non-maskable software/error interrupt on opcode zero.

## INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.
ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.
IEDG selects the external interrupt edge $(0=$ rising edge, $1=$ falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.
IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.
The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

## INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.
Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction
should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

## DETECTION OF ILLEGAL CONDITIONS

The COP8720C incorporates a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.
Reading an undefined ROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also ' 00 '. Thus a program accessing undefined ROM will cause a software interrupt.
Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the COP8720C grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

## MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the COP8720C to interface with any of National Semiconductor's Microwire peripherals (i.e. A/D converters, display drivers, etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 8 shows the block diagram of the MICROWIRE/PLUS interface.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, S 0 and S 1 , in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

| S1 | so | SK Cycle Time |
| :---: | :---: | :---: |
| 0 | 0 | $2 t_{C}$ |
| 0 | 1 | $4 t_{\mathrm{C}}$ |
| 1 | $x$ | $8 \mathrm{c}_{\mathrm{C}}$ |

where,
$t_{C}$ is the instruction cycle clock.


FIGURE 7. Interrupt Block Dlagram

## Functional Description (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The COP8720C may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 9 shows how two COP8720C microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangement.

## Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP8720C. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 9.) The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summaries the bit settings required for Master mode of operation.

## SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 9.)


TL/DD/9108-12
FIGURE 8. MICROWIRE/PLUS Block Dlagram

TABLE IV

| G4 <br> Config. <br> Blt | G5 <br> Config. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | G6 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. SK | SI | MICROWIRE/PLUS Master |
| 0 | 1 | TRI-STATE | Int. SK | SI | MICROWIRE/PLUS Master |
| 1 | 0 | SO | Ext. SK | SI | MICROWIRE/PLUS Slave |
| 0 | 0 | TRI-STATE | Ext. SK | SI | MICROWIRE/PLUS Slave |

## TIMER/COUNTER

The COP8720C has a powerful 16 -bit timer with an associated 16 -bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8 -bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table V details various timer operating modes and their requisite control settings.

## MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See Figure 10.)

## MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 10.)

## MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 11.)

Functional Description (Continued)


TL/DD/9108-13
FIGURE 9. MICROWIRE/PLUS Application

TABLE V. Timer Operating Modes

| CNTRL Blts <br> 765 | Operation Mode | T Interrupt | Timer Counts On |
| :---: | :---: | :---: | :---: |
| 000 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Pos. Edge |
| 001 | External Counter W/Auto-Load Reg. | Timer Carry | TIO Neg. Edge |
| 010 | Not Allowed | Not Allowed | Not Allowed |
| 011 | Not Allowed | Not Allowed | Not Allowed |
| 100 | Timer W/Auto-Load Reg. | Timer Carry | ${ }_{t}$ |
| 101 | Timer W/Auto-Load Reg./Toggle TIO Out | Timer Carry | ${ }_{t}$ |
| 110 | Timer W/Capture Register | TIO Pos. Edge | $t_{0}$ |
| 111 | Timer W/Capture Register | TIO Neg. Edge | $\mathrm{t}_{\mathrm{C}}$ |


FIGURE 10. Timer/Counter Auto Reload Mode Block Dlagram


TL/DD/8108-14
FIGURE 11. Timer Capture Mode Block Dlagram

## Functional Description (Continued)

## TIMER PWM APPLICATION

Figure 12 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.


TL/DD/9108-16
FIGURE 12. Timer Application

## Control Registers

CNTRL REGISTER (ADDRESS X'OOEE)
The Timer and MICROWIRE/PLUS control register contains the following bits:
S1 \& S0 Select the MICROWIRE/PLUS clock divide-by
IEDG External interrupt edge polarity select
( $0=$ rising edge, $1=$ falling edge)
MSEL Enable MiCROWIRE/PLUS functions S0 and SK
TRUN Start/Stop the Timer/Counter ( $1=$ run, $0=$ stop)
TC3 Timer input edge polarity select ( $0=$ rising edge, $1=$ falling edge)
TC2 Selects the capture mode
TC1 Selects the timer mode

| TC1 | TC2 | TC3 | TRUN | MSEL | IEDG | S1 | S0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT 7 |  |  |  |  |  |  |  |

## PSW REGISTER (ADDRESS $\times$ '00EF)

The PSW register contains the following select bits:
GIE Global interrupt enable
ENI External interrupt enable
BUSY MICROWIRE/PLUS busy shifting
IPND External interrupt pending
ENTI Timer interrupt enable
TPND Timer interrupt pending
C Carry Flag
HC Half carry Flag

| HC | C | TPND | ENTI | IPND | BUSY | ENI | GIE |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## Operating Modes

These controllers have two operating modes: Single Chip mode and the ROMless mode. The operating mode is determined by the state of the D2 pin at power on reset.
SINGLE CHIP MODE
In the Single Chip mode, the controller functions as a self contained microcontroller. It can address internal RAM and ROM. All ports configured as memory mapped I/O ports.

## ROMLESS MODE

The COP8720C will enter the ROMless mode of operation if the D2 pin is held at logical " 0 " at reset. In this case the internal PROGRAM EEPROM is disabled and the controller can now address up to 32 kbytes of external program memory. It continues to use the on board RAM, and DATA EEPROM.

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address | Contents |
| :---: | :--- |
| 00 to 2F | On Chip RAM Bytes |
| 30 to 7F | Unused RAM Address Space (Reads as all Ones) |
| 80 to BF | 64 Bytes DATA EEPROM |
| C0 to CF | Expansion Space for I/O and Registers |
| D0 to DF | On Chip I/O and Registers |
| D0 | Port LD Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8-DB | Reserved for Port C |
| DC | Port D Data Register |
| DD-DF | Reserved for Port D |
| E0 to EF | On Chip Functions and Registers |
| E0 | EECR |
| E1 | EROMDR |
| E2 | EEAR Low Byte |
| E3 | EEAR High Byte |
| E4-E8 | Reserved |
| E9 | MICROWIRE/PLUS Shift Register |
| EA | Timer Lower Byte |
| EB | Timer Upper Byte |
| EC | Timer Autoload Register Lower Byte |
| ED | Timer Autoload Register Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FF | On Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |

## Memory Map (Continued)

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

REGISTER INDIRECT
This is the "normal" mode of addressing for the COP8720C. The operand is the memory addressed by the B register or X register.

## DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

REGISTER INDIRECT
(AUTO INCREMENT AND DECREMENT)
This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.

## RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP +1 is implemented by a NOP instruc-
tion). There are no 'pages' when using JP, all 15 bits of PC are used.

## Instruction Set

## REGISTER AND SYMBOL DEFINITIONS

## Registers

A 8-bit Accumulator register
B 8-bit Address register
X 8-bit Address register
SP 8-bit Stack pointer register
PC 15-bit Program counter register
PU upper 7 bits of PC
PL lower 8 bits of PC
C 1-bit of PSW register for carry
HC Half Carry
GIE 1-bit of PSW register for global interrupt enable
Symbols
[B] Memory indirectly addressed by B register
[X] Memory indirectly addressed by X register
Mem Direct address memory or [B]
Meml Direct address memory or [B] or Immediate data
Imm 8-bit Immediate data
Reg Register memory: addresses F0 to FF (Includes B, X and SP)
Bit Bit number (0 to 7)
$\leftarrow \quad$ Loaded with
$\longleftrightarrow$ Exchanged with

Instruction Set (Continued)
Instruction Set

| ADD | add | $A \leftarrow A+M e m l$ |
| :---: | :---: | :---: |
| ADC | add with carry | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A}+\mathrm{MemI}+\mathrm{C}, \mathrm{C} \leftarrow \text { Carry } \\ & \mathrm{HC} \leftarrow \text { Half Carry } \end{aligned}$ |
| SUBC | subtract with carry | $A \leftarrow A+\overline{\text { Meml }}+C, C \leftarrow \text { Carry }$ $\text { HC } \leftarrow \text { Half Carry }$ |
| AND | Logical AND | $A \leftarrow A$ and Meml |
| OR | Logical OR | $A \leftarrow A$ or Meml |
| XOR | Logical Exclusive-OR | $A \leftarrow A$ xor Meml |
| IFEQ | IF equal | Compare $A$ and Meml, Do next if $A=$ Meml |
| IFGT | IF greater than | Compare $A$ and Meml, Do next if $A>M e m l$ |
| IFBNE | IF B not equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Decrement Reg. ,skip if zero | Reg $\leftarrow$ Reg - 1 , skip if Reg goes to 0 |
| SBIT | Set bit | 1 to bit, <br> Mem (bit $=0$ to 7 immediate) |
| RBIT | Reset bit | 0 to bit, Mem |
| IFBIT | If bit | If bit, Mem is true, do next instr. |
| X | Exchange A with memory | $A \longleftrightarrow$ Mem |
| LD A | Load A with memory | $A \leftarrow M e m i$ |
| LD mem | Load Direct memory Immed. | Mem $\leftarrow \mathrm{Imm}$ |
| LD Reg | Load Register memory Immed. | Reg $\leftarrow$ Imm |
| X | Exchange $A$ with memory [ B ] | $A \longleftrightarrow[B] \quad(B \leftarrow B \pm 1)$ |
| X | Exchange A with memory [ X ] | $A \longleftrightarrow[\mathrm{C}] \quad(\mathrm{X} \leftarrow \mathrm{X} \pm 1)$ |
| LDA | Load A with memory [B] | $A \leftarrow[B] \quad(B \leftarrow B \pm 1)$ |
| LDA | Load A with memory [ X ] | $A \leftarrow[X] \quad(X \leftarrow X \pm 1)$ |
| LDM | Load Memory Immediate | $[B] \leftarrow \operatorname{lmm}(B \leftarrow B \pm 1)$ |
| CLRA | Clear A | $A \leftarrow 0$ |
| INCA | Increment A | $A \leftarrow A+1$ |
| DECA | Decrement A | $A \leftarrow A-1$ |
| LAID | Load A indirect from ROM | $A \leftarrow R O M(P U, A)$ |
| DCORA | DECIMAL CORRECT A | $A \leftarrow B C D$ correction (follows ADC, SUBC) |
| RRCA | ROTATE A RIGHT THRU C | $C \rightarrow A 7 \rightarrow \ldots \rightarrow A O \rightarrow C$ |
| SWAPA | Swap nibbles of $A$ | $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A 0$ |
| SC | Set C | $C \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC | If C | If $C$ is true, do next instruction |
| IFNC | If not $C$ | If C is not true, do next instruction |
| JMPL | Jump absolute long | $\mathrm{PC} \leftarrow \mathrm{ii}(\mathrm{ii}=15$ bits, 0 to 32 k ) |
| JMP | Jump absolute | $\mathrm{PC} 11 . .0 \leftarrow \mathrm{i}(\mathrm{i}=12$ bits) |
| JP | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , not 1$)$ |
| JSRL | Jump subroutine long | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Jump subroutine | [SP] $\leftarrow$ PL, [SP-1] $\leftarrow$ PU,SP-2,PC11.. $0 \leftarrow i$ |
| JID | Jump indirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET | Return from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK | Return and Skip | SP+2,PL $\leftarrow$ [SP],PU $\leftarrow$ [SP-1],Skip next instruction |
| RETI | Return from Interrupt | SP $+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{G} \mid \mathrm{E} \leftarrow 1$ |
| INTR | Generate an interrupt | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP | No operation | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

COP8720C/COP8721C/COP8722C

| Bits 7-4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| JP-15 | JP -31 | LD OFO, \# | DRSZ OFO | RRCA | RC | ADC A, $\# i$ | ADC A, [B] | $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \\ & \hline \end{aligned}$ | * | LD B, OF | IFBNE 0 | JSR 0000-00FF | $\begin{gathered} \text { JMP } \\ 0000-00 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+17$ | INTR | 0 0 |
| JP -14 | JP -30 | LD 0F1,\#i | DRSZ OF1 | * | SC | SUBC A, \#i | $\begin{aligned} & \text { SUBC } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 1,[B] \end{aligned}$ | * | LD B, OE | IFBNE 1 | $\begin{gathered} \text { JSR } \\ 0100-01 \mathrm{FF} \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0100-01 \mathrm{FF} \end{gathered}$ | $J P+18$ | $J P+2$ | 1 |
| JP-13 | JP -29 | LD 0F2, \#i | DRSZ 0F2 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}+]} \end{gathered}$ | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{~B}+]} \end{gathered}$ | $\begin{gathered} \text { IFEQ A, } \\ \# \mathrm{i} \end{gathered}$ | $\begin{aligned} & \text { IFEQ } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \\ & \hline \end{aligned}$ | * | LD B, OD | IFBNE 2 | $\begin{gathered} \text { JSR } \\ \text { 0200-02FF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0200-02 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+19$ | $\mathrm{JP}+3$ | 2 |
| JP -12 | JP -28 | LD 0F3, \#i | DRSZ 0F3 | $\begin{gathered} X A, \\ {[X-]} \end{gathered}$ | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{~B}-]} \end{gathered}$ | IFGT A, $\# i$ | $\begin{aligned} & \text { IFGT } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, OC | IFBNE 3 | $\begin{gathered} \text { JSR } \\ 0300-03 F F \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0300-03 F F \\ \hline \end{gathered}$ | $\mathrm{JP}+20$ | JP + 4 | 3 |
| JP -11 | JP -27 | LD 0F4, \#i | DRSZ 0F4 | * | LAID | ADD A, $\# i$ | $\begin{aligned} & \mathrm{ADD} \\ & \mathrm{~A},[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { IFBIT } \\ \text { 4,[B] } \\ \hline \end{array}$ | CLRA | LD B, OB | IFBNE 4 | $\begin{gathered} \text { JSR } \\ 0400-04 F F \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0400-04 \mathrm{FF} \\ \hline \end{gathered}$ | $\mathrm{JP}+21$ | $J P+5$ | 4 |
| JP -10 | JP -26 | LD 0F5,\#i | DRSZ 0F5 | * | JID | AND A, \#i | $\begin{aligned} & \text { AND } \\ & \text { A,[B] } \end{aligned}$ | $\begin{array}{\|c} \hline \text { IFBIT } \\ 5,[\mathrm{~B}] \\ \hline \end{array}$ | SWAPA | LD B, OA | IFBNE 5 | $\begin{gathered} \text { JSR } \\ \text { 0500-05FF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0500-05 \mathrm{FF} \end{gathered}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| JP -9 | JP -25 | LD 0F6,\#i | DRSZ 0F6 | $\begin{gathered} \mathrm{XA}, \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | XA, [B] | $\begin{gathered} \text { XOR } A, \\ \# i \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A},[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { IFBIT } \\ \text { 6,[B] } \\ \hline \end{array}$ | DCORA | LD B, 9 | IFBNE 6 | $\begin{array}{\|c\|} \hline \text { JSR } \\ 0600-06 F F \\ \hline \end{array}$ | $\begin{gathered} \text { JMP } \\ 0600-06 \mathrm{FF} \\ \hline \end{gathered}$ | $\mathrm{JP}+23$ | JP + 7 | 6 |
| JP -8 | JP -24 | LD 0F7,\#i | DRSZ 0F7 | * | * | $\begin{gathered} \text { OR A, } \\ \# i \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{~A},[\mathrm{~B}] \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { IFBIT } \\ \text { 7,[B] } \\ \hline \end{array}$ | * | LDB, 8 | IFBNE 7 | $\begin{gathered} \text { JSR } \\ 0700-07 \mathrm{FF} \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ 0700-07 \mathrm{FF} \\ \hline \end{gathered}$ | $\mathrm{JP}+24$ | JP + 8 |  |
| JP -7 | JP -23 | LD 0F8,\#i | DRSZ 0F8 | NOP | * | $\begin{gathered} \text { LD A, } \\ \# \mathrm{i} \end{gathered}$ | IFC | $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, 7 | IFBNE 8 | JSR 0800-08FF | JMP 0800-08FF | JP + 25 | $\mathrm{JP}+9$ | 8 |
| JP -6 | JP -22 | LD 0F9, \#i | DRSZ 0F9 | * | * | * | IFNC | $\begin{aligned} & \text { SBIT } \\ & 1,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, 6 | IFBNE 9 | $\begin{array}{\|c\|} \hline \text { JSR } \\ \text { 0900-09FF } \\ \hline \end{array}$ | $\begin{gathered} \text { JMP } \\ 0900-09 \mathrm{FF} \\ \hline \end{gathered}$ | $\mathrm{JP}+26$ | $J P+10$ | 9 |
| JP -5 | JP -21 | LD OFA, \#i | DRSZ OFA | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}+]} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & {[B+]} \end{aligned}$ | $\begin{gathered} \mathrm{LD} \\ {[\mathrm{~B}+\mathrm{]}, \# \mathrm{i}} \end{gathered}$ | INCA | $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 2,[B] } \\ & \hline \end{aligned}$ | LD B, 5 | IFBNE 0A | $\begin{array}{\|c\|} \hline \text { JSR } \\ \text { OAOO-OAFF } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { JMP } \\ \text { OAOO-OAFF } \\ \hline \end{array}$ | $J P+27$ | $J P+11$ | A |
| JP -4 | JP-20 | LD OFB, \#i | DRSZ 0FB | $\begin{aligned} & \text { LD A, } \\ & {[\mathrm{X}-\mathrm{]}} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} A, \\ & \mathrm{BB}-] \end{aligned}$ | $\begin{gathered} \mathrm{LD} \\ {[\mathrm{~B}-\mathrm{l}, \# \mathrm{i}} \end{gathered}$ | DECA | $\begin{aligned} & \text { SBIT } \\ & 3,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3 .[B] \end{aligned}$ | LD B, 4 | IFBNE OB | JSR OB00-0BFF | $\begin{gathered} \text { JMP } \\ \text { OBOO-0BFF } \end{gathered}$ | JP + 28 | $J P+12$ | B |
| JP -3 | JP -19 | LD OFC, \#i | DRSZ OFC | $\begin{gathered} \text { LD Md, } \\ \# \mathrm{I} \\ \hline \end{gathered}$ | JMPL | X A,Md | * | $\begin{aligned} & \text { SBIT } \\ & 4,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, 3 | IFBNE 0C | $\begin{gathered} \text { JSR } \\ \text { OCOO-0CFF } \end{gathered}$ | $\begin{array}{c\|} \mathrm{JMP} \\ \text { OC00-0CFF } \end{array}$ | JP + 29 | $J P+13$ | C |
| JP -2 | JP -18 | LD OFD,\#i | DRSZ OFD | DIR | JSRL | $\begin{gathered} \text { LD A, } \\ \text { Md } \end{gathered}$ | RETSK | $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[B] \\ & \hline \end{aligned}$ | LD B, 2 | IFBNE OD | $\begin{gathered} \text { JSR } \\ \text { ODOO-ODFF } \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { ODOO-0DFF } \end{gathered}$ | $\mathrm{JP}+30$ | $J P+14$ | D |
| JP -1 | JP -17 | LD OFE, \#i | DRSZ OFE | $\begin{gathered} \text { LD A, } \\ {[\mathrm{X}]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { LD A, } \\ {[\mathrm{B}]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { [B], \#i } \end{gathered}$ | RET | $\begin{array}{\|l\|} \hline \text { SBIT } \\ 6,[\mathrm{~B}] \\ \hline \end{array}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | LD B, 1 | IFBNE 0E | $\begin{gathered} \text { JSR } \\ \text { OEOO-OEFF } \\ \hline \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { OEOO-0EFF } \\ \hline \end{gathered}$ | JP + 31 | $J P+15$ | E |
| JP -0 | JP -16 | LD OFF, \# 1 | DRSZ OFF | * | * | * | RETI | $\begin{aligned} & \text { SBIT } \\ & 7,[B] \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{RBIT} \\ & 7,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, 0 | IFBNE OF | JSR OF00-0FFF | $\begin{gathered} \text { JMP } \\ \text { OFOO-OFFF } \\ \hline \end{gathered}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | $F$ |

where, $\quad i$ is the immediate data
Md is a directly addressed memory location

* is an unused opcode (see following table)


## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).
Most single instructions take one cycle time ( $1 \mu \mathrm{~s}$ at 20 MHz ) to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle (a cycle is $1 \mu \mathrm{~s}$ at 20 MHz ).

|  | [B] | Dlrect | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 4$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |



- => Memory location addressed by B or X or directly.

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCORA | $1 / 1$ |
| RRCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |

Transfer of Control Instructions

| JMPL | $3 / 4$ |
| :--- | :--- |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |

## Bytes and Cyles per Instruction (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

| Unused <br> Opcode | Instruction | Unused <br> Opcode | Instruction |
| :---: | :---: | :---: | :---: |
| 60 | NOP | A9 | NOP |
| 61 | NOP | AF | LD A, [B] |
| 62 | NOP | B1 | C $\rightarrow$ HC |
| 63 | NOP | B4 | NOP |
| 67 | NOP | B5 | NOP |
| 8 C | RET | B7 | XA, [X] |
| 99 | NOP | B9 | NOP |
| $9 F$ | LD [B], \#i | BF | LD A, [X] |
| A7 | XA, [B] |  |  |
| A8 | NOP |  |  |

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller
products. These include COPs, and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.
To program the COP8720C, a special adapter board is provided. This adapter board contains a socket for the COP8720C and plugs directly into the MOLE prom programmer.
It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :---: | :--- | :--- | :--- | :--- |
| COP820/ <br> COP840 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB1 | Personality Board | COP820/840 Personality Board <br> Users Manual | $420410806-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes Compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package Contains:
Dial-A-Helper User's Manual Pin
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |
| :--- | :--- | :--- |
| Modem: | (408) 739-1162  <br>  Baud: <br>  Setup: <br>   <br>  Length: 1200 Baud <br>  Parity: None <br>  Stop Bit: 1 <br>  Operation: <br>  24 Hours, 7 Days |



TL/DD/9108-23

## General Description

The COP880C is a member of the COPSTM 8 -bit MicroController family. It is a fully static Microcontroller, fabricated using double-metal silicon gate microCMOS technology. This low cost Microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE serial I/O, a 16-bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the COP880C to the specific application. The COP880C operates over a voltage range of 2.5 V to 6.0 V . High throughput is achieved with an efficient, regular instruction set operating at a $1 \mu \mathrm{~s}$ per instruction rate. The COP880C may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.

## Features

■ Low cost 8-bit MicroController

- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain ( 2.2 mA at $3 \mu \mathrm{~s}$ instruction rate)
- Extra-low current static HALT mode (Typically $<1 \mu \mathrm{~A}$ )
- Single supply operation: 2.5 V to 6.0 V
- $4096 \times 8$ on-chip ROM
- Expandable to 32k bytes in ROMless mode
- 128 bytes on-chip RAM
- 16-bit read/write timer operates in a variety of modes - Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)

■ Powerful instruction set, most instructions are single byte

- BCD arithmetic instructions
n MICROWIRE PLUSTM serial I/O
- Packages:
- 44 PLCC with 36 I/O pins
- 40 DIP with 36 I/O pins
-28 DIP and PLCC with 24 I/O pins
■ Software selectable I/O options (TRI-STATE © , pushpull, weak pull-up)
- Schmitt trigger inputs on Port G
- Temperature ranges:

$$
--40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

$--55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

- ROMless mode for accurate emulation and external program capability
m Fully supported by National's Development Systems


FIGURE 1. COP880C Block Dlagram

PRELIMINARY

## COP888CL Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's $\mathrm{M}^{2}$ CMOSTM process technology. The COP888CL is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ s instruction cycle time
- 4096 bytes on-board ROM
- 128 bytes on-board RAM
- Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Timers TA, TB (Each with 2 Interrupts)
- MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— Default VIS

■ Two 16 -bit timers, each with two 16 -bit registers supporting:

- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC or 40 N or 28 N or 28 PCC
-44 PCC with 39 I/O pins
-40 N with $33 \mathrm{I} / \mathrm{O}$ pins
-28 PCC or 28 N , each with 23 //O pins
- Software selectable I/O options
- TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports G and L
memperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- ROMless mode for accurate emulation and external program memory capability
- Single chip COP888CLP piggy back emulation device
- Real time emulation and full program debug offered by National's Development Systems

General Description (Continued)
It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, two 16 -bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), and two power savings modes (HALT and IDLE), both with a multisourced wakeup/interrupt capability. This multi-sourced in-

## Connection Diagrams

> Plastic Chip Carrier
> Order Number COP888CL-XXX/V
> See NS Plastic Chip Package Number V44A
terrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CL operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of 1 $\mu \mathrm{s}$ per instruction rate. The COP888CL may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.


TL/DD/9766-3
Top View
Order Number COP884CL-XXX/V See NS Plastic Chip Package Number V28A
-Note: The pins labeled unused must be connected to GND.

[^1]Dual-In-Line Package

Top View

Order Number COP884CL-XXX/N See NS Molded Package Number N28A

FIGURE 2. COP888CL Connection Dlagrams

COP888CL. Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin Pack. | 40-Pin Pack. | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/O | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MIWU |  | 12 | 18 | 18 |
| L2 | 1/0 | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/0 | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | I | SI |  | 3 | 5 | 5 |
| G7 | 1/CKO | HALT <br> RESTART |  | 4 | 6 | 6 |
| D0 | 0 | ROM DATA* |  | 19 | 25 | 29 |
| D1 | 0 | PCL* |  | 20 | 26 | 30 |
| D2 | 0 | EMUL* |  | 21 | 27 | 31 |
| D3 | 0 | PCU* |  | 22 | 28 | 32 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | , |  |  | 8 | 10 | 10 |
| 12 | 1 |  |  |  | 11 | 11 |
| 13 | 1 |  |  |  | 12 | 12 |
| 14 | 1 |  |  | 9 | 13 | 13 |
| 15 | , |  |  | 10 | 14 | 14 |
| 16 | I |  |  |  |  | 15 |
| 17 | 1 |  |  |  |  | 16 |
| D4 | 0 | S CLOCK* |  |  | 29 | 33 |
| D5 | 0 | HALTSEL* |  |  | 30 | 34 |
| D6 | 0 | LOAD* |  |  | 31 | 35 |
| D7 | 0 | D DATA* |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/O |  |  |  |  | 24 |
| Unused** |  |  |  |  | 16 |  |
| Unused** |  |  |  |  | 15 |  |
| $V_{\text {cc }}$ |  |  |  |  | 8 |  |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

* = Only in the ROMless Mode
** = On the 40-pin package Pins 15 and 16 must be connected to GND.

Absolute Maximum Ratings
If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.

| Supply Voltage (VCC) | 7 V |
| :--- | ---: |
| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| ESD Susceptibility (Note 4) | 2000 V |
| Total Current into VCC Pin (Source) | 100 mA |

> Total Current out of GND Pin (Sink) $\quad 110 \mathrm{~mA}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | $V$ |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\begin{aligned} & \text { Supply Current (Note 2) } \\ & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 15 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | $<1$ |  | $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 0.6 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 V_{C C} \\ & 0.2 V_{C C} \\ & 0.2 V_{C C} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | 0.05 V CC |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{\mathrm{CC}}$, L and $G$ ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.
Note 4: Human body model, 100 pF through $1500 \Omega$.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | mA |  |

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise spectified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal or Resonator R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~S} \\ \hline \end{gathered}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & f_{r}=M a x \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \\ & \hline \end{aligned}$ |
| Inputs tseTup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{VCC}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ ns |
| Output Propagation Delay tpD1, $^{\text {tPDO }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 |  |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & t_{c} \\ & t_{c} \\ & t_{c} \\ & t_{c} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 5: Parameter sample but not 100\% tested.
Note 6: Except Pln G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).

## AC Electrical Characteristics (Continued)



FIGURE 2a. AC Timing Diagrams in ROMless Mode


TL/DD/9766-26
FIGURE 2b. MICROWIRE/PLUS TIming

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CL contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CL memory map for the various
addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CL. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up <br> 1 |



FIGURE 3. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B.
Port $L$ has the following alternate features:
LO MIWU
L1 MIWU
L2 MIWU
L3 MIWU
L4 MIWU or T2A
L5 MIWU or T2B
L6 MIWU
L7 MIWU
Port G is an 8-bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin, but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin or general purpose input (R/C clock configuration), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRETM Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port I is an 8 -bit $\mathrm{Hi}-\mathrm{Z}$ input port. The 40-pin device does not have a full complement of Port I pins. Pins 15 and 16 on this package must be connected to GND.
The 28 -pin device has four I pins ( $10,11,14,15$ ). The user should pay attention when reading port I to the fact that 14 and 15 are in bit positions 4 and 5 rather than 2 and 3.
The unavailable pins (14-17) are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes into account by elther masking or restricting the accesses to bit operations. The unterminated port I pins will draw power only when addressed.
Port $D$ is an 8 -bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CL is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CL architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8 -bit addition, subtraction, logical or shift operation in one instruction ( $\mathrm{t}_{\mathrm{c}}$ ) cycle time.
There are five CPU registers:
A is the 8-bit Accumulator Register
PC is the 15 -bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.
$X$ is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CL consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15 -bit program counter (PC). All interrupts in the COP888CL vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $B, X$ and $S P$ pointers.
The COP888CL has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses OFO to OFF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, SP, and $B$ are memory mapped into this space at address locations OFC to OFE Hex respectively, with the other registers (other than reserved register OFF) being available for general usage.

The instruction set of the COP888CL permits any bit in memory to be set, reset or tested. All I/O and registers on the COP888CL (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and indjvidually set, reset and tested. The accumulator (A) bits can also be directly and individually tested.

## Reset

The $\overline{\text { RESET }}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for Ports L, G, and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WatchDog and/or Clock Monitor error output pin. Port D is initialized high with RESET. The PC, PSW, CNTRL, ICNTRL, and T2CNTRL control registers are cleared. The Multi-Input Wakeup registers WKEN, WKEDG, and WKPND are cleared. The Stack Pointer, SP, is initialized to 06F Hex.
The COP888CL comes out of reset with both the WatchDog logic and the Clock Monitor detector armed, and with both the WatchDog service window bits set and the Clock Monitor bit set. The WatchDog and Clock Monitor detector circuits are inhibited during reset. The WatchDog service window bits are initialized to the maximum WatchDog service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor bit is initialized high, and will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until 16-32 $t_{c}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 4 should be used to ensure that the $\overline{\text { RESET pin }}$ is held low until the power supply to the chip stabilizes.


RC $>5 \times$ Power Supply Rise Time
TL/DD/9766-7
FIGURE 4. Recommended Reset Circult

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table B shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/9766-9

FIGURE 5. Crystal and R/C Oscillator Diagrams TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $\mathbf{( M \Omega )}$ | $\mathbf{C 1}$ <br> $\mathbf{( p F )})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{C}$ <br> $\mathbf{( p F )}$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-11
2. Internal switching current-12
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $V_{C C}$ or GND-I5
6. Clock Monitor current when enabled--16

Thus the total current drain, It , is given as

$$
\mathrm{It}=11+12+13+14+15+16
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
12=C \times V \times f
$$

where $\mathrm{C}=$ equivalent capacitance of the chip
$V=$ operating voltage
$f=$ CKI frequency

Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ are:

| CKI (MHz) | Inst. Cycle $(\mu \mathbf{s})$ | It $(\mathbf{m A})$ |
| :--- | :--- | :--- |
| 10 | 1 | 15 |
| 3.58 | 2.8 | 5.4 |
| 2 | 5 | 3 |
| 0.3 | 33 | 0.45 |
| 0 (HALT) |  | 0.005 |

## Control Registers

## CNTRL Register (Address X'00EE)

The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:
SL1 \& SLO Select the MICROWIRE/PLUS clock divide by ( $00=2,01=4,1 x=8$ )
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals
SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2

Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7

## PSW Register (Address X'00EF)

The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
BUSY MICROWIRE/PLUS busy shifting flag
EXPND External interrupt pending
T1ENA Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge

Control Registers (Continued)
TIPNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3 )
C Carry Flag
HC Half Carry Flag


Bit 7
Bit 0
The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag

| Unused | LPEN | TOPND | TOEN | $\mu$ WPND | $\mu$ WEN | T1PNDB | T1ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0
T2CNTRL Register (Address X'00C6)
The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3

T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit

| T2C3 | T2C2 | T2C1 | T2CO | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## ROMless Mode

The COP888CL can address up to 32 kbytes of address space. If at power up, D2 is held at ground, the COP888CL executes from external memory. Port D is used to interface to external program memory. The address comes out in a serial fashion and the data from the external program memory is read back in a serial fashion. The Port D pins perform the following functions.
D0 Shifts in ROM data
D1 Shifts out lower eight bits of PC
D2 Places the $\mu \mathrm{C}$ in the ROMless mode if grounded at reset
D3 Shifts out upper eight bits of PC
D4 Data Shift Clock
D5 HALT Mask Option select pin (D5 $=0$ ) for HALT enable, D5 $=1$ for HALT disable)
D6 Load Clock
D7 Shifts out recreated Port D data
The most significant bit of the data to come out on the D3 pin is a status signal.. It is used by the MOLE development system. This "lost" output port (D0-D7) can be accurately reconstructed with external components as shown in Figure 6 , providing an accurate emulation.
The 44-pin and 40-pin versions of the COP888CL have a full complement of the D Port pins and can be used in the ROMless mode.
The 28-pin part cannot be used for emulation since it does not have the full complement of 8 D Port pins necessary for entering the ROMless mode.
Note that in the ROMless mode the D Port is recreated one full CKI clock cycle behind the normal port timings.
Note: Standard parts used in the ROMless mode will operate only at a reduced frequency (to be defined).
The COP888CL device has a spare D pin (D5) in the ROMless mode since only seven pins are required for emulation and recreation. This pin D5 is used in the ROMless mode to enable or disable the HALT mask option feature.
Figure 6 shows the COP888CL ROMless Mode Schematic.

FIGURE 6. COP888CL ROMless Mode Schematic

## Timers

The COP888CL contains a very versatile set of timers (TO, T1, T2). All timers and associated autoreload/capture registers power up containing random data.
Figure 7 shows a block diagram for the timers on the COP888CL.

## TIMER TO (IDLE TIMER)

The COP888CL supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer T0, which is a 16 -bit timer. The Timer To runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer TO supports the following functions:

> Exit out of the Idle Mode (See Idle Mode description)

WatchDog logic (See WatchDog description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1 AND TIMER T2

The COP888CL has a set of two powerful timer/counter blocks, T1 and T2. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the two timer blocks, T1 and T2, are identical, all comments are equally applicable to either timer block.
Each timer block consists of a 16 -bit timer, Tx, and two supporting 16 -bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TXB. The pin TXA supports I/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the COP888CL to easily perform all timer functions with minimal software


TL/DD/9766-11
FIGURE 7. TImers for the COP888CL
overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CL to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer $T x$ counts down at a fixed rate of $t_{c}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, RxA and RxB . The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 8 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the TXA output pin. The underflows can also be programmed to generate interrupts.
Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TXENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.


FIGURE 8. Timer in PWM Mode

## Timers (Continued)

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, Tx, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TXA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TxENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.
Figure 9 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TXA pin is being used as the counter input clock.


FIGURE 9. Timer In External Event Counter Mode

## Mode 3. Input Capture Mode

The COP888CL can precisely measure external frequencies or time external events by placing the timer block, Tx, in the input capture mode.
In this mode, the timer Tx is constantly running at the fixed $\mathrm{t}_{\mathrm{c}}$ rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register RXA acts in conjunction with the TXA pin and the register RxB acts in conjunction with the TXB pin.
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TXA and TxB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag

TXENA allows the interrupt on TXA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TXA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.
Underilows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TXCO control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TXCO control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TXPNDA and TxCO pending flags in order to determine whether a TxA input capture or a timer underflow (or both) caused the interrupt.
Figure 10 shows a block diagram of the timer in Input Capture mode.

## TIMER CONTROL FLAGS

The timers T1 and T2 have indentical control structures. The control bits and their functions are summarized below.

TxC0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underilow Interrupt Pending Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TXPNDB Timer Interrupt Pending Flag
TxENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag 1 = Timer Interrupt Enabled $0=$ Timer Interrupt Disabled
TXC3 Timer mode control
TxC2 Timer mode control
TxC1 Timer mode control


FIGURE 10. Timer in Input Capture Mode

Timers (Continued)
The timer mode control bits ( $\mathrm{TxC3}, \mathrm{TxC2}$ and $\mathrm{TxC1}$ ) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TxA Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB Edge | TXA <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) <br> TxA Toggle | Autoreload RA | Autoreload RB | $t_{c}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload RA | Autoreload RB | $t_{c}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA <br> Edge or <br> Timer <br> Underflow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA Edge or Timer Underflow | Neg. TxB Edge | $t_{c}$ |
| 0 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Pos. Edge | Neg. TxB Edge or Timer Underflow | Pos. TxB <br> Edge | $t_{c}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TxA Edge or Timer Underflow | Neg. TxB Edge | $t_{c}$ |

## Power Save Modes

The COP888CL offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry and timer TO are active but all other microcontroller activities are stopped. In either mode, all onboard RAM, registers, I/O states, and timers (with the exception of $T 0$ ) are unaltered.

## HALT MODE

The COP888CL is placed in the HALT mode by writing a " 1 " to the HALT flag (G7 data bit). All microcontroller activities, including the clock, timers, are stopped. The WatchDog logic on the COP888CL is disabled during the HALT mode. However, the clock monitor circuitry, if enabled, remains active. In the HALT mode, the power requirements of the COP888CL are minimal and the applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased to $V_{r}\left(V_{r}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CL supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.

Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.

## Power Save Modes (Continued)

The COP888CL has two mask options associated with the HALT mode. The first mask option enables the HALT mode feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CL will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CL cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WatchDog detector circuit is inhibited during the HALT mode. However, the clock monitor circuit, if enabled, remains active during HAL.T mode in order to ensure a clock monitor error if the COP888CL inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CL is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WatchDog logic, the clock monitor and the IDLE Timer TO, is stopped. The power supply requirements of the microcontroller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.

As with the HALT mode, the COP888CL can be returned to normal operation with a reset, or with a Multi-Input Wake-up from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the twelfth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CL will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the COP888CL will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup



FIGURE 11. Multi-Input Wake Up Logic

The Multi-Input Wakeup feature is used to return (wakeup) the COP888CL from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 11 shows the Multi-Input Wakeup logic for the COP888CL microcontroller.
The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the COP888CL to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8 -bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

```
RBIT 5, WKEN
SBIT 5, WKEDG
RBIT 5, WKPND
SBIT 5, WKEN
```

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the COP888CL will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
The WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port $L$ provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port $L$ to be individually enabled or disabled. The register WKEDG

## Multi-Input Wakeup (Continued)

specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port L is also used for waking the COP888CL out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CL will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CL will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CL to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer T0 are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger
following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## Interrupts

The COP888CL supports a vectored interrupt scheme. It supports a total of ten interrupt sources. The following table lists all the possible COP888CL interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an

| Arbitration <br> Ranking | Source | Description | Vector <br> Address <br> Hi-Low Byte |
| :--- | :--- | :--- | :--- |
| $(1)$ Highest | Software | INTR Instruction | OyFE-0yFF |
|  | Reserved | for Future Use | OyFC-0yFD |
| $(2)$ | External | Pin G0 Edge | OyFA-0yFB |
| $(3)$ | Timer T0 | Underflow | OyF8-0yF9 |
| $(4)$ | Timer T1 | T1A/Underflow | OyF6-0yF7 |
| $(5)$ | Timer T1 | T1B | OyF4-0yF5 |
| $(6)$ | MICROWIRE/PLUS | BUSY Goes Low | OyF2-0yF3 |
|  | Reserved | for Future Use | OyF0-0yF1 |
|  | Reserved | for UART | OyEE-0yEF |
|  | Reserved | for UART | OyEC-0yED |
| $(7)$ | Timer T2 | T2A/Underflow | OyEA-0yEB |
| $(8)$ | Timer T2 | T2B | OyE8-0yE9 |
|  | Reserved | for Future Use | OyE6-0yE7 |
|  | Reserved | for Future Use | OyE4-0yE5 |
| $(9)$ | Port L/Wakeup | Port L Edge | OyE2-0yE3 |
| $(10)$ Lowest | Default | VIS Instr. Execution <br> without Any Interrupts | OyE0-0yE1 |

[^2]
## Interrupts (Continued)

instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.
At this time, since GIE $=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location OOFF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from

Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.
The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between OOFF and 01DF). The vectors are 15 -bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( OyOO to OyFF ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block.
The vector of the maskable interrupt with the lowest rank is located at OyE0 (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at 0yFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at 0yFE and OyFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at OyE0-OyE1. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 12 shows the COP888CL Interrupt block diagram.


FIGURE 12. COP888CL Interrupt Block Dlagram

## Interrupts (Continued)

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.
When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WatchDog

The COP888CL contains a WatchDog and clock monitor. The WatchDog is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WatchDog consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WatchDog consists of writing a specific value to a WatchDog Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5 -bit Key Data field, and the 1-bit Clock Monitor Select field. Table I shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table Il shows the four possible combinations of lower and upper limits for the WatchDog service window. This flexibility in choosing the WatchDog service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100 . Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE I. WatchDog Service Register (WDSVR)

| Window <br> Select | Key Data |  |  |  |  |  | Clock <br> Monitor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 1 | 1 | 0 | 0 | Y |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

TABLE II. WatchDog Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 k-8 k t_{c}$ Cycles |
| 0 | 1 | $2 k-16 k t_{c}$ Cycles |
| 1 | 0 | $2 k-32 k t_{c}$ Cycles |
| 1 | 1 | $2 k-64 k t_{c}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CL can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / t_{c}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WatchDog Operation

The WatchDog and Clock Monitor are disabled during reset. The COP888CL comes out of reset with the WatchDog armed, the WatchDog Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WatchDog service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WatchDog service window and match the WatchDog key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WatchDog service window value and the key data (bits 7 through 1) in the WDSVR Register. Table lll shows the sequence of events that can occur.
The user must service the WatchDog at least once before the upper limit of the serivce window expires. The WatchDog may not be serviced more than once in every lower limit of the service window. The user may service the WatchDog as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WatchDog service.
The WatchDog has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WatchDog, the logic will pull the WDOUT (G1) pin low for an additional $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CL will stop forcing the WDOUT output low.
The WatchDog service window will restart when the WDOUT pin goes high it is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.
A WatchDog service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WatchDog will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 t_{c}-32 t_{c}$ clock cycles. The Clock Monitor generates a continual Clock Moni-

## WatchDog Operation (Continued)

TABLE III. WatchDog Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :---: |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WatchDog Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WatchDog Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WatchDog Output |

TABLE IV. MICROWIRE/PLUS
Master Mode Clock Select

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathbf{t}_{\mathbf{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock
tor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## Detection of Illegal Conditions

The COP888CL can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07 F Hex is read as all 1's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP"ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the COP888CL to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, $\mathrm{E}^{2}$ PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 13 shows a block diagram of the MICROWIRE logic.
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE arrangement with an external shift clock is called the Slave mode of operation.


TL/DD/9766-20
FIGURE 13. MICROWIRE/PLUS Block Dlagram
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table IV details the different clock rates that may be selected.

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The COP888CL may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 14 shows how two COP888CL microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. The SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP888CL. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table V summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port $G$ configuration register. Table V summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CL allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE V
This table assumes that the control flag MSEL is set.

| G4 <br> (SO) <br> Config. <br> Bit | G5 <br> (SK) <br> Conflg. <br> Bit | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |



TL/DD/9766-21
FIGURE 14. MICROWIRE/PLUS Application

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space

| Address | Contents |
| :--- | :--- |
| 00 to 6F | On-Chip RAM bytes |
| 70 to BF | Unused RAM Address Space |
| C0 | Timer T2 Lower Byte |
| C1 | Timer T2 Upper Byte |
| C2 | Timer T2 Autoload Register T2RA Lower Byte |
| C3 | Timer T2 Autoload Register T2RA Upper Byte |
| C4 | Timer T2 Autoload Register T2RB Lower Byte |
| C5 | Timer T2 Autoload Register T2RB Upper Byte |
| C6 | Timer T2 Control Register |
| C7 | WatchDog Service Register (Reg:WDSVR) |
| C8 | MIWU Edge Select Register (Reg:WKEDG) |
| C9 | MIWU Enable Register (Reg:WKEN) |
| CA | MIWU Pending Register (Reg:WKPND) |
| CB | Reserved |
| CC | Reserved |
| CD to CF | Reserved |
| D0 | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8 | Port C Data Register |
| D9 | Port C Configuration Register |
| DA | Port C Input Pins (Read Only) |
| DB | Reserved for Port C |
| FE | Port D Data Register |
| FF | RC |
| FD | Reserved |
| DD to DF | Reserved for Port D |
| E0 to E5 | Reserved |
| E6 | Timer T1 Autoload Register T1RB Lower Byte |
| E7 | Timer T1 Autoload Register T1RB Upper Byte |
| ED | On-Chip RAM Mapped as Registers |
| E8 | ICNTRL Register |
| E9 | MICROWIRE Shift Register |
| EA | Timer T1 Lower Byte |
| EB | Timer T1 Upper Byte |
| ED | Timer T1 Autoload Register T1RA Lower Byte |
| Timer T1 Autoload Register T1RA Upper Byte |  |

Reading memory locations 70-7F Hex will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

The COP888CL has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CL. The operand is the data memory addressed by the B pointer or X pointer.

## Register Indirect (with auto post Increment or decrement of polnter)

This addressing mode is used with the LD and $X$ instructions. The operand is the data memory addressed by the B pointer or $X$ pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8 -bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the LBI instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump (JP +1 is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of , the program counter (PC). This allows jumping to any location in the current 4k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :---: | :---: |
| [B] | Memory Indirectly Addressed by B Register |
| [ X ] | Memory Indirectly Addressed by X Register |
| MD | Direct Addressed Memory |
| Mem | Direct Addressed Memory or [B] |
| Meml | Direct Addressed Memory or [B] or Immediate Data |
| Imm | 8-Bit Immediate Data |
| Reg | Register Memory: Addresses F0 to FF (Includes B, X and SP) |
| Bit | Bit Number (0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

Instruction Set (Continued)
INSTRUCTION SET

| ADD | A,Meml | ADD | A $\leftarrow \mathrm{A}+\mathrm{Meml}$ |
| :---: | :---: | :---: | :---: |
| ADC | A,Meml | ADD with Carry | $A \leftarrow A+$ Meml $+C, C \leftarrow$ Carry $\mathrm{HC} \leftarrow$ Half Carry |
| SUBC | A, Meml | Subtract with Carry | $\begin{aligned} & A \leftarrow A-\overline{M e m I}+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A,Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, Imm | Logical AND Immed., Skip if Zero | Skip next if ( A and Imm ) $=0$ |
| OR | A, Meml | Logical OR | A $\leftarrow$ A or Meml |
| XOR | A,Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD = Imm |
| IFEQ | A,Meml | IF EQual | Compare $A$ and Meml, Do next if $A=M e m l$ |
| IFNE | A, Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq \mathrm{Meml}$ |
| IFGT | A, Meml | IF Greater Than | Compare A and Meml, Do next if A > Meml |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg-1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A, Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [ X ] | $A \longleftrightarrow[X]$ |
| LD | A,Meml | LoaD A with Memory | $A \leftarrow$ Meml |
| LD | A, X$]$ | LoaD A with Memory [X] | $A \leftarrow[X]$ |
| LD | B,Imm | LoaD B with Immed. | $\mathrm{B} \leftarrow \mathrm{lmm}$ |
| LD | Mem, Imm | LoaD Memory immed | Mem $\leftarrow$ Imm |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow \mathrm{Imm}$ |
| X | A, [B $\pm$ ] | EXchange A with Memory [ B ] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | $\mathrm{A}_{1}[\mathrm{X} \pm \pm]$ | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm$ ] | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, [ $\mathrm{X} \pm$ ] | LoaD A with Memory [ X ] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ],1mm | LoaD Memory [B] Immed. | $[B] \leftarrow 1 \mathrm{~mm},(\mathrm{~B} \leftarrow \pm 1)$ |
| CLR | A | CLeaR A | $A \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A inDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of $A$ (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $C \longleftrightarrow A 7 \longleftrightarrow \ldots$ AO $\longleftrightarrow$ C |
| RLC | A | Rotate A Left thru C | $C \leftarrow A 7 \leftarrow \ldots \leftarrow A 0 \leftarrow C$ |
| SWAP | A | SWAP nibbles of A | $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A 0$ |
| SC |  | Set C | $C \leftarrow 1, H C \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IFC | IF C is true, do next instruction |
| IFNC |  | IF Not C | If $C$ is not true, do next instruction |
| POP | A | POP the stack into $A$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}$ ( $\mathrm{ij}=15$ bits, 0 to 32 k ) |
| JMP | Addr. | Jump absolute | PC9 $\ldots 0 \leftarrow \mathrm{i}(\mathrm{i}=12$ bits) |
| JP | Disp. | Jump relative short | $P C \leftarrow P C+r(r$ is -31 to +32 , except 1$)$ |
| JSRL | Addr. | Jump SubRoutine Long | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 . .0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | PL $\leftarrow$ ROM ( $\mathrm{PU}, \mathrm{A}$ ) |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | $[S P] \leftarrow P L,[S P-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time ( $1 \mu \mathrm{~s}$ at 10 MHz ) to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle (a cycle is 1 $\mu \mathrm{s}$ at 10 MHz ).

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructlons Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |

$\square$

|  | Memory Transfer Instructions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register Indirect |  | Direct | Immed. | Reglster Indirect Auto Incr. \& Decr. |  |  |
|  |  | [ X ] |  |  | [ $\mathrm{B}+, \mathrm{B}-1$ | $[\mathrm{X}+, \mathrm{x}-1$ |  |
| X A,* | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |  |
| LD A,* | 1/1 | 1/3 | 2/3 | $2 / 2$ | 1/2 | 1/3 |  |
| LD B, Imm |  |  |  | 1/1 |  |  | ( $\mathrm{IF} \mathrm{B}<16$ ) |
| LD B, imm |  |  |  | $2 / 2$ |  |  | ( $1 F B>15$ ) |
| LD Mem, Imm | 2/2 |  | 3/3 |  | 2/2 |  |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |  |

COP888CL Opcode Table
Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \# ${ }^{\text {i }}$ | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A, [B] | 0 |
| JP -14 | JP - 30 | LD OF1, \#i | DRSZ 0F1 | * | SC | SUBC A, \#i | SUB A, [B] | 1 |
| JP -13 | JP -29 | LD 0F2, \# i | DRSZ 0F2 | X $\mathrm{A},[\mathrm{X}+]$ | X $\mathrm{A},[\mathrm{B}+$ ] | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP -12 | JP -28 | LD 0F3, \# i | DRSZ 0F3 | X $A,[\mathrm{X}-\mathrm{]}$ | X A, [B-] | IFGT A, \#i | IFGT A,[B] | 3 |
| JP -11 | JP -27 | LD OF4, \# i | DRSZ OF4 | VIS | LAID | ADD A, \#i | ADD A, [B] | 4 |
| JP - 10 | JP -26 | LD 0F5, \# i | DRSZ 0F5 | RPND | JID | AND A, \#i | AND A,[B] | 5 |
| JP -9 | JP -25 | LD OF6, \# i | DRSZ OF6 | X $\mathrm{A}, \mathrm{X}]$ | X A , $\mathrm{B}^{\text {] }}$ | XOR A, \#i | XOR A,[B] | 6 |
| JP -8 | JP -24 | LD OF7, \# i | DRSZ 0F7 | * | * | ORA,\#i | OR A, [B] | 7 |
| JP -7 | JP -23 | LD 0F8, \# i | DRSZ 0F8 | NOP | RLCA | LDA,\#i | IFC | 8 |
| JP -6 | JP -22 | LD 0F9, \# i | DRSZ 0F9 | IFNE <br> $\mathrm{A}, \mathrm{B}$ ] | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \text { A, \#i } \end{aligned}$ | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, [X+] | LD A,[B+] | LD [B+],\#i | INCA | A |
| JP -4 | JP -20 | LD OFB, \# i | DRSZ OFB | LD A, [X-] | LD A, [B-] | LD [B-], \#i | DECA | B |
| JP -3 | JP -19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP -2 | JP -18 | LD OFD, \# i | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP -1 | JP -17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A, [B] | LD [B], \#i | RET | E |
| JP -0 | JP -16 | LD OFF, \# i | DRSZ OFF | * | * | LDB,\#i | RETI | F |

## COP888CL Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | ANDSZ <br> A, \#i | LDB, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \text { x000-x0FF } \end{aligned}$ | JMP x000-x0FF | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | * | LDB, \# OE | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-x 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | $\mathrm{JP}+18$ | $J P+2$ | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | * | LDB, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \times 200-\times 2 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | $\mathrm{JP}+19$ | $\mathrm{JP}+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0C | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \times 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x300-x3FF } \end{aligned}$ | JP + 20 | $\mathrm{JP}+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[B] \end{aligned}$ | CLRA | LD B, \# OB | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-x 4 F F \end{aligned}$ | JP +21 | $\mathrm{JP}+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | SWAPA | LD B, \# OA | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | JP +22 | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | DCORA | LD B, \# 09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \times 600-\times 6 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 600-\mathrm{x} 6 \mathrm{FF} \end{aligned}$ | $\mathrm{JP}+23$ | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[B] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x700-x7FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x700-x7FF } \end{aligned}$ | $\mathrm{JP}+24$ | $J P+8$ | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \times 800-\times 8 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 800-\times 8 F F \end{aligned}$ | $\mathrm{JP}+25$ | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 1,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[B] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x } 900-\mathrm{x} 9 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 900-x 9 F F \end{aligned}$ | $J P+26$ | $J P+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { XAOO-XAFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { XAOO-XAFF } \end{aligned}$ | $J P+27$ | $J P+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[B] \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xBOO-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xB00-xBFF } \end{aligned}$ | $J P+28$ | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[B] \end{aligned}$ | LD B,\#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xCOO-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times \text { COO-xCFF } \end{aligned}$ | $J P+29$ | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xD00-xDFF } \end{aligned}$ | $J P+30$ | $J P+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[B] \end{aligned}$ | LD B,\#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xEOO-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xE00-xEFF } \end{aligned}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B,\#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xF00-xFFF } \end{aligned}$ | $\mathrm{JP}+32$ | $\mathrm{JP}+16$ | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location

- is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \# $i, A$

## Mask Options

The COP888CL mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION 1: CLOCK CONFIGURATION
    = 1 Crystal Oscillator (CKI/10)
        G7 (CKO) is clock generator
        output to crystal/resonator
        CKI is the clock input
=2 Single-pin RC controlled
        oscillator (CKI/10)
        G7 is available as a HALT
        restart and/or general purpose
        input
```

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: COP888CL BONDING
$=1$ 44-Pin PCC
$=2$ 40-Pin DIP
$=3$ 28-Pin PCC
$=4$ 28-Pin DIP

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).

## Development Support

## MOLETM DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs ${ }^{\text {TM }}$ microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Development Tools Selection Table |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |  |  |
|  | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |  |  |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board <br> Users Manual | $420420084-001$ |  |  |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |  |  |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally provides the capability of remotely accessing the MOLE development system at a customer site.

## Informatlon System

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contents
Dial-A-Helper User Manual P/N
Public Domain Communications Software

## Factory Applications Support

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :---: |
| Modem: | (408) $739-1162$ |  |
|  | Baud: 300 or 1200 baud |  |
|  | Set-up: Length: 8-Bit |  |
|  | Parity: None |  |
|  | Stop Bit 1 |  |

Operation: 24 Hours, 7 Days


TL/DD/9768-24

## COP888CF Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's $\mathrm{M}^{2}$ CMOSTM process technology. The COP888CF is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ s instruction cycle time
- 4096 bytes on-board ROM
- 128 bytes on-board RAM
- Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$
- 8-channel A/D converter with prescaler and both differential and single ended modes
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Two Timers (Each with 2 Interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— Default VIS
- Two 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC or 40 N or 28 N or 28 PCC
- 44 PCC with 37 I/O pins
- 40 N with $33 \mathrm{I} / \mathrm{O}$ pins
- 28 PCC or 28 N , each with $21 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE ${ }^{\text {© }}$ Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports G and L
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

- ROMless mode for accurate emulation and external program memory capability
- Single chip COP888CFP piggy back emulation device
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



TL/DD/9425-1
FIGURE 1. COP888CF Block Dlagram

## General Description (Continued)

It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, two 16 -bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), an 8-channel, 8-bit A/D converter with both differential and single ended modes, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capa-

## Connection Diagrams

Plastlc Chlp Carrier
TL/DD/9425-2
Top Vlew
Order Number COP888CF-XXX/V
See NS Plastic Chip Package Number V44A
bility. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CF operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate. The COP888CF may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.

COP888CF Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin <br> Pack. | 40-Pin Pack. | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO | $1 / 0$ | MIWU |  | 11 | 17 | - |
| L1 | $1 / 0$ | MIWU |  | 12 | 18 | - |
| L2 | $1 / 0$ | MIWU |  | 13 | 19 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 | 20 |
| L4 | $1 / 0$ | MIWU | T2A | 15 | 21 | 25 |
| L5 | $1 / 0$ | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/0 | MIWU |  | 17 | 23 | 27 |
| L7 | 1/0 | MIWU |  | 18 | 24 | 28 |
| G0 | 1/0 | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/O | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | SO |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | 1/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 | ROM DATA* |  | 19 | 25 | 29 |
| D1 | 0 | PCL* |  | 20 | 26 | 30 |
| D2 | 0 | EMUL* |  | 21 | 27 | 31 |
| D3 | 0 | PCU* |  | 22 | 28 | 32 |
| 10 | 1 | ACHO |  | 7 | 9 | 9 |
| 11 | 1 | ACH1 |  | 8 | 10 | 10 |
| 12 | 1 | ACH2 |  |  | 11 | 11 |
| 13 | 1 | ACH3 |  |  | 12 | 12 |
| 14 | , | ACH4 |  |  | 13 | 13 |
| 15 | 1 | ACH5 |  |  | 14 | 14 |
| 16 | 1 | ACH6 |  |  |  | 15 |
| 17 | 1 | ACH7 |  |  |  | 16 |
| D4 | 0 | S CLOCK* |  |  | 29 | 33 |
| D5 | 0 | HALTSEL* |  |  | 30 | 34 |
| D6 | 0 | LOAD* |  |  | 31 | 35 |
| D7 | 0 | D DATA* |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/O |  |  |  |  | 24 |
| $V_{\text {REF }}$ | $+\mathrm{V}_{\text {REF }}$ |  |  | 10 | 16 | 18 |
| AGND | AGND |  |  | 9 | 15 | 17 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

* $=$ Only in the ROMless Mode

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)
$\begin{array}{lr}\text { Voltage at Any Pin } & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\ \text { ESD Susceptibility (Note 4) } & 2000 \mathrm{~V} \\ \text { Total Current into VCC Pin (Source) } & 100 \mathrm{~mA}\end{array}$
Total Current out of GND Pin (Sink) $\quad 110 \mathrm{~mA}$
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond
which damage to the device may occur. DC and AC electri-
cal specifications are not ensured when operating the de-
vice at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | $V$ |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \text { CKI }=10 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & V_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 15 \\ 2 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | <26 |  | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { IDLE Current } \\ & \text { CKI }=10 \mathrm{MHz} \\ & \text { CKI }=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 0.6 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\text {CC }}$ |  | V |
| Output Current Levels <br> D Outputs Source <br> Sink <br> All Others Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. If the A/D is not being used and minimum standby current is desired, VREF should be tied to AGND (effectively shorting the Reference resistor). The clock monitor is disabled.
Note 4: Human body model, 100 pF through $1500 \Omega$.

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 7) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 15 | mA |  |
| RAM Retention Voltage, V r | 500 ns Rise <br> and Fall Time (Min) | 2 |  | $\pm 100$ | mA |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | 7 | VF |

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(V_{C C}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $V_{C C}$ | V |
| Absolute Accuracy | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $V_{\text {REF }}=V_{C C}$ <br> Deviation from the Best Straight Line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | k $\Omega$ |
| Common Mode Input Range (Note 8) |  | AGND |  | $V_{\text {REF }}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| On Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| A/D Clock Frequency (Note 6) |  | 0.1 |  | 1.67 | MHz |
| Conversion Time (Note 5) |  |  | 12 |  | A/D Clock Cycles |

Note 5: Conversion Time includes sample and hold time.
Note 6: See Prescaler description.
Note 7: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 8: For $\mathrm{V}_{\mathbb{N}}(-) \geq \mathrm{V}_{\mathbb{I}}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the $\mathrm{V}_{\mathrm{CC}}$ supply. Be careful, during testing at low $\mathrm{V}_{\mathrm{cc}}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{\mathbb{N}}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to 5 $V_{D C}$ input voltage range will therefore require a minimum supply voltage of $4.950 V_{D C}$ over temperature variations, initial tolerance and loading.

AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 9) Rise Time (Note 9) Fall Time (Note 9) | $\begin{aligned} & f_{r}=M a x \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { ns } \end{aligned}$ ns |
| Inputs tsetup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns <br> ns <br> ns <br> ns |
| Output Propagation Delay tPD1 t $_{\text {PDD }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupd) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 9: Parameter sample but not 100\% tested.


FIGURE 2a. AC Timing Diagrams in ROMless Mode


FIGURE 2b. MICROWIRE/PLUS TIming

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
$V_{\text {REF }}$ and AGND are the reference voltage pins for the onboard A/D converter.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CF contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CF memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CF. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
|  | Push-Pull One Output |  |



FIGURE 3. I/O Port Configurations
PORT $L$ is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.
Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B. LO and L1 are not available on the 44-pin version of the COP888CF, since they are replaced by $V_{\text {REF }}$ and AGND. L0 and L1 are not terminated on the 44-pin version. Consequently, reading LO or L1 as inputs will return unreliable data with the 44-pin package, so this data should be masked out with user software when the L port is read for input data. It is recommended that the pins be configured as outputs.

Port $L$ has the following alternate features:
LO MIWU
L1 MIWU
L2 MIWU
L3 MIWU
L4 MIWU or T2A
L5 MIWU or T2B
L6 MIWU
L7 MIWU
Port G is an 8-bit port with $5 \mathrm{I} / \mathrm{O}$ pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin, but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the $G$ Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin or general purpose input (R/C clock configuration), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a "1" to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Conflg Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRETM Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port $G$ has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
Port I is an 8-bit $\mathrm{Hi}-\mathrm{Z}$ input port, and also provides the analog inputs to the A/D converter. The 28 -pin and 40 de-

## Pin Descriptions (Continued)

vices do not have a full complement of Port I pins. The unavailable pins are not terminated (i.e. they are floating). A read operation from these unterminated pins will return unpredictable values. The user should ensure that the software takes this into account by either masking out these inputs, or else restricting the accesses to bit operations only. If unterminated, Port I pins will draw power only when addressed.
Port D is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CF is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CF architecture, though based on Havvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8 -bit addition, subtraction, logical or shift operation in one instruction ( $\mathrm{t}_{\mathrm{c}}$ ) cycle time.
There are five CPU registers:
A is the 8-bit Accumulator Register
PC is the 15 -bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.
$X$ is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CF consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15 -bit program counter (PC). All interrupts in the COP888CF vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}$ and SP pointers.
The COP888CF has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses OFO to OFF

Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, SP, and B are memory mapped into this space at address locations OFC to OFE Hex respectively, with the other registers (other than reserved register OFF) being available for general usage.
The instruction set of the COP888CF permits any bit in memory to be set, reset or tested. All I/O and registers on the COP888CF (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator (A) bits can also be directly and individually tested.

## Reset

The $\overline{\text { RESET }}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for Ports L, G, and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WatchDog and/or Clock Monitor error output pin. Port D is initialized high with RESET. The PC, PSW, CNTRL, ICNTRL, and T2CNTRL control registers are cleared. The Multi-Input Wakeup registers WKEN, WKEDG, and WKPND are cleared. The A/D control register ENAD is cleared, resulting in the ADC being powered down initially. The Stack Pointer, SP, is initialized to 06F Hex.
The COP888CF comes out of reset with both the WatchDog logic and the Clock Monitor detector armed, and with both the WatchDog service window bits set and the Clock Monitor bit set. The WatchDog and Clock Monitor detector circuits are inhibited during reset. The WatchDog service window bits are initialized to the maximum WatchDog service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor bit is initialized high, and will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until $16-32 t_{c}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.


TL/DD/9425-7
RC $>5 \times$ Power Supply Rise Time
FIGURE 4. Recommended Reset Circuit

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table B shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/9425-9

TL/DD/9425-8
FIGURE 5. Crystal and R/C Oscillator Diagrams
TABLE A. Crystal Oscillator Configuration, $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $\mathbf{( M} \Omega)$ | $\mathbf{C 1}$ <br> $\mathbf{( p F )}$ | $\mathbf{C} 2$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE B. R/C Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\boldsymbol{\mu s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-11
2. Internal switching current-12
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $\mathrm{V}_{\mathrm{CC}}$ or GND-15
6. DC reference current contribution from the A/D converter-16
7. Clock Monitor current when enabled-17

Thus the total current drain, It, is given as

$$
I t=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I}=\mathrm{C} \times \mathrm{V} \times \mathrm{f}
$$

where $C=$ equivalent capacitance of the chip
$V=$ operating voltage
$f=C K I$ frequency
Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ are:

| CKI $(\mathrm{MHz})$ | Inst. Cycle $(\mu \mathrm{s})$ | It $(\mathrm{mA})$ |
| :--- | :--- | :--- |
| 10 | 1 | 15 |
| 3.58 | 2.8 | 5.4 |
| 2 | 5 | 3 |
| 0.3 | 33 | 0.45 |
| $0(\mathrm{HALT})$ | - | 0.005 |

## Control Registers

CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:
SL1 \& SLO Select the MICROWIRE/PLUS clock divide by ( $00=2,01=4,1 x=8$ )
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SLO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  |  |  |  |  | Bit 0 |

## PSW Register (Address X'00EF)

The PSW register contains the following select bits:
GIE Global interrupt enable (enables interrupts)
EXEN Enable external interrupt
$\left.\begin{array}{l}\text { Control Registers (Continued) } \\ \text { BUSY } \begin{array}{l}\text { MICROWIRE/PLUS busy shifting flag } \\ \text { EXPND }\end{array} \\ \begin{array}{ll}\text { External interrupt pending }\end{array} \\ \text { T1ENA }\end{array} \begin{array}{l}\text { Timer T1 Interrupt Enable for Timer Underflow } \\ \text { or T1A Input capture edge }\end{array}\right]$

The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## ICNTRL Reglster (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag
 Bit 7

Bit 0

## T2CNTRL Reglster (Address X'00C6)

The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B capture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)

T2C0. Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3
Timer T2 mode control bit
Timer T2 mode control bit
T2C3 Timer T2 mode control bit

\section*{| T2C3 | T2C2 | T2C1 | T2C0 | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |}

Bit 7
Bit 0

## ROMless Mode

The COP888CF can address up to 32 kbytes of address space. If at power up, D2 is held at ground, the COP888CF executes from external memory. Port D is used to interface to external program memory. The address comes out in a serial fashion and the data from the external program memory is read back in a serial fashion. The Port D pins perform the following functions.
DO Shifts in ROM data
D1 Shifts out lower eight bits of PC
D2 Places the $\mu \mathrm{C}$ in the ROMless mode if grounded at reset
D3 Shifts out upper eight bits of PC
D4 Data Shift Clock
D5 HALT Mask Option select pin
(D5 = 0) for HALT enable, D5 = 1 for HALT disable)
D6 Load Clock
D7 Shifts out recreated Port D data
The most significant bit of the data to come out on the D3 pin is a status signal.. It is used by the MOLE development system. This "lost" output port (D0-D7) can be accurately reconstructed with external components as shown in Figure 6 , providing an accurate emulation.
The 44-pin and 40-pin versions of the COP888CF have a full complement of the D Port pins and can be used in the ROMless mode. However, it should be noted that the 44-pin device can only emulate itself and not the 40-pin or 28-pin devices as it has only 6 Port $L$ pins while the other two devices have a full complement of Port $L$ pins.
The 28-pin part cannot be used for emulation since it does not have the full complement of 8 D Port pins necessary for entering the ROMless mode.
Note that in the ROMless mode the D Port is recreated one full CKI clock cycle behind the normal port timings.
Note: Standard parts used in the ROMless mode will operate only at a reduced frequency (to be defined).
The COP888CF device has a spare D pin (D5) in the ROMless mode since only seven pins are required for emulation and recreation. This pin D5 is used in the ROMless mode to enable or disable the HALT mask option feature.
Figure 6 shows the COP888CF ROMless Mode Schematic.


## Timers (Continued)

The COP888CF contains a very versatile set of timers (TO, T1, T2). All timers and associated autoreload/capture registers power up containing random data.
Figure 7 shows a block diagram for the timers on the COP888CF.

## TIMER TO (IDLE TIMER)

The COP888CF supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer T0, which is a 16 -bit timer. The Timer TO runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer TO supports the following functions:
Exit out of the Idle Mode (See Idle Mode description) WatchDog logic (See WatchDog description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1 AND TIMER T2

The COP888CF has a set of two powerful timer/counter blocks, T1 and T2. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the two timer blocks, T1 and T2, are identical, all comments are equally applicable to either timer block.
Each timer block consists of a 16 -bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TxA supports I/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the COP888CF to


FIGURE 7. Timers for the COP888CF
easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits $\mathrm{TxC3}, \mathrm{TxC2}$, and $\mathrm{TxC1}$ allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CF to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer $T x$ counts down at a fixed rate of $t_{c}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, RxA and RxB. The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 8 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the TxA output pin. The underflows can also be programmed to generate interrupts.
Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TXENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.


FIGURE 8. Timer in PWM Mode

## Timers (Continued)

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, $T x$, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TXA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TXENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.
Figure 9 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TXA pin is being used as the counter input clock.

## Mode 3. Input Capture Mode

The COP888CF can precisely measure external frequencies or time external events by placing the timer block, TX, in the input capture mode.
In this mode, the timer $T x$ is constantly running at the fixed $t_{c}$ rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register R×A acts in conjunction with the TXA pin and the register R×B acts in conjunction with the TxB pin.
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the $T \times A$ and $T \times B$ pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag


FIGURE 9. Timer in External Event Counter Mode

TxENA allows the interrupt on TXA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TXA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.
Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TxCO control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TxC0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TxPNDA and TxC0 pending flags in order to determine whether a TxA input capture or a timer underflow (or both) caused the interrupt.
Figure 10 shows a block diagram of the timer in Input Capture mode.

## TIMER CONTROL FLAGS

The timers T1 and T2 have indentical control structures. The control bits and their functions are summarized below.
TxCO Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TxPNDB Timer Interrupt Pending Flag
TxENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag
$1=$ Timer Interrupt Enabled
$0=$ Timer Interrupt Disabled
TxC3 Timer mode control
TxC2 Timer mode control
TxC1 Timer mode control


FIGURE 10. Timer In Input Capture Mode

Timers (Continued)
The timer mode control bits ( $\mathrm{T} \times \mathrm{C} 3, \mathrm{TxC2}$ and $\mathrm{T} \times \mathrm{C} 1$ ) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A <br> Source | Interrupt B <br> Source | Timer <br> Counts On |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | MODE 2 (External <br> Event Counter) | Timer <br> Underflow | Pos. TxB <br> Edge | TxA <br> Pos. Edge |
| $\mathbf{0}$ | 0 | 1 | MODE 2 (External <br> Event Counter) | Timer <br> Underflow | Pos. TxB <br> Edge | TxA <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) <br> TxA Toggle | Autoreload <br> RA | Autoreload <br> RB | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The COP888CF offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry and timer TO are active but all other microcontroller activities are stopped. In either mode, all onboard RAM, registers, I/O states, and timers (with the exception of TO) are unaltered.

## HALT MODE

The COP888CF is placed in the HALT mode by writing a " 1 " to the HALT flag (G7 data bit). All microcontroller activities, including the clock, timers, and A/D converter, are stopped. The WatchDog logic on the COP888CF is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active. In the HALT mode, the power requirements of the COP888CF are minimal and the applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased to $\mathrm{V}_{\mathrm{r}}\left(\mathrm{V}_{\mathrm{r}}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CF supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.

Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.
The COP888CF has two mask options associated with the HALT mode. The first mask option enables the HALT mode

## Power Save Modes (Continued)

feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CF will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CF cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WatchDog detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the COP888CF inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CF is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WatchDog logic, the clock monitor and the IDLE Timer T0, is stopped. The power supply requirements of the microcontroller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the COP888CF can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.
The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CF will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the COP888CF will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is used to return (wakeup) the COP888CF from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 11 shows the Multi-Input Wakeup logic for the COP888CF microcontroller.
The Multi-Input Wakeup feature utilizes the L. Port. The user selects which particular L. port bit (or combination of L. Port bits) will cause the COP888CF to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8-bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated $L$ port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

| RBIT | 5, WKEN |
| :--- | :--- |
| SBIT | 5, WKEDG |
| RBIT | 5, WKPND |
| SBIT | 5, WKEN |

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the as-

## Multi-Input Wakeup (Continued)



FIGURE 11. Multl-Input Wake Up Logic
sociated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions,
the COP888CF will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
The WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT L INTERRUPTS

Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port L shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to be individually enabled or disabled. The register WKEDG

## Multi-Input Wakeup (Continued)

specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (global interrupt enable) bit enables the interrupt function. A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port L is also used for waking the COP888CF out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CF will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CF will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CF to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer TO are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If the RC clock option is used, the fixed delay is under software control. A. control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## A/D Converter

The COP888CF contains an 8-channel, multiplexed input, successive approximation, A/D converter. Two dedicated pins, $V_{\text {REF }}$ and AGND are provided for voltage reference.

## OPERATING MODES

The A/D converter supports ratiometric measurements. It supports both Single Ended and Differential modes of operation.

Four specific analog channel selection modes are supported. These are as follows:

Allow any specific channel to be selected at one time. The A/D converter performs the specific conversion requested and stops.
Allow any specific channel to be scanned continuously. In other words, the user will specify the channel and the A/D converter will keep on scanning it continuously. The user can come in at any arbitrary time and immediately read the result of the last conversion. The user does not have to wait for the current conversion to be completed.
Allow any differential channel pair to be selected at one time. The A/D converter performs the specific differential conversion requested and stops.
Allow any differential channel pair to be scanned continuously. In other words, the user will specify the differential channel pair and the A/D converter will keep on scanning it continuously. The user can come in at any arbitrary time and immediately read the result of the last differential conversion. The user does not have to wait for the current conversion to be completed.
The A/D converter is supported by two memory mapped registers, the result register and the mode control register. When the COP888CF is reset, the control register is cleared and the A/D is powered down. The A/D result register has unknown data following reset.

## A/D Control Register

A control register, Reg: ENAD, contains 3 bits for channel selection, 3 bits for prescaler selection, and 2 bits for mode selection. An A/D conversion is initiated by writing to the ENAD control register. The result of the conversion is available to the user from the A/D result register, Reg: ADRSLT.

Reg: ENAD
CHANNEL SELECT MODE SELECT PRESCALER SELECT

$$
\text { Bits 7,6,5 } \quad \text { Bits } 4,3 \quad \text { Bits } 2,1,0
$$

## CHANNEL SELECT

This 3-bit field selects one of eight channels to be the $\mathrm{V}_{\mathbb{I}}+$. The mode selection determines the $\mathrm{V}_{\mathbb{I}-}$ input.
Single Ended mode:

| Bit 7 | Bit $\mathbf{6}$ | Bit $\mathbf{5}$ | Channel No. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |
| 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 7 |

## A/D Converter (Continued)

Differential mode:

| Bit 7 | Bit $\mathbf{6}$ | Bit 5 | Channel Pairs (.+- ) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0,1 |
| 0 | 0 | 1 | 1,0 |
| 0 | 1 | 0 | 2,3 |
| 0 | 1 | 1 | 3,2 |
| 1 | 0 | 0 | 4,5 |
| 1 | 0 | 1 | 5,4 |
| 1 | 1 | 0 | 6,7 |
| 1 | 1 | 1 | 7,6 |

MODE SELECT
This 2-bit field is used to select the mode of operation (single conversion, continuous conversions, differential, single ended) as shown in the following table.

| Blt 4 | Bit 3 | Mode |
| :---: | :---: | :---: |
| 0 | 0 | Single Ended mode, single conversion <br> 0 |
| 1 | Single Ended mode, continuous scan <br> of a single channel into the result <br> register |  |
| 1 | 0 | Differential mode, single conversion |
| 1 | 1 | Differential mode, continuous scan of <br> a channel pair into the result register |
| PRESCALER SELECT |  |  |

## PRESCALER SELECT

This 3-bit field is used to select one of the seven prescaler clocks for the A/D converter. The prescaler also allows the A/D clock inhibit power saving mode to be selected. The following table shows the various prescaler options.

| Bit 2 | Bit 1 | Bit 0 | Clock Select |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Inhibit A/D clock |
| 0 | 0 | 1 | Divide by 1 |
| 0 | 1 | 0 | Divide by 2 |
| 0 | 1 | 1 | Divide by 4 |
| 1 | 0 | 0 | Divide by 6 |
| 1 | 0 | 1 | Divide by 12 |
| 1 | 1 | 0 | Divide by 8 |
| 1 | 1 | 1 | Divide by 16 |

## ADC Operation

The A/D converter interface works as follows. Writing to the A/D control register ENAD initiates an A/D conversion unless the prescaler value is set to 0 , in which case the ADC clock is stopped and the ADC is powered down. The conversion sequence starts at the beginning of the write to ENAD operation powering up the ADC. At the first falling edge of the converter clock following the write operation (not counting the falling edge if it occurs at the same time as the write operation ends), the sample signal turns on for two clock cycles. The ADC is selected in the middle of the sample period. If the ADC is in single conversion mode, the
conversion complete signal from the $A D C$ will generate a power down for the A/D converter. If the ADC is in continuous mode, the conversion complete signal will restart the conversion sequence by deselecting the ADC for one converter clock cycle before starting the next sample. The ADC 8 -bit result is loaded into the A/D result register (ADRSLT) except during LOAD clock high, which prevents transient data (resulting from the ADC writing a new result over an old one) being read from ADRSLT.

## PRESCALER

The COP888CF A/D Converter (ADC) contains a prescaler option which allows seven different clock selections. The A/D clock frequency is equal to CKI divided by the prescaler value. Note that the prescaler value must be chosen such that the A/D clock falls within the specified range. The maximum A/D frequency is 1.67 MHz . This equates to a 600 ns ADC clock cycle.
The A/D converter takes 12 ADC clock cycles to complete a conversion. Thus the minimum ADC conversion time for the COP888CF is $7.2 \mu \mathrm{~s}$ when a prescaler of 6 has been selected. These 12 ADC clock cycles necessary for a conversion consist of 1 cycle at the beginning for reset, 2 cycles for sampling, 8 cycles for converting, and 1 cycle for loading the result into the COP888CF A/D result register (ADRSLT). This A/D result register is a read-only register. The COP888CF cannot write into ADRSLT.
The prescaler also allows an A/D clock inhibit option, which saves power by powering down the A/D when it is not in use.
Note: The A/D converter is also powered down when the COP888CF is in either the HALT or IDLE modes. If the ADC is running when the COP888CF enters the HALT or IDLE modes, the ADC will power down during the HALT or IDLE, and then will reinitialize the conversion when the COP888CF comes out of the HALT or IDLE modes.

## Analog Input and Source Resistance Considerations

Figure 12 shows the A/D pin model for the COP888CF in single ended mode. The differential mode has similiar A/D pin model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the analog input line to reduce coupling. The A/D channel input pins do not have any internal output driver circuitry connected to them because this circuitry would load the analog input signals due to output buffer leakage current.
Source impedances greater than $1 \mathrm{k} \Omega$ on the analog input lines will adversely affect internal RC charging time during input sampling. As shown in Figure 12, the analog switch to the DAC array is closed only during the 2 A/D cycle sample time. Large source impedances on the analog inputs may result in the DAC array not being charged to the correct voltage levels, causing scale errors.


TL/DD/9425-28

[^3]FIGURE 12. A/D Pin Model (Single Ended Mode)

Interrupts (Continued)

| Arbitration <br> Ranking | Source | Description | Vector <br> Address <br> Hi-Low Byte |
| :--- | :--- | :--- | :--- |
| (1) Highest | Software | INTR Instruction | OyFE-0yFF |
|  | Reserved | for Future Use | OyFC-0yFD |
| $(2)$ | External | Pin G0 Edge | OyFA-OyFB |
| $(3)$ | Timer T0 | Underflow | OyF8-0yF9 |
| $(4)$ | Timer T1 | T1A/Underflow | OyF6-0yF7 |
| $(5)$ | Timer T1 | T1B | OyF4-0yF5 |
| $(6)$ | MICROWIRE/PLUS | BUSY Goes Low | OyF2-0yF3 |
|  | Reserved | for Future Use | OyF0-0yF1 |
|  | Reserved | for UART | OyEE-OyEF |
|  | Reserved | for UART | OyEC-0yED |
| $(7)$ | Timer T2 | T2A/Underflow | OyEA-OyEB |
| $(8)$ | Timer T2 | T2B | OyE8-0yE9 |
|  | Reserved | for Future Use | OyE6-0yE7 |
|  | Reserved | for Future Use | OyE4-0yE5 |
| $(9)$ | Port L/Wakeup | Port LEdge | OyE2-0yE3 |
| $(10)$ Lowest | Default | VIS Instr. Execution <br> without Any Interrupts | OyE0-0yE1 |

$$
y \text { is VIS page, } y \neq 0
$$

If large source resistance is necessary, the recommended solution is to slow down the A/D clock speed in proportion to the source resistance. The A/D converter may be operated at the maximum speed for $\mathrm{R}_{\mathrm{S}}$ less than $1 \mathrm{k} \Omega$. For $\mathrm{R}_{\mathrm{S}}$ greater than $1 \mathrm{k} \Omega, A / D$ clock speed needs to be reduced. For example, with $R_{S}=2 \mathrm{k} \Omega$, the $A / D$ converter may be operated at half the maximum speed. A/D converter clock speed may be slowed down by either increasing the A/D prescaler divide-by or decreasing the CKI clock frequency. The A/D clock speed may be reduced to its minimum frequency of 100 kHz .

## Interrupts

The COP888CF supports a vectored interrupt scheme. It supports a total of ten interrupt sources. The following table lists all the possible COP888CF interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 t_{c}$ cycles to execute.
At this time, since GIE $=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.

## Interrupts (Continued)



TL/DD/9425-18
FIGURE 13. COP888CF Interrupt Block Diagram

The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.
The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15-bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256byte block ( $0 y 00$ to OyFF ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block.
The vector of the maskable interrupt with the lowest rank is located at $0 y E 0$ (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at OyFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at OyFE and OyFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at $0 y E 0-O y E 1$. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 13 shows the COP888CF Interrupt block diagram.

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.
When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to RESET, but not necessarily containing all of the same initialization procedures) before restarting.

The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can interrupt an ST being serviced.

## WatchDog

The COP888CF contains a WatchDog and clock monitor. The WatchDog is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WatchDog consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WatchDog consists of writing a specific value to a WatchDog Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5-bit Key Data field, and the 1 -bit Clock Monitor Select field. Table I shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table II shows the four possible combinations of lower and upper limits for the WatchDog service window. This flexibility in choosing the WatchDog service window prevents any undue burden on the user software.
Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

WatchDog (Continued)
TABLE I. WatchDog Service Register

| Window <br> Select |  | Key Data |  |  |  |  | Clock <br> Monitor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 1 | 1 | 0 | 0 | Y |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

TABLE II. WatchDog Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 \mathrm{k}-8 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 0 | 1 | $2 \mathrm{k}-16 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 0 | $2 \mathrm{k}-32 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |
| 1 | 1 | $2 \mathrm{k}-64 \mathrm{k} \mathrm{t}_{\mathrm{c}}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CF can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / t_{c}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WatchDog Operation

The WatchDog and Clock Monitor are disabled during reset. The COP888CF comes out of reset with the WatchDog armed, the WatchDog Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WatchDog service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WatchDog service window and match the WatchDog key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WatchDog service window value and the key data (bits 7 through 1) in the WDSVR Register. Table III shows the sequence of events that can occur.

The user must service the WatchDog at least once before the upper limit of the service window expires. The WatchDog may not be serviced more than once in every lower limit of the service window. The user may service the WatchDog as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WatchDog service.
The WatchDog has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WatchDog, the logic will pull the WDOUT (G1) pin low for an additional $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CF will stop forcing the WDOUT output low.
The WatchDog service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.
A WatchDog service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WatchDog will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## Detection of Illegal Conditions

The COP888CF can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location

TABLE III. WatchDog Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :---: |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WatchDog Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WatchDog Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WatchDog Output |

TABLE IV. MICROWIRE/PLUS Master Mode Clock Selection

| SL1 | SLO | $\mathbf{S K}$ |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

## Detection of Illegal Conditions

## (Continued)

06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F Hex is read as all 1's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP' ing the stack by having more returns than calls.

When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures).

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the COP888CF to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E2PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 14 shows a block diagram of the MICROWIRE/PLUS logic.


TL/DD/9425-20

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table IV details the different clock rates that may be selected.

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The COP888CF may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 15 shows how two COP888CF microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP888CF. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table V summarizes the bit settings required for Master mode of operation.

FIGURE 14. MICROWIRE/PLUS Block Dlagram


FIGURE 15. MICROWIRE/PLUS Application

## MICROWIRE/PLUS <br> (Continued)

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port G configuration register. Table V summarizes the settings required to enter the Slave mode of operation.
The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CF allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock in the normal mode. In the alternate SK phase mode the SIO register is shifted on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE V
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Conflg. Bit | G5 (SK) <br> Config. Bit | G4 <br> Fun. | G5 <br> Fun. | Operatlon |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space

| Address | Contents |
| :---: | :---: |
| 00 to 6F | On-Chip RAM bytes |
| 70 to BF | Unused RAM Address Space |
| CO | Timer T2 Lower Byte |
| C1 | Timer T2 Upper Byte |
| C2 | Timer T2 Autoload Register T2RA Lower Byte |
| C3 | Timer T2 Autoload Register T2RA Upper Byte |
| C4 | Timer T2 Autoload Register T2RB Lower Byte |
| C5 | Timer T2 Autoload Register T2RB Upper Byte |
| C6 | Timer T2 Control Register |
| C7 | WatchDog Service Register (Reg:WDSVR) |
| C8 | MIWU Edge Select Register (Reg:WKEDG) |
| C9 | MIWU Enable Register (Reg:WKEN) |
| CA | MIWU Pending Register (Reg:WKPND) |
| CB | A/D Converter Control Register (Reg:ENAD) |
| CC | A/D Converter Result Register (Reg: ADRSLT) |
| CD to CF | Reserved |
| DO | Port L Data Register |
| D1 | Port L Configuration Register |
| D2 | Port L Input Pins (Read Only) |
| D3 | Reserved for Port L |
| D4 | Port G Data Register |
| D5 | Port G Configuration Register |
| D6 | Port G Input Pins (Read Only) |
| D7 | Port I Input Pins (Read Only) |
| D8 | Port C Data Register |
| D9 | Port C Configuration Register |
| DA | Port C Input Pins (Read Only) |
| DB | Reserved for Port C |
| DC | Port D Data Register |
| DD to DF | Reserved for Port D |
| E0 to E5 | Reserved |
| E6 | Timer T1 Autoload Register T1RB Lower Byte |
| E7 | Timer T1 Autoload Register T1RB Upper Byte |
| E8 | ICNTRL Register |
| E9 | MICROWIRE Shift Register |
| EA | Timer T1 Lower Byte |
| EB | Timer T1 Upper Byte |
| EC | Timer T1 Autoload Register T1RA Lower Byte |
| ED | Timer T1 Autoload Register T1RA Upper Byte |
| EE | CNTRL Control Register |
| EF | PSW Register |
| F0 to FB | On-Chip RAM Mapped as Registers |
| FC | X Register |
| FD | SP Register |
| FE | B Register |
| FF | Reserved |

Reading memory locations 70-7F Hex will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

The COP888CF has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CF. The operand is the data memory addressed by the B pointer or $X$ pointer.
Register Indirect (with auto post increment or decrement of pointer)
This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the B pointer or $X$ pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.
Direct
The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immediate

The instruction contains an 8 -bit immediate field as the operand.
Short Immediate
This addressing mode is used with the LBI instruction. The instruction contains a 4-bit immediate field as the operand.

## Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump ( $\mathrm{JP}+1$ is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Reglsters |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :--- | :--- |
| [B] | Memory Indirectly Addressed by B <br> Register |
| [X] | Memory Indirectly Addressed by X <br> Register |
| MD | Direct Addressed Memory <br> Mem <br> Direct Addressed Memory or [B] <br> Meml <br> Direct Addressed Memory or [B] or <br> Immediate Data |
| Imm | 8-Bit Immediate Data <br> Reg <br> Register Memory: Addresses F0 to FF <br> (Includes B, X and SP) |
| Bit | Bit Number (0 to 7) <br> $\leftarrow$ |

Instruction Set (Continued)
INSTRUCTION SET

| ADD | A, Meml | ADD | $A \leftarrow A+M e m l$ |
| :---: | :---: | :---: | :---: |
| ADC | A, Meml | ADD with Carry | $\begin{aligned} & A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| SUBC | A, Meml | Subtract with Carry | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A} \overline{\text { Meml }}+\mathrm{C}, \mathrm{C} \leftarrow \text { Carry } \\ & \mathrm{HC} \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A, Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, 1 mm | Logical AND Immed., Skip if Zero | Skip next if ( $A$ and 1 mm ) $=0$ |
| OR | A, Meml | Logical OR | $A \leftarrow A$ or Meml |
| XOR | A, Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and Imm, Do next if MD = Imm |
| IFEQ | A, Meml | IF EQual | Compare A and Meml, Do next if $A=$ Meml |
| IFNE | A,Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A, Meml | IF Greater Than | Compare A and Meml, Do next if A>Meml |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A, Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, [X] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X]$ |
| LD | A, Meml | LoaD A with Memory | $A \leftarrow$ Meml |
| LD | A, [X] | LoaD A with Memory [ X ] | $\mathrm{A} \leftarrow[\mathrm{X}]$ |
| LD | B,Imm | LoaD B with Immed. | $B \leftarrow 1 \mathrm{~mm}$ |
| LD | Mem,Imm | LoaD Memory Immed | Mem $\leftarrow$ Imm |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow$ Imm |
| X | A, [B $\pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \leftarrow B \pm 1)$ |
| X | A, $[\mathrm{X} \pm$ ] | EXchange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm$ ] | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [ X ] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ], Imm | LoaD Memory [B] Immed. | $[B] \leftarrow \operatorname{lmm},(B \leftarrow B \pm 1)$ |
| CLR | A | CLeaR A | $A \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $\mathrm{A} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| DCOR | A | Decimal CORrect A | $\mathrm{A} \leftarrow \mathrm{BCD}$ correction of A (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $\mathrm{C} \rightarrow \mathrm{A} 7 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| RLC | A | Rotate A Left thru C | $\mathrm{C} \leftarrow \mathrm{A} 7 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow \mathrm{C}$ |
| SWAP | A | SWAP nibbles of $A$ | $A 7 \ldots A 4 \longleftrightarrow A 3 \ldots A 0$ |
| SC |  | Set C | $C \leftarrow 1, \mathrm{HC} \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IFC | IF C is true, do next instruction |
| IFNC |  | IF Not C | If C is not true, do next instruction |
| POP | A | POP the stack into $A$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow$ [SP] |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}(\mathrm{ii}=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 $\ldots 0 \leftarrow \mathrm{i}(\mathrm{i}=12$ bits) |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1$)$ |
| JSRL | Addr. | Jump SubRoutine Long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | $\mathrm{PL} \leftarrow \mathrm{ROM}(\mathrm{PU}, \mathrm{A})$ |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).

Most single byte instructions take one cycle time ( $1 \mu \mathrm{~s}$ at 10 MHz ) to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.

## Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle (a cycle is 1 $\mu \mathrm{S}$ at 10 MHz ).

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |


| RPND | $1 / 1$ |
| :--- | :--- |


|  | Memory Transfer Instructions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register Indirect |  | Dlrect | Immed. | Register Indirect Auto Incr. \& Decr. |  |  |
|  | [B] | [ X ] |  |  | [ $\mathrm{B}+, \mathrm{B}-]$ | $[\mathrm{X}+, \mathrm{X}-\mathrm{]}$ |  |
| X A,* | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |  |
| LD A,* | 1/1 | 1/3 | 2/3 | 2/2 | 1/2 | 1/3 |  |
| LD B, Imm |  |  |  | 1/1 |  |  | ( IF $\mathrm{B}<16$ ) |
| LD B, Imm |  |  |  | 2/2 |  |  | (IF B > 15) |
| LD Mem, Imm | $2 / 2$ |  | 3/3 |  | 2/2 |  |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |  |

- $=>$ Memory location addressed by B or X or directly.


## COP888CF Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP - 15 | JP -31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A,[B] | 0 |
| JP - 14 | JP - 30 | LD OF1, \# i | DRSZ 0F1 | * | SC | SUBC A, \#i | SUB A, [B] | 1 |
| JP - 13 | JP -29 | LD OF2, \# i | DRSZ 0F2 | X A, [ $\mathrm{X}+\mathrm{]}$ | X $\mathrm{A},[\mathrm{B}+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP -28 | LD OF3, \# i | DRSZ 0F3 | X $A,[\mathrm{X}-\mathrm{]}$ | X $\mathrm{A}, \mathrm{lB}-1$ | IFGT A, \#i | IFGT A,[B] | 3 |
| JP - 11 | JP -27 | LD OF4, \# i | DRSZ 0F4 | VIS | LAID | ADD A, \#i | ADD A,[B] | 4 |
| JP - 10 | JP -26 | LD OF5, \# i | DRSZ 0F5 | RPND | JID | AND A, \# | AND A,[B] | 5 |
| JP -9 | JP -25 | LD OF6, \# i | DRSZ 0F6 | X A, [X] | X A, [B] | XOR A, \#i | XOR A, [B] | 6 |
| JP -8 | JP -24 | LD 0F7, \# i | DRSZ 0F7 | * | * | OR A, \#i | OR A, [B] | 7 |
| JP-7 | JP -23 | LD OF8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD OF9, \# i | DRSZ 0F9 | $\begin{aligned} & \text { IFNE } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & A, \# i \end{aligned}$ | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# i | DRSZ OFA | LD A, [X+] | LD A, [B+] | LD [ $\mathrm{B}+]$, \#i | INCA | A |
| JP -4 | JP -20 | LD OFB, \# i | DRSZ OFB | LD A, [X-] | LD A,[B-] | LD [B-],\#i | DECA | B |
| JP -3 | JP - 19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A, Md | POPA | C |
| JP -2 | JP - 18 | LD OFD, \# i | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP - 1 | JP - 17 | LD OFE, \# i | DRSZ OFE | LD A, [X] | LD A, [B] | LD [B], \#i | RET | E |
| JP -0 | JP -16 | LD OFF, \# i | DRSZ OFF | * | * | LD B, \#i | RETI | F |

## COP888CF Opcode Table (Continued)

Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | ANDSZ <br> A, \#i | LD B, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \text { x000-x0FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 000-\times 0 F F \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 1,[B] } \end{aligned}$ | * | LD B, \# OE | IFBNE $\dagger$ | $\begin{aligned} & \text { JSR } \\ & \text { x100-x1FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\mathrm{x} 1 \mathrm{FF} \end{aligned}$ | JP + 18 | JP + 2 | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[B] \end{aligned}$ | * | LD B, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \text { x200-x2FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x200-x2FF } \end{aligned}$ | JP + 19 | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[B] \end{aligned}$ | * | LD B, \#0C | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \text { x } 300-\times 3 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 300-\times 3 F F \end{aligned}$ | $\mathrm{JP}+20$ | $J P+4$ | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[\mathrm{~B}] \\ & \hline \end{aligned}$ | CLRA | LD B, \#OB | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \text { x } 400-x 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-x 4 F F \end{aligned}$ | JP + 21 | $J P+5$ | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | SWAPA | LD B, \#0A | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 6,[B] } \\ & \hline \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \text { x600-x6FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x600-x6FF } \end{aligned}$ | $\mathrm{JP}+23$ | JP + 7 | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \\ & \hline \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x700-x7FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 700-x 7 F F \end{aligned}$ | JP + 24 | JP + 8 | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | LDB,\#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \text { x800-x8FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 800-\times 8 \mathrm{FF} \end{aligned}$ | JP + 25 | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & \mathbf{1 , [ B ]} \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | LD B, \#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x900-x9FF } \end{aligned}$ | JP + 26 | $\mathrm{JP}+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & \text { 2,[B] } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { XAOO-XAFF } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { XAOO-XAFF } \end{aligned}$ | $J P+27$ | $\mathrm{JP}+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[\mathrm{~B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 3,[B] } \\ & \hline \end{aligned}$ | LD B, \#04 | IFBNE OB | $\begin{aligned} & \text { JSR } \\ & \text { xB00-xBFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xBOO-xBFF } \end{aligned}$ | JP + 28 | $J P+12$ | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[B] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[\mathrm{~B}] \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xC00-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xCOO-xCFF } \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[\mathrm{~B}] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xDO0-xDFF } \end{aligned}$ | $\mathrm{JP}+30$ | JP + 14 | D |
| $\begin{aligned} & \text { SBIT } \\ & \text { 6,[B] } \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & \text { 6,[B] } \\ & \hline \end{aligned}$ | LD B, \#01 | IFBNE 0E | $\begin{aligned} & \text { JSR } \\ & \text { xEO0-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xEOO-xEFF } \end{aligned}$ | $\mathrm{JP}+31$ | $\mathrm{JP}+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xFOO-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xF00-xFFF } \end{aligned}$ | $\mathrm{JP}+32$ | JP + 16 | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location
*is an unused opcode
Note: The opcode 60 Hex is also the opcode for IFBIT \#

## Mask Options

The COP888CF mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION 1: CLOCK CONFIGURATION
    = 1 Crystal 0scillator (CKI/l0)
    G7 (CKO) is clock generator
    output to crystal/resonator
    CKI is the clock input
    = 2 Single-pin RC controlled
    oscillator (CKI/10)
    G7 is available as a HALT
    restart and/or general purpose
    input
```

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: COP888CF BONDING
$=1 \quad 44-$ Pin PLCC
$=2 \quad 40-\mathrm{Pin}$ DIP
$=3 \quad 28-$ Pin PLCC
$=4 \quad 28$-Pin DIP

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock $\left(1 / t_{c}\right)$.

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs ${ }^{\text {TM }}$ microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-001 |

Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contents
Dial-A-Helper User Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |  |  |
| :---: | :---: | :---: | :---: |
| Modem: | (408) 739-1162 |  |  |
|  | Baud: | 300 or 12 | Baud |
|  | Set-Up: | Length: Parity: Stop Bit: | 8-Bit None 1 |
|  | Operation: 24 Hours, 7 Days |  |  |



TL/DD/9425-27

## COP888CG Single-Chip microCMOS Microcontroller

## General Description

The COP888 family of microcontrollers uses an 8-bit single chip core architecture fabricated with National Semiconductor's M ${ }^{2}$ CMOSTM process technology. The COP888CG is a member of this expandable 8 -bit core processor family of microcontrollers.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ s instruction cycle time
- 4096 bytes on-board ROM
- 192 bytes on-board RAM

E Single supply operation: $2.5 \mathrm{~V}-6 \mathrm{~V}$

- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Fourteen multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Three Timers (Each with 2 interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
— Default VIS
- Three 16-bit timers, each with two 16-bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( $B$ and $X$ )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC or 40 N or 28 N or 28 PCC
- 44 PCC with 39 I/O pins
-40 N with $35 \mathrm{I} / \mathrm{O}$ pins
- 28 PCC or 28 N , each with 23 I/O pins
- Software selectable I/O options
- TRI-STATE ${ }^{(1)}$ Output
— Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports G and L
- Temperature ranges: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$,

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

- ROMless mode for accurate emulation and external program memory capability
■ Single chip COP888CGP piggy back emulation device
- Real time emulation and full program debug offered by National's Development Systems

Block Diagram


TL/DD/9765-1
FIGURE 1. COP888CG Block Diagram

## General Description (Continued)

It is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may

## Connection Diagrams



Plastic Chlp Carrier

Order Number COP884CG-XXX/V
See NS Plastic Chip Package Number V28A

also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CG operates over a voltage range of 2.5 V to 6 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate. The COP888CG may be operated in the ROMless mode to provide for accurate emulation and for applications requiring external program memory.


TL/DD/9765-4
Top View
Order Number COP888G-XXX/N See NS Molded Package Number N40A


TL/DD/9765-5
Top View
Order Number COP884CG-XXX/N See NS Molded Package Number N28A

FIGURE 2a. COP888CG Connection Diagrams

Connection Diagrams (Continuod)
COP888CG Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | $\begin{aligned} & \text { 28-Pin } \\ & \text { Pack. } \end{aligned}$ | 40-Pin Pack. | 44-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lo | 1/O | MIWU |  | 11 | 17 | 17 |
| L1 | 1/0 | MiWU | CKX | 12 | 18 | 18 |
| L2 | 1/0 | MIWU | TDX | 13 | 19 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 | 25 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 | 26 |
| L6 | 1/O | MIWU | T3A | 17 | 23 | 27 |
| L7 | 1/0 | MIWU | T3B | 18 | 24 | 28 |
| G0 | I/O | INT |  | 25 | 35 | 39 |
| G1 | WDOUT |  |  | 26 | 36 | 40 |
| G2 | 1/0 | T1B |  | 27 | 37 | 41 |
| G3 | 1/0 | T1A |  | 28 | 38 | 42 |
| G4 | 1/0 | So |  | 1 | 3 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 | 4 |
| G6 | 1 | SI |  | 3 | 5 | 5 |
| G7 | I/CKO | HALT Restart |  | 4 | 6 | 6 |
| D0 | 0 | ROM DATA* |  | 19 | 25 | 29 |
| D1 | 0 | PCL* |  | 20 | 26 | 30 |
| D2 | 0 | EMUL* |  | 21 | 27 | 31 |
| D3 | 0 | PCU* |  | 22 | 28 | 32 |
| 10 | 1 |  |  | 7 | 9 | 9 |
| 11 | 1 | COMP1IN- |  | 8 | 10 | 10 |
| 12 | 1 | COMP1IN+ |  | 9 | 11 | 11 |
| 13 | 1 | COMP10UT |  | 10 | 12 | 12 |
| 14 | 1 | COMP2IN- |  |  | 13 | 13 |
| 15 | 1 | COMP2IN+ |  |  | 14 | 14 |
| 16 | 1 | COMP2OUT |  |  | 15 | 15 |
| 17 | 1 |  |  |  | 16 | 16 |
| D4 | 0 | S CLOCK* |  |  | 29 | 33 |
| D5 | 0 | HALTSEL* |  |  | 30 | 34 |
| D6 | 0 | LOAD* |  |  | 31 | 35 |
| D7 | 0 | D DATA* |  |  | 32 | 36 |
| C0 | 1/0 |  |  |  | 39 | 43 |
| C1 | 1/0 |  |  |  | 40 | 44 |
| C2 | 1/0 |  |  |  | 1 | 1 |
| C3 | 1/0 |  |  |  | 2 | 2 |
| C4 | 1/0 |  |  |  |  | 21 |
| C5 | 1/0 |  |  |  |  | 22 |
| C6 | 1/0 |  |  |  |  | 23 |
| C7 | 1/0 |  |  |  |  | 24 |
| $V_{C C}$ |  |  |  | 6 | 8 | 8 |
| GND |  |  |  | 23 | 33 | 37 |
| CKI |  |  |  | 5 | 7 | 7 |
| RESET |  |  |  | 24 | 34 | 38 |

* Only in the ROMless Mode


## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallablity and specifications.
$\begin{array}{lr}\text { Supply Voltage (VCC) } & 7 \mathrm{~V} \\ \text { Voltage at Any Pin } & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\ \text { ESD Susceptibility (Note 4) } & 2000 \mathrm{~V} \\ \text { Total Current into } \mathrm{V}_{\mathrm{CC}} \text { Pin (Source) } & 100 \mathrm{~mA}\end{array}$
$\begin{array}{lr}\text { Total Current out of GND Pin (Sink) } & 110 \mathrm{~mA} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+140^{\circ} \mathrm{C}\end{array}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 2.5 |  | 6 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 15 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | <1 |  | $\mu \mathrm{A}$ |
| IDLE Current $\begin{aligned} & \mathrm{CKI}=10 \mathrm{MHz} \\ & \mathrm{CKI}=4 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 0.6 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=6 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | 0.05 V CC |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.2 \\ & 10 \\ & 2.0 \\ & 10 \\ & 2.5 \\ & 0.4 \\ & 0.2 \\ & 1.6 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 100 \\ 33 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $\mathrm{V}_{\mathrm{CC}}$, L and G ports in the TRI-
STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.
Note 4: Human body model, 100 pF through 1500 .

DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | mA |  |

## AC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \\ 3 \\ 7.5 \\ \hline \end{gathered}$ |  | DC <br> DC <br> DC <br> DC | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathbf{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathbf{f}_{\mathbf{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \% \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{C C}<4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 500 \\ 60 \\ 150 \\ \hline \end{gathered}$ |  |  | ns ns ns ns |
| Output Propagation Delay $t_{\text {PD1 }}, t_{\text {PD }}$ SO, SK <br> All Others | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1.75 \\ 1 \\ 2.5 \end{gathered}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sampled but not $100 \%$ tested.
Note 6: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}_{\mathrm{T}} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current Per Comparator <br> (When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



FIGURE 2b. AC Timing Diagrams in ROMless Mode


TL/DD/9765-7
FIGURE 2c. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CG contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each 1/O port. (See the COP888CG memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CG. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| 1 | 1 | Push-Pull One Output |



FIGURE 3. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive. L4 and L5 are used for the timer input functions T2A and T2B. L6 and L7 are used for the timer input functions T3A and T3B.
The Port L has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU or T2A |


| L5 | MIWU or T2B |
| :--- | :--- |
| L6 | MIWU or T3A |
| L7 | MIWU or T3B |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition on G7. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input ( $\mathrm{R} / \mathrm{C}$ clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the $R / C$ clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
G0 INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRETM Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
PORT I is an eight-bit Hi-Z input port. The 28 -pin device does not have a full complement of Port I pins. The unavailable pins are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes this into account by either masking or restricting the

## Pin Descriptions (Continued)

accesses to bit operations. The unterminated Port I pins will draw power only when addressed.
Port 11-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.
I1 COMP1 - IN (Comparator 1 Negative Input)
I2 COMP1 + IN (Comparator 1 Positive Input)
I3 COMP1OUT (Comparator 1 Output)
I4 COMP2-IN (Comparator 2 Negative Input)
I5 COMP2+IN (Comparator 2 Positive Input)
I6 COMP2OUT (Comparator 2 Output)
Port $D$ is an 8 -bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Functional Description

The architecture of the COP888CG is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The COP888CG architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

## CPU REGISTERS

The CPU can do an 8 -bit addition, subtraction, logical or shift operation in one instruction ( $\mathrm{t}_{\mathrm{c}}$ ) cycle time.
There are six CPU registers:
A is the 8-bit Accumulator Register
PC is the 15-bit Program Counter Register
PU is the upper 7 bits of the program counter (PC)
PL is the lower 8 bits of the program counter (PC)
$B$ is an 8 -bit RAM address pointer, which can be optionally post auto incremented or decremented.
X is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.
SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.
S is the 8-bit Data Segment Address Register used to extend the lower half of the address range ( 00 to 7 F ) into 256 data segments of 128 bytes each.
All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

## PROGRAM MEMORY

Program memory for the COP888CG consists of 4096 bytes of ROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15 -bit program counter (PC). All interrupts in the COP888CG vector to program memory location OFF Hex.

## DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO
shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the $\mathrm{B}, \mathrm{X}, \mathrm{SP}$ pointers and S register.
The COP888CG has 192 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses OFO to OFF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers $X$, SP, B and S are memory mapped into this space at address locations OFC to OFF Hex respectively, with the other registers being available for general usage.
The instruction set of the COP888CG permits any bit in memory to be set, reset or tested. All I/O and registers on the COP888CG (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator (A) bits can also be directly and individually tested.

## Data Memory Segment RAM Extension

Data memory address OFF is used as a memory mapped location for the Data Segment Address Register ( $S$ ) in the COP888CG.
The data store memory is either addressed directly by a single byte address within the instruction, or indirectly relative to the reference of the B, X, or SP pointers (each contains a single-byte address). This single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this single-byte address divides the data store memory into two separate sections as outlined previously. With the exception of the RAM register memory from address locations 00F0 to 00FF, all RAM memory is memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper bit of the single-byte address to determine whether or not the base address range (from 0000 to 00 FF ) is extended. If this upper bit equals one (representing address range 0080 to OOFF), then address extension does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register $S$ is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents the 8 bits from the $S$ register. Thus the 128 -byte data segment extensions are located from addresses 0100 to 017F for data segment 1, 0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data segment 255. The base address range from 0000 to 007 F represents data segment 0.
Figure 4 illustrates how the $S$ register data memory extension is used in extending the lower half of the base address range ( 00 to 7F hex) into 256 data segments of 128 bytes each, with a total addressing range of 32 kbytes from XX00 to XX7F. This organization allows a total of 256 data segments of 128 bytes each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are available for all data segments. The S register must be changed under program control to move from one data segment ( 128 bytes) to another. However, the upper base segment (containing the 16 memory registers, I/O registers, control registers, etc.) is always available regardless of the

## Data Memory Segment RAM Extension (Continued)

contents of the $S$ register, since the upper base segment (address range 0080 to 00FF) is independent of data segment extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment (Segment 0 ), regardless of the contents of the S register. The S register is not changed by these instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the base segment. The stack pointer will be intitialized to point at data memory location 006F as a result of reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base segments. The first 116 bytes of RAM are resident from address 0000 to 006 F in the lower base segment, while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0 to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses (0070 to 007F) of the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128 bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The additional 64 bytes of RAM in the COP888CG (beyond the initial 128 bytes) are memory mapped at address locations 0100 to 013F hex.


TL/DD/9765-9
*Reads as all ones.
FIGURE 4. RAM Organization

## Reset

The $\overline{\text { RESET }}$ input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for ports L, G and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is
dedicated as the WatchDog and/or Clock Monitor error output pin. Port D is set high. The PC, PSW, ICNTRL, CNTRL, T2CNTRL and T3CNTRL control registers are cleared. The UART registers PSR, ENU (except that TBMT bit is set), ENUR and ENUI are cleared. The Comparator Select Register is cleared. The S register is initialized to zero. The MultiInput Wakeup registers WKEN, WKEDG and WKPND are cleared. The stack pointer, SP, is initialized to 6F Hex.
The COP888CG comes out of reset with both the WatchDog logic and the Clock Monitor detector armed, with the WatchDog service window bits set and the Clock Monitor bit set. The WatchDog and Clock Monitor circuits are inhibited during reset. The WatchDog service window bits being initialized high default to the maximum WatchDog service window of $64 \mathrm{k} \mathrm{t}_{\mathrm{C}}$ clock cycles. The Clock Monitor bit being initialized high will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until $16 \mathrm{tc}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode. The external RC network shown in Figure 5 should be used to ensure that the $\overline{\text { RESET }}$ pin is held low until the power supply to the chip stabilizes.


TL/DD/9765-10
RC $>5 \times$ Power Supply Rise Time
FIGURE 5. Recommended Reset Circult

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 6 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table A shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table B shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.

## Oscillator Circuits (Continued)



TL/DD/9765-12

TL/DD/9765-11
FIGURE 6. Crystal and R/C Oscillator Dlagrams
TABLE A. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| R1 <br> $\mathbf{( k \Omega} \Omega$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 4 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |
| 0 | 1 | 200 | $100-150$ | 0.455 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

TABLE B. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=2 \mathbf{5 5}^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega )}$ | $\mathbf{C}$ <br> $\mathbf{( p F )})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 | $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |

## Current Drain

The total current drain of the chip depends on:

1. Oscillator operation mode-l1
2. Internal switching current-l2
3. Internal leakage current-13
4. Output source current-14
5. DC current caused by external input not at $V_{C C}$ or GND-15
6. Comparator DC supply current when enabled-16
7. Clock Monitor current when enabled-17

Thus the total current drain, It, is given as

$$
I t=11+12+13+14+15+16+17
$$

To reduce the total current drain, each of the above components must be minimum.
The chip will draw more current as the CKI input frequency increases up to the maximum 10 MHz value. Operating with a crystal network will draw more current than an external square-wave. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

$$
\mathrm{I} 2=\mathrm{C} \times \mathrm{V} \times f
$$

where $\mathrm{C}=$ equivalent capacitance of the chip
$V=$ operating voltage
$f=$ CKI frequency

Some sample current drain values at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ are:

| CKI (MHz) | Inst. Cycle $(\mu \mathbf{s})$ | It $(\mathrm{mA})$ |
| :--- | :--- | :--- |
| 10 | 1 | 15 |
| 3.58 | 2.8 | 5.4 |
| 2 | 5 | 3 |
| 0.3 | 33 | 0.45 |
| $0(\mathrm{HALT})$ | - | 0.005 |

## Control Registers

## CNTRL Register (Address X'00EE)

The Timert (T1) and MICROWIRE/PLUS control register contains the following bits:

SL1 \& SLO Select the MICROWIRE/PLUS clock divide by ( $00=2,01=4,1 x=8$ )
IEDG External interrupt edge polarity select ( $0=$ Rising edge, $1=$ Falling edge)
MSEL Selects G5 and G4 as MICROWIRE/PLUS signals SK and SO respectively
T1C0 Timer T1 Start/Stop control in timer modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in timer mode 3
T1C1 Timer T1 mode control bit
T1C2 Timer T1 mode control bit
T1C3 Timer T1 mode control bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SLO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7

## PSW Register (Address X'00EF)

The PSW register contains the following select bits:

| GIE |  | Global interrupt enable (enables interrupts) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EX |  | Enable external interrupt |  |  |  |  |  |
| BU |  | MICROWIRE/PLUS busy shifting flag |  |  |  |  |  |
|  |  | External interrupt pending |  |  |  |  |  |
|  |  | Timer T1 Interrupt Enable for Timer Underflow or T1A Input capture edge |  |  |  |  |  |
|  | NDA | Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A cap ture edge in mode 3) |  |  |  |  |  |
| C |  | Carry Flag |  |  |  |  |  |
| HC |  | Half Carry Flag |  |  |  |  |  |
| HC | C | T1PNDA | T1ENA | EXPND | BUSY | EXEN | GIE |

Bit 7
The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

## Control Registers (Continued)

## ICNTRL Reglster (Address X'00E8)

The ICNTRL register contains the following bits:
T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
$\mu$ WEN Enable MICROWIRE/PLUS interrupt
$\mu$ WPND MICROWIRE/PLUS interrupt pending
TOEN Timer TO Interrupt Enable (Bit 12 toggle)
TOPND Timer TO Interrupt pending
LPEN L Port Interrupt Enable (Multi-Input Wakeup/Interrupt)
Bit 7 could be used as a flag

| Unused | LPEN | TOPND | TOEN | $\mu$ WPND | $\mu$ WEN | T1PNDB | T1ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## T2CNTRL Register (Address X'00C6)

The T2CNTRL register contains the following bits:
T2ENB Timer T2 Interrupt Enable for T2B Input capture edge
T2PNDB Timer T2 Interrupt Pending Flag for T2B cap. ture edge
T2ENA Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)
T2C0 Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3
T2C1 Timer T2 mode control bit
T2C2 Timer T2 mode control bit
T2C3 Timer T2 mode control bit

| T2C3 | T2C2 | T2C1 | T2C0 | T2PNDA | T2ENA | T2PNDB | T2ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 |  |  | Bit 0 |  |  |  |  |

## T3CNTRL Reglster (Address X'00B6)

The T3CNTRL register contains the following bits:
T3ENB Timer T3 Interrupt Enable for T3B
T3PNDB Timer T3 Interrupt Pending Flag for T3B pin (T3B capture edge)
T3ENA Timer T3 Interrupt Enable for Timer Underflow or T3A pin
T3PNDA Timer T3 Interrupt Pending Flag (Autoload RA in mode 1, T3 Underflow in mode 2, T3a capture edge in mode 3 )

T3C0


T3C1
T3C2
TЗС3

Timer T3 Start/Stop control in timer modes 1 and 2
Timer T3 Underflow Interrupt Pending Flag in timer mode 3

| T3C3 | T3C2 | T3C1 | T3C0 | T3PNDA | T3ENA | T3PNDB | T3ENB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7
Bit 0

## ROMless Mode

The COP888CG can address up to 32 kbytes of address space. If at power up, D2 is held at ground, the COP888CG executes from external memory. Port $D$ is used to interface to external program memory. The address comes out in a serial fashion and the data from the external program memory is read back in a serial fashion. The Port D pins perform the following functions.
DO Shifts in ROM data
D1 Shifts out lower eight bits of PC
D2 Places the $\mu \mathrm{C}$ in the ROMless mode if grounded at reset
D3 Shifts out upper eight bits of PC
D4 Data Shift Clock
D5 HALT Mask Option select pin ( $D 5=0$ ) for HALT enable, D5 $=1$ for HALT disable)
D6 Load Clock
D7 Shifts out recreated Port D data
The most significant bit of the data to come out on the D3 pin is a status signal.. It is used by the MOLE development system. This "lost" output port (D0-D7) can be accurately reconstructed with external components as shown in Figure 6 , providing an accurate emulation.
The 44-pin and 40 -pin versions of the COP888CG have a full complement of the D Port pins and can be used in the ROMless mode.
The 28-pin part cannot be used for emulation since it does not have the full complement of 8 D Port pins necessary for entering the ROMless mode.
Note that in the ROMless mode the D Port is recreated one full CKI clock cycle behind the normal port timings.
Note: Standard parts used in the ROMless mode will operate only at a reduced frequency (to be defined).
The COP888CG device has a spare D pin (D5) in the ROMless mode since only seven pins are required for emulation and recreation. This pin D5 is used in the ROMless mode to enable or disable the HALT mask option feature.
Figure 7 shows the COP888CG ROMless Mode Schematic.

## Timers

The COP888CG contains a very versatile set of timers (T0, T1, T2). All timers and associated autoreload/capture registers power up containing random data.

## TIMER TO (IDLE TIMER)

The COP888CG supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer TO, which is a 16-bit timer. The Timer TO runs continuously at the fixed rate of the instruction cycle clock, $\mathrm{t}_{\mathrm{c}}$. The user cannot read or write to the IDLE Timer TO, which is a count down timer. The Timer TO supports the following functions:
Exit out of the Idle Mode (See Idle Mode description)
WatchDog logic (See WatchDog description)
Start up delay out of the HALT mode
The IDLE Timer TO can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the TOPND pending flag, and will occur every 4 ms at the maximum clock frequency ( $\mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ). A control flag TOEN allows the interrupt from the thirteenth bit of Timer TO to be enabled or disabled. Setting TOEN will enable the interrupt, while resetting it will disable the interrupt.

## TIMER T1, TIMER T2 AND TIMER T3

The COP888CG has a set of two powerful timer/counter blocks, T1, T2 and T3. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the three timer blocks, T1, T2 and T3 are identical, all comments are equally applicable to either timer block.
Each timer block consists of a 16-bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TXA supports 1/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the COP888CG to easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.
The control bits TXC3, TXC2, and TxC1 allow selection of the different modes of operation.

## Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the COP888CG to generate a PWM signal with very minimal user intervention.

The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating.
In this mode the timer Tx counts down at a fixed rate of $\mathrm{t}_{\mathrm{c}}$. Upon every underflow the timer is alternately reloaded with the contents of supporting registers, RxA and RxB. The very first underflow of the timer causes the timer to reload from the register RXA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.
The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.
Figure 8 shows a block diagram of the timer in PWM mode. The underflows can be programmed to toggle the TXA output pin. The underflows can also be programmed to generate interrupts.
Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TXENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TxENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.
Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.

## Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, $T x$, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TXA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.


TL/DD/9765-14
FIGURE 8. Timer in PWM Mode

Timers (Continued)
In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TXENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.
Figure 9 shows a block diagram of the timer in External Event Counter mode.
Note: The PWM output is not available in this mode since the TxA pin is being used as the counter input clock.

## Mode 3. Input Capture Mode

The COP888CG can precisely measure external frequencies or time external events by placing the timer block, Tx, in the input capture mode.
In this mode, the timer Tx is constantly running at the fixed $t_{c}$ rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register RXA acts in conjunction with the TXA pin and the register RxB acts in conjunction with the TxB pin.
The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits; TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.
The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TXA and TxB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TxA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.


TL/DD/9765-15
FIGURE 9. Timer in External Event Counter Mode

Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxCO pending flag (the TxC0 control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TXC0 control bit should be reset when entering the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both the TxPNDA and TxCO pending flags in order to determine whether a TXA input capture or a timer underflow (or both) caused the interrupt.
Figure 10 shows a block diagram of the timer in Input Capture mode.

## TIMER CONTROL FLAGS

The timers T1, T2 and T3 have indentical control structures. The control bits and their functions are summarized below.
TxC0 Timer Start/Stop control in Modes 1 and 2 (Processor Independent PWM and External Event Counter), where $1=$ Start, $0=$ Stop Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)
TxPNDA Timer Interrupt Pending Flag
TxPNDB Timer Interrupt Pending Flag
TxENA Timer Interrupt Enable Flag
TxENB Timer Interrupt Enable Flag
$1=$ Timer Interrupt Enabled
$0=$ Timer Interrupt Disabled
TxC3 Timer mode control
TxC2 Timer mode control
TxC1 Timer mode control


FIGURE 10. Timer In Input Capture Mode

## Timers (Continued)

The timer mode control bits ( $\mathrm{TxC3}, \mathrm{TxC2}$ and $\mathrm{TxC1}$ ) are detailed below:

| TxC3 | TxC2 | TxC1 | Timer Mode | Interrupt A Source | Interrupt B Source | Timer Counts On |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | MODE 2 (External Event Counter) | Timer Underilow | Pos. TxB <br> Edge | TxA <br> Pos. Edge |
| 0 | 0 | 1 | MODE 2 (External Event Counter) | Timer Underflow | Pos. TxB <br> Edge | TxA <br> Neg. Edge |
| 1 | 0 | 1 | MODE 1 (PWM) TxA Toggle | Autoreload RA | Autoreload RB | $t_{\text {c }}$ |
| 1 | 0 | 0 | MODE 1 (PWM) No TxA Toggle | Autoreload <br> RA | Autoreload <br> RB | $\mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Pos. Edge | Pos. TxA Edge or Timer Underfiow | Pos. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 0 | MODE 3 (Capture) <br> Captures: <br> TxA Pos. Edge <br> TxB Neg. Edge | Pos. TxA Edge or Timer Underflow | Neg. TxB <br> Edge | $\mathrm{t}_{6}$ |
| 0 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Pos. Edge | Neg. TxB <br> Edge or <br> Timer <br> Underflow | Pos. TxB <br> Edge | $\mathrm{t}_{\mathrm{c}}$ |
| 1 | 1 | 1 | MODE 3 (Capture) <br> Captures: <br> TxA Neg. Edge <br> TxB Neg. Edge | Neg. TxA <br> Edge or <br> Timer <br> Underflow | Neg. TxB Edge | $\mathrm{t}_{\mathrm{c}}$ |

## Power Save Modes

The COP888CG offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the onboard oscillator circuitry the WatchDog logic, the Clock Monitor and timer TO are active but all other microcontroller activities are stopped. In either mode, all on-board RAM, registers, I/O states, and timers (with the exception of TO) are unaltered.

## HALT MODE

The COP888CG is placed in the HALT mode by writing a " 1 " to the HALT flag (G7 data bit). All microcontroller activities, including the clock and timers, are stopped. The WatchDog logic on the COP888CG is disabled during the HALT mode. However, the clock monitor circuitry if enabled remains active. In the HALT mode, the power requirements of the COP888CG are minimal and the applied voltage $\left(V_{C C}\right)$ may be decreased to $V_{r}\left(V_{r}=2.0 \mathrm{~V}\right)$ without altering the state of the machine.
The COP888CG supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.

Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the $t_{c}$ instruction cycle clock. The $t_{c}$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.
If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.
The COP888CG has two mask options associated with the HALT mode. The first mask option enables the HALT mode

## Power Save Modes (Continued)

feature, while the second mask option disables the HALT mode. With the HALT mode enable mask option, the COP888CG will enter and exit the HALT mode as described above. With the HALT disable mask option, the COP888CG cannot be placed in the HALT mode (writing a " 1 " to the HALT flag will have no effect).
The WatchDog detector circuit is inhibited during the HALT mode. However, the clock monitor circuit if enabled remains active during HALT mode in order to ensure a clock monitor error if the COP888CG inadvertently enters the HALT mode as a result of a runaway program or power glitch.

## IDLE MODE

The COP888CG is placed in the IDLE mode by writing a " 1 " to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WatchDog logic, the clock monitor and the IDLE Timer TO, are stopped. The power supply requirements of the microcontroller in this mode of operation are typically around $30 \%$ of normal power requirement of the microcontroller.
As with the HALT mode, the COP888CG can be returned to normal operation with a reset, or with a Multi-Input Wakeup from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of $1 \mathrm{MHz}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ ) of the IDLE Timer toggles.
This toggle condition of the thirteenth bit of the IDLE Timer TO is latched into the TOPND pending flag.

The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer TO. The interrupt can be enabled or disabled via the TOEN control bit. Setting the TOEN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer TO interrupt enabled. In this case, when the TOPND bit gets set, the COP888CG will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.
Alternatively, the user can enter the IDLE mode with the IDLE Timer TO interrupt disabled. In this case, the COP888CG will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.
Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes.

## Multi-Input Wakeup

The Multi-Input Wakeup feature is ued to return (wakeup) the COP888CG from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.
Figure 11 shows the Multi-Input Wakeup logic for the COP888CG microcontroller.


FIGURE 11. Multi-Input Wake Up Logic

## Multi-Input Wakeup (Continued)

The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the COP888CG to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8 -bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated L port pin.
The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.
An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

```
RBIT 5, WKEN
SBIT 5, WKEDG
RBIT 5, WKPND
SBIT 5, WKEN
```

If the $L$ port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.
This same procedure should be used following reset, since the $L$ port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port $L$ pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions,
the COP888CG will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

## PORT LINTERRUPTS

Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.
The interrupt from Port $L$ shares logic with the wake up circuitry. The register WKEN allows interrupts from Port $L$ to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.
Since Port L is also used for waking the COP888CG out of the HALT or IDLE modes, the user can elect to exit the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the COP888CG will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the COP888CG will first execute the interrupt service routine and then revert to normal operation.
The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the COP888CG to execute instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer TO are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the $\mathrm{t}_{\mathrm{c}}$ instruction cycle clock. The $\mathrm{t}_{\mathrm{c}}$ clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

## Multi-Input Wakeup (Continued)

If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## UART

The COP888CG contains a full-duplex software programmable UART. The UART (Figure 12) consists of a transmit shift register, a receiver shift register and seven addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status
register (ENUR), a UART interrupt and clock source register (ENUI), a prescaler select register (PSR) and baud (BAUD) register. The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 7,8 or 9 bits), the value of the ninth bit in transmission, and parity selection bits. The ENUR register flags framming, data overrun and parity errors while the UART is receiving.
Other functions of the ENUR register include saving the ninth bit received in the data frame, enabling or disabling the UART's attention mode of operation and providing additional receiver/transmitter status information via RCVG and XMTG bits. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts. A control flag in this register can also select the UART mode of operation: asynchronous or synchronous.


FIGURE 12. UART Block Dlagram

## UART CONTROL AND STATUS REGISTERS

The operation of the UART is programmed through three registers: ENU, ENUR and ENUI. The function of the individual bits in these registers is as follows:
ENU-UART Control and Status Register (Address at OBA)

| PEN | PSEL1 | XBIT9/ | CHL 1 | CHLO | ERR | RBFL | TBMT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PSELO |  | TBW |  |  |  |  |  |
| ORW | ORW | ORW | ORW | ORW | OR | OR | $1 R$ |

Bit 7
Bit 0
ENUR-UART Receive Control and Status Register (Address at OBB)

| DOE | FE | PE | SPARE | RBIT9 | ATTN | XMTG | RCVG |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORD | ORD | ORD |  |  |  |  |  |

ENUI-UART Interrupt and Clock Source Register
(Address at OBC)

| STP2 | STP78 | ETDX | SSEL | XRCLK | XTCLK | ERI | ETI |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ORW | ORW | ORW | ORW | ORW | ORW | ORW | ORW |

Bit7
Bito

- Bit is not used.

0 Bit is cleared on reset.
1 Bit is set to one on reset.
R Bit is read-only; it cannot be written by software.
RW Bit is read/write.
D Bit is cleared on read; when read by software as a one, it is cleared automatically. Writing to the bit does not affect its state.

## DESCRIPTION OF UART REGISTER BITS

## ENU-UART CONTROL AND STATUS REGISTER

TBMT: This bit is set when the UART transfers a byte of data from the TBUF register into the TSFT register for transmission. It is automatically reset when software writes into the TBUF register.
RBFL: This bit is set when the UART has received a complete character and has copied it into the RBUF register. It is automatically reset when software reads the character from RBUF.
ERR: This bit is a global UART error flag which gets set if any or a combination of the errors (DOE, FE, PE) occur.
CHL1, CHLO: These bits select the character frame format. Parity is not included and is generated/verified by hardware. CHL1 $=0$, CHLO $=0 \quad$ The frame contains eight data bits.
CHL1 $=0$, CHLO $=1$ The frame contains seven data bits.
CHL1 $=1$, CHLO $=0 \quad$ The frame contains nine data bits. CHL1 $=1$, CHLO $=1 \quad$ Loopback Mode selected. Transmitter output internally looped back to receiver input. Nine bit framing format is used.
XBIT9/PSELO: Programs the ninth bit for transmission when the UART is operating with nine data bits per frame. For seven or eight data bits per frame, this bit in conjunction with PSEL1 selects parity.
PSEL1, PSELO: Parity select bits.
PSEL. $1=0$, PSELO $=0 \quad$ Odd Parity (if Parity enabled)
PSEL. $1=0$, PSEL. $0=1 \quad$ Even Parity (if Parity enabled)

PSEL $1=1$, PSEL $0=0 \quad$ Mark(1) (if Parity enabled)
PSEL1 $=1$, PSELO $=1 \quad$ Space(0) (if Parity enabled)
PEN: This bit enables/disables Parity ( 7 - and 8 -bit modes only).
PEN $=0 \quad$ Parity disabled.
PEN = 1 Parity enabled.

## ENUR-UART RECEIVE CONTROL AND STATUS REGISTER

RCVG: This bit is set high whenever a framing error occurs and goes low when RDX goes high.
XMTG: This bit is set to indicate that the UART is transmitting. It gets reset at the end of the last frame (end of last Stop bit).
ATTN: ATTENTION Mode is enabled while this bit is set. This bit is cleared automatically on receiving a character with data bit nine set.
RBIT9: Contains the ninth data bit received when the UART is operating with nine data bits per frame.
SPARE: Reserved for future use.
PE: Flags a Parity Error.
PE $=0$ Indicates no Parity Error has been detected since the last time the ENUR register was read.
$\mathrm{PE}=1$ Indicates the occurence of a Parity Error.
FE: Flags a Framing Error.
$\mathrm{FE}=0$ Indicates no Framing Error has been detected since the last time the ENUR register was read.
$\mathrm{FE}=1$ Indicates the occurence of a Framing Error.
DOE: Flags a Data Overrun Error.
DOE $=0$ Indicates no Data Overrun Error has been detected since the last time the ENUR register was read.
$D O E=1$ Indicates the occurence of a Data Overrun Error.

## ENUI-UART INTERRUPT AND CLOCK SOURCE REGISTER

ETt: This bit enables/disables interrupt from the transmitter section.
$E T I=0 \quad$ Interrupt from the transmitter is disabled.
$E T I=1$ Interrupt from the transmitter is enabled.
ERI: This bit enables/disables interrupt from the receiver section.
$E R I=0 \quad$ Interrupt from the receiver is disabled.
$E R I=1$ Interrupt from the receiver is enabled.
XTCLK: This bit selects the clock source for the transmittersection.
XTCLK $=0$ The clock source is selected through the PSR and BAUD registers.
XTCLK $=1$ Signal on CKX (L.1) pin is used as the clock.
XRCLK: This bit selects the clock source for the receiver section.
XRCLK $=0$ The clock source is selected through the PSR and BAUD registers.
XRCLK $=1$ Signal on CKX (L1) pin is used as the clock.
SSEL: UART mode select.
SSEL $=0$ Asynchronous Mode.
SSEL = 1 Synchronous Mode.

## UART (Continued)

ETDX: TDX (UART Transmit Pin) is the alternate function assigned to Port L pin L2; it is selected by setting ETDX bit. To simulate line break generation, software should reset ETDX bit and output logic zero to TDX pin through Port L data and configuration registers.
STP78: This bit is set to program the last Stop bit to be 7/8th of a bit in length.
STP2: This bit programs the number of Stop bits to be transmitted.
STP2 $=0 \quad$ One Stop bit transmitted.
STP2 $=1$ Two Stop bits transmitted.

## Associated I/O Pins

Data is transmitted on the TDX pin and received on the RDX pin. TDX is the alternate function assigned to Port L pin L2; it is selected by setting ETDX (in the ENUI register) to one. RDX is an inherent function of Port $L$ pin L3, requiring no setup.
The baud rate clock for the UART can be generated onchip, or can be taken from an external source. Port L pin L1 (CKX) is the external clock I/O pin. The CKX pin can be either an input or an output, as determined by Port L Configuration and Data registers (Bit 1). As an input, it accepts a clock signal which may be selected to drive the transmitter and/or receiver. As an output, it presents the internal Baud Rate Generator output.

## UART Operation

The UART has two modes of operation: asynchronous mode and synchronous mode.

## ASYNCHRONOUS MODE

This mode is selected by resetting the SSEL (in the ENUI register) bit to zero. The input frequency to the UART is 16 times the baud rate.
The TSFT and TBUF registers double-buffer data for transmission. While TSFT is shifting out the current character on the TDX pin, the TBUF register may be loaded by software with the next byte to be transmitted. When TSFT finishes transmitting the current character the contents of TBUF are transferred to the TSFT register and the Transmit Buffer Empty Flag (TBMT in the ENU register) is set. The TBMT flag is automatically reset by the UART when software loads a new character into the TBUF register. There is also the XMTG bit which is set to indicate that the UART is transmitting. This bit gets reset at the end of the last frame (end of last Stop bit). TBUF is a read/write register.
The RSFT and RBUF registers double-buffer data being received. The UART receiver continually monitors the signal on the RDX pin for a low level to detect the beginning of a Start bit. Upon sensing this low level, it waits for half a bit time and samples again. If the RDX pin is still low, the receiver considers this to be a valid Start bit, and the remaining bits in the character frame are each sampled a single time, at the mid-bit position. Serial data input on the RDX pin is shifted into the RSFT register. Upon receiving the complete character, the contents of the RSFT register are copied into the RBUF register and the Received Buffer Full Flag (RBFL) is set. RBFL is automatically reset when software reads the character from the RBUF register. RBUF is a read only register. There is also the RCVG bit which is set high
when a framing error occurs and goes low once RDX goes high. TBMT, XMTG, RBFL and RCVG are read only bits.

## SYNCHRONOUS MODE

In this mode data is transferred synchronously with the clock. Data is transmitted on the rising edge and received on the falling edge of the synchronous clock.
This mode is selected by setting SSEL bit in the ENUI register. The input frequency to the UART is the same as the baud rate.
When an external clock input is selected at the CKX pin, data transmit and receive are performed synchronously with this clock through TDX/RDX pins.
If data transmit and receive are selected with the CKX pin as clock output, the $\mu \mathrm{C}$ generates the synchronous clock output at the CKX pin. The internal baud rate generator is used to produce the synchronous clock. Data transmit and receive are performed synchronously with this clock.

## FRAMING FORMATS

The UART supports several serial framing formats (Figure 13). The format is selected using control bits in the ENU, ENUR and ENUI registers.
The first format ( $1,1 \mathrm{a}, 1 \mathrm{~b}, 1 \mathrm{c}$ ) for data transmission (CHLO $=1$, CHL1 $=0$ ) consists of Start bit, seven Data bits (excluding parity) and 7/8, one or two Stop bits. In applications using parity, the parity bit is generated and verified by hardware.
The second format ( $\mathrm{CHLO}=0, \mathrm{CHL1}=0$ ) consists of one Start bit, eight Data bits (excluding parity) and 7/8, one or two Stop bits. Parity bit is generated and verified by hardware.
The third format for transmission (CHLO $=0, \mathrm{CHL} 1=1$ ) consists of one Start bit, nine Data bits and 7/8, one or two Stop bits. This format also supports the UART "ATTENTION" feature. When operating in this format, all eight bits of TBUF and RBUF are used for data. The ninth data bit is transmitted and received using two bits in the ENU and ENUR registers, called XBIT9 and RBIT9. RBIT9 is a read only bit. Parity is not generated or verified in this mode.
For any of the above framing formats, the last Stop bit can be programmed to be 7/8th of a bit in length. If two Stop bits are selected and the 7/8th bit is set (selected), the second Stop bit will be $7 / 8$ th of a bit in length.
The parity is enabled/disabled by PEN bit located in the ENU register. Parity is selected for 7 - and 8 -bit modes only. If parity is enabled (PEN = 1), the parity selection is then performed by PSELO and PSEL 1 bits located in the ENU register.
Note that the XBIT9/PSELO bit located in the ENU register serves two mutually exclusive functions. This bit programs the ninth bit for transmission when the UART is operating with nine data bits per frame. There is no parity selection in this framing format. For other framing formats XBIT9 is not needed and the bit is PSELO used in conjunction with PSEL1 to select parity.
The frame formats for the receiver differ from the transmitter in the number of Stop bits required. The receiver only requires one Stop bit in a frame, regardless of the setting of the Stop bit selection bits in the control register. Note that an implicit assumption is made for full duplex UART operation that the framing formats are the same for the transmitter and receiver.

UART Operation (Continued)


FIGURE 13. Framing Formats

## UART INTERRUPTS

The UART is capable of generating interrupts. Interrupts are generated on Receive Buffer Full and Transmit Buffer Empty. Both interrupts have individual interrupt vectors. Two bytes of program memory space are reserved for each interrupt vector. The two vectors are located at addresses 0xEC to OXEF Hex in the program memory space. The interrupts can be individually enabled or disabled using Enable Transmit Interrupt (ETI) and Enable Receive Interrupt (ERI) bits in the ENUI register.
The interrupt from the Transmitter is set pending, and remains pending, as long as both the TBMT and ETI bits are set. To remove this interrupt, software must either clear the ETI bit or write to the TBUF register (thus clearing the TBMT bit).
The interrupt from the receiver is set pending, and remains pending, as long as both the RBFL and ERI bits are set. To remove this interrupt, software must either clear the ERI bit or read from the RBUF register (thus clearing the RBFL bit).

## Baud Clock Generation

The clock inputs to the transmitter and receiver sections of the UART can be individually selected to come either from an external source at the CKX pin (port L, pin L1) or from a
source selected in the PSR and BAUD registers. Internally, the basic baud clock is created from the oscillator frequency through a two-stage divider chain consisting of a 1-16 (increments of 0.5 ) prescaler and an 11-bit binary counter. (Figure 14) The divide factors are specified through two read/write registers shown in Figure 15. Note that the 11-bit Baud Rate Divisor spills over into the Prescaler Select Register (PSR). PSR is cleared upon reset.
As shown in Table I, a Prescaler Factor of 0 corresponds to NO CLOCK. NO CLOCK condition is the UART power down mode where the UART clock is turned off for power saving purpose. The user must also turn the UART clock off when a different baud rate is chosen.
The correspondences between the 5-bit Prescaler Select and Prescaler factors are shown in Table I. Therer are many ways to calculate the two divisor factors, but one particularly effective method would be to achieve a 1.8432 MHz frequency coming out of the first stage. The 1.8432 MHz prescaler output is then used to drive the software programmable baud rate counter to create a $\times 16$ clock for the following baud rates: $110,134.5,150,300,600,1200,1800,2400$, $3600,4800,7200,9600,19200$ and 38400 (Table II). Other baud rates may be created by using appropriate divisors. The $\times 16$ clock is then divided by 16 to provide the rate for the serial shift registers of the transmitter and receiver.


TL/DD/9765-21
FIGURE 15. UART BAUD Clock Dlvisor Registers


The entries in Table Il assume a prescaler output of 1.8432 MHz . In the asynchronous mode the baud rate could be as high as 625 k .
As an example, considering the Asynchronous Mode and a CKI clock of 4.608 MHz , the prescaler factor selected is:

$$
4.608 / 1.8432=2.5
$$

The 2.5 entry is available in Table I. The 1.8432 MHz prescaler output is then used with proper Baud Rate Divisor (Table II) to obtain different baud rates. For a baud rate of 19200 e.g., the entry in Table II is 5.

$$
\begin{aligned}
& \mathrm{N}-1=5(\mathrm{~N}-1 \text { is the value from Table II) } \\
& \mathrm{N}=6(\mathrm{~N} \text { is the Baud Rate Divisor }) \\
& \text { Baud Rate }=1.8432 \mathrm{MHz} /(16 \times 6)=19200
\end{aligned}
$$

The divide by 16 is performed because in the asynchronous mode, the input frequency to the UART is 16 times the baud rate. The equation to calculate baud rates is given below.
The actual Baud Rate may be found from:

$$
\mathrm{BR}=\mathrm{Fc} /(16 \times \mathrm{N} \times \mathrm{P})
$$

## Baud Clock Generation (Continued)

Where:
BR is the Baud Rate
Fc is the CKI frequency
N is the Baud Rate Divisor (Table II).
$P$ is the Prescaler Divide Factor selected by the value in the Prescaler Select Register (Table I)
Note: In the Synchronous Mode, the divisor 16 is replaced by one.
Example:
Asynchronous Mode:

$$
\begin{aligned}
\text { Crystal Frequency } & =5 \mathrm{MHz} \\
\text { Desired baud rate } & =9600
\end{aligned}
$$

Using the above equation $N \times P$ can be calculated first.

$$
N \times P=\left(5 \times 10^{6}\right) /(16 \times 9600)=32.552
$$

Now 32.552 is divided by each Prescaler Factor (Table II) to obtain a value closest to an integer. This factor happens to be 6.5 ( $\mathrm{P}=6.5$ ).

$$
N=32.552 / 6.5=5.008(\mathrm{~N}=5)
$$

The programmed value (from Table II) should be 4 ( $\mathrm{N}-1$ ). Using the above values calculated for N and P :

$$
\begin{aligned}
& \mathrm{BR}=(5 \times 106) /(16 \times 5 \times 6.5)=9615.384 \\
& \% \text { error }=(9615.385-9600) / 9600=0.16
\end{aligned}
$$

## Effect of HALT/IDLE

The UART logic is reinitialized when either the HALT or IDLE modes are entered. This reinitialization sets the TBMT flag and resets all read only bits in the UART control and status registers. Read/Write bits remain unchanged. The Transmit Buffer (TBUF) is not affected, but the Transmit Shift register (TSFT) bits are set to one. The receiver registers RBUF and RSFT are not affected.
The $\mu \mathrm{C}$ will exit from the HALT/IDLE modes when the Start bit of a character is detected at the RDX (L3) pin. This feature is obtained by using the Multi-Input Wakeup scheme provided on the $\mu \mathrm{C}$.
Before entering the HALT or IDLE modes the user program must select the Wakeup source to be on the RDX pin. This selection is done by setting bit 3 of WKEN (Wakeup Enable) register. The Wakeup trigger condition is then selected to be high to low transition. This is done via the WKEDG register (Bit 3 is zero.)
If the microcontroller is halted and crystal oscillator is used, the Wakeup signal will not start the chip running immediately because of the finite start up time requirement of the crystal oscillator. The idle timer (TO) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the $\mu \mathrm{C}$ to execute code. The user has to consider this delay when data transfer is expected immediately after exiting the HALT mode.

## Diagnostic

Bits CHARLO and CHARL1 in the ENU register provide a loopback feature for diagnostic testing of the UART. When these bits are set to one, the following occur: The receiver input pin (RDX) is internally connected to the transmitter output pin (TDX); the output of the Transmitter Shift Register is "looped back" into the Receive Shift Register input. In this mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit and receive data paths of the UART.

Note that the framing format for this mode is the nine bit format; one Start bit, nine data bits, and 7/8, one or two Stop bits. Parity is not generated or verified in this mode.

## Attention Mode

The UART Receiver section supports an alternate mode of operation, referred to as ATTENTION Mode. This mode of operation is selected by the ATTN bit in the ENUR register. The data format for transmission must also be selected as having nine Data bits and either $7 / 8$, one or two Stop bits.
The ATTENTION mode of operation is intended for use in networking the COP888CG with other processors. Typically in such environments the messages consists of device addresses, indicating which of several destinations should receive them, and the actual data. This Mode supports a scheme in which addresses are flagged by having the ninth bit of the data field set to a 1. If the ninth bit is reset to a zero the byte is a Data byte.
While in ATTENTION mode, the UART monitors the communication flow, but ignores all characters until an address character is received. Upon receiving an address character, the UART signals that the character is ready by setting the RBFL flag, which in turn interrupts the processor if UART Receiver interrupts are enabled. The ATTN bit is also cleared automatically at this point, so that data characters as well as address characters are recognized. Software examines the contents of the RBUF and responds by deciding either to accept the subsequent data stream (by leaving the ATTN bit reset) or to wait until the next address character is seen (by setting the ATTN bit again).
Operation of the UART Transmitter is not affected by selection of this Mode. The value of the ninth bit to be transmitted is programmed by setting XBIT9 appropriately. The value of the ninth bit received is obtained by reading RBIT9. Since this bit is located in ENUR register where the error flags reside, a bit operation on it will reset the error flags.

## Comparators

The COP888CG contains two differential comparators, each with a pair of inputs (positive and negative) and an output. Ports $11-13$ and 14 - 16 are used for the comparators. The following is the Port I assignment:

I1 Comparator1 negative input
12 Comparator 1 positive input
13 Comparator1 output
14 Comparator2 negative input
15 Comparator2 positive input
16 Comparator2 output
A Comparator Select Register (CMPSL) is used to enable the comparators, read the outputs of the comparators internally, and enable the outputs of the comparators to the pins. Two control bits (enable and output enable) and one result bit are associated with each comparator. The comparator result bits (CMP1RD and CMP2RD) are read only bits which will read as zero if the associated comparator is not enabled. The Comparator Select Register is cleared with reset, resulting in the comparators being disabled. The comparators should also be disabled before entering either the HALT or IDLE modes in order to save power. The configuration of the CMPSL register is as follows:

## Comparators (Continued)

## CMPSL REGISTER (ADDRESS X'00B7)

The CMPSL register contains the following bits:
CMP1EN Enable comparator 1
CMP1RD Comparator 1 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP10E Selects pin I3 as comparator 1 output provided that CMPIEN is set to enable the comparator
CMP2EN Enable comparator 2
CMP2RD Comparator 2 result (this is a read only bit, which will read as 0 if the comparator is not enabled)
CMP20E Selects pin I6 as comparator 2 output provided that CMP2EN is set to enable the comparator

| Unused | CMP20E | CMP2RD | CMP2EN | CMP10E | CMP1RD | CMP1EN | Unused |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 |  |  |  |  |  |  |  |

Note that the two unused bits of CMPSL may be used as software flags.
Comparator outputs have the same spec as Ports L and G except that the rise and fall times are symmetrical.

## Interrupts

The COP888CG supports a vectored interrupt scheme. It supports a total of fourteen interrupt sources. The following table lists all the possible COP888CG interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.
Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If $\mathrm{GIE}=1$ and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.
The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

1. The GIE (Global Interrupt Enable) bit is reset.
2. The address of the instruction about to be executed is pushed into the stack.
3. The PC (Program Counter) branches to address 00FF. This procedure takes $7 \mathrm{t}_{\mathrm{c}}$ cycles to execute.


FIGURE 16. COP888CG Interrupt Block Dlagram

Interrupts (Continued)

| Arbitration <br> Ranking | Source | Description | Vector <br> Address <br> HI-Low Byte |
| :--- | :--- | :--- | :--- |
| (1) Highest | Software | INTR Instruction | OyFE-0yFF |
|  | Reserved | for Future Use | OyFC-OyFD |
| $(2)$ | External | Pin G0 Edge | OyFA-OyFB |
| $(3)$ | Timer T0 | Underflow | OyF8-OyF9 |
| $(4)$ | Timer T1 | T1A/Underflow | OyF6-OyF7 |
| $(5)$ | Timer T1 | T1B | OyF4-OyF5 |
| $(6)$ | MICROWIRE/PLUS | BUSY Goes Low | OyF2-OyF3 |
|  | Reserved | for Future Use | OyF0-OyF1 |
| $(7)$ | UART | Receive | OyEE-OyEF |
| $(8)$ | UART | Transmit | OyEC-OyED |
| $(9)$ | Timer T2 | T2A/Underflow | OyEA-OyEB |
| $(10)$ | Timer T2 | T2B | OyE8-0yE9 |
| $(11)$ | Timer T3 | T3A/Underflow | OyE6-0yE7 |
| $(12)$ | Timer T3 | T3B | OyE4-OyE5 |
| $(13)$ | Port L/Wakeup | Port L Edge | OyE2-OyE3 |
| $(14)$ Lowest | Default | VIS Instr. Execution <br> without Any Interrupts | OyE0-0yE1 |

$y$ is VIS page, $y \neq 0$.
At this time, since $\mathrm{GIE}=0$, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location OOFF Hex prior to the context switching.
Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.
Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.
The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.

The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15 -bit wide and therefore occupy 2 ROM locations.
VIS and the vector table must be located in the same 256. byte block ( $0 y 00$ to $0 y F F$ ) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block ( $y \neq 0$ ).
The vector of the maskable interrupt with the lowest rank is located at OyEO (Hi-Order byte) and OyE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at OyFA (Hi-Order byte) and OyFB (Lo-Order byte).
The Software Trap has the highest rank and its vector is located at OyFE and OyFF.
If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at $0 \mathrm{OEO}-\mathrm{OyE}$. This vector can point to the Software Trap (ST) interrupt service routine, or to another special service routine as desired.
Figure 16 shows the COP888CG Interrupt block diagram.

## SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped.

## Interrupts (Continued)

When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.
The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit (not accessible by the user) is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This pending bit is also cleared on reset.
The ST has the highest rank among all interrupts.
Nothing (except another ST) can Interrupt an ST being serviced.

## WatchDog

The COP888CG contains a WatchDog and clock monitor. The WatchDog is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.
The WatchDog consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.
Servicing the WatchDog consists of writing a specific value to a WatchDog Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5-bit Key Data field, and the 1-bit Clock Monitor Select field. Table III shows the WDSVR register.
The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.
Table IV shows the four possible combinations of lower and upper limits for the WatchDog service window. This flexibility in choosing the WatchDog service window prevents any undue burden on the user software.

Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE III. Watchdog Service Register (WDSVR)

| Window <br> Select | Key Data |  |  |  |  | Clock <br> Monitor |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 1 | 1 | 0 | 0 | $Y$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

TABLE IV. Watchdog Service Window Select

| WDSVR <br> Bit 7 | WDSVR <br> Bit 6 | Service Window <br> (Lower-Upper Limits) |
| :---: | :---: | :--- |
| 0 | 0 | $2 k-8 k t_{c}$ Cycles |
| 0 | 1 | $2 k-16 k t_{c}$ Cycles |
| 1 | 0 | $2 k-32 k t_{c}$ Cycles |
| 1 | 1 | $2 k-64 k t_{c}$ Cycles |

## Clock Monitor

The Clock Monitor aboard the COP888CG can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock $\left(1 / t_{c}\right)$ is greater or equal to 10 kHz . This equates to a clock input rate on CKI of greater or equal to 100 kHz .

## WatchDog Operation

The WatchDog and Clock Monitor are disabled during reset. The COP888CG comes out of reset with the WatchDog armed, the WatchDog Window Select bits (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WatchDog service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WatchDog service window and match the WatchDog key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WatchDog service window value and the key data (bits 7 through 1) in the WDSVR Register. Table $V$ shows the sequence of events that can occur.
The user must service the WatchDog at least once before the upper limit of the serivce window expires. The WatchDog may not be serviced more than once in every lower limit of the service window. The user may service the WatchDog as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WatchDog service.
The WatchDog has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WatchDog, the logic will pull the WDOUT (G1) pin low for an additional $16 t_{c}-32 t_{c}$ cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the COP888CG will stop forcing the WDOUT output low.
The WatchDog service window will restart when the WDOUT pin goes high. It is recommended that the user tie the WDOUT pin back to $\mathrm{V}_{\mathrm{CC}}$ through a resistor in order to pull WDOUT high.
A WatchDog service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WatchDog will time out and WDOUT will enter high impedance state.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following $16 \mathrm{t}_{\mathrm{c}}-32 \mathrm{t}_{\mathrm{c}}$ clock cycles. The Clock Monitor generates a continual Clock Monitor error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the Clock Monitor is as follows:
$1 / \mathrm{t}_{\mathrm{c}}>10 \mathrm{kHz}$-No clock rejection.
$1 / \mathrm{t}_{\mathrm{c}}<10 \mathrm{~Hz}$-Guaranteed clock rejection.

## Detection of Illegal Conditions

The COP888CG can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.
Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), 140 to 17F (Segment 1), and all other segments (i.e., Segments $3 \ldots$ etc.) is read as all 1 's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.
Thus, the chip can detect the following illegal conditions:
a. Executing from undefined ROM
b. Over "POP"'ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures). The recovery program should reset the software interrupt pending bit using the RPND instruction.

## MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the COP888CG to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E2PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8 -bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 13 shows a block diagram of the MICROWIRE/PLUS logic.


TL/DD/9765-23
FIGURE 17. MICROWIRE/PLUS Block Diagram
The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/ PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SLO and SL1, in the CNTRL register. Table VI details the different clock rates that may be selected.

TABLE V. Watchdog Service Actions

| Key <br> Data | Window <br> Data | Clock <br> Monitor | Action |
| :---: | :---: | :---: | :---: |
| Match | Match | Match | Valid Service: Restart Service Window |
| Don't Care | Mismatch | Don't Care | Error: Generate WatchDog Output |
| Mismatch | Don't Care | Don't Care | Error: Generate WatchDog Output |
| Don't Care | Don't Care | Mismatch | Error: Generate WatchDog Output |

TABLE VI. MICROWIRE/PLUS
Master Mode Clock Select

| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times \mathrm{t}_{\mathrm{c}}$ |
| 0 | 1 | $4 \times \mathrm{t}_{\mathrm{c}}$ |
| 1 | x | $8 \times \mathrm{t}_{\mathrm{c}}$ |

Where $t_{c}$ is the instruction cycle clock

## MICROWIRE/PLUS (Continued)

## MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The COP888CG may enter the MICROWIRE/ PLUS mode either as a Master or as a Slave. Figure 14 shows how two COP888CG microcontrollers and several peripherals may be interconnected using the MICROWIRE/ PLUS arrangements.

## Warning:

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.
Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock forthe SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

## MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the COP888CG. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table VII summarizes the bit settings required for Master mode of operation.

## MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port G configuration register. Table VII summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

## Alternate SK Phase Operation

The COP888CG allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and shifted out on the rising edge of the SK clock.
A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL. causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

TABLE VII
This table assumes that the control flag MSEL is set.

| G4 (SO) <br> Config. BIt | G5 (SK) <br> Config. BIt | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE/PLUS <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE/PLUS <br> Slave |



TL/DD/9785-24
FIGURE 18. MICROWIRE/PLUS Application

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

| Address |
| :--- | :--- |
| S/ADD REG |$\quad$| Contents |
| :--- |
| 0000 to 006F | Un-Chip RAM bytes (112 bytes)


| Address S/ADD REG | Contents |
| :---: | :---: |
| xxD0 | Port L Data Register |
| xxD1 | Port L. Configuration Register |
| xxD2 | Port L Input Pins (Read Oniy) |
| xxD3 | Reserved for Port L |
| xxD4 | Port G Data Register |
| xxD5 | Port G Configuration Register |
| xxD6 | Port G Input Pins (Read Only) |
| xxD7 | Port I Input Pins (Read Only) |
| xxD8 | Port C Data Register |
| xxD9 | Port C Configuration Register |
| xxDA | Port C Input Pins (Read Only) |
| xxDB | Reserved for Port C |
| xxDC | Port D |
| xxDD to DF | Reserved for Port D |
| xxEO to xxE5 | Reserved for EE Control Registers |
| xxE6 | Timer T1 Autoload Register T1RB Lower Byte |
| xxE7 | Timer T1 Autoload Register T1RB Upper Byte |
| XxE8 | ICNTRL Register |
| xxE9 | MICROWIRE/PLUS Shift Register |
| xxEA | Timer T1 Lower Byte |
| xxEB | Timer T1 Upper Byte |
| xxEC | Timer T1 Autoload Register T1RA Lower Byte |
| xxED | Timer T1 Autoload Register T1RA Upper Byte |
| x $x$ EE | CNTRL Control Register |
| xxEF | PSW Register |
| xxFO to FB | On-Chip RAM Mapped as Registers |
| xxFC | $X$ Register |
| xxFD | SP Register |
| xxFE | B Register |
| XxFF | S Register |
| 0100-013F | On-Chip RAM Bytes ( 64 bytes) |

Reading memory locations $0070 \mathrm{H}-007 \mathrm{FH}$ (Segment 0 ) will return all ones. Reading unused memory locations $0080 \mathrm{H}-00 \mathrm{AFH}$ (Segment 0 ) will return

## Addressing Modes

The COP888CG has ten addressing modes, six for operand addressing and four for transfer of control.

## OPERAND ADDRESSING MODES

## Register Indirect

This is the "normal" addressing mode for the COP888CG. The operand is the data memory addressed by the B pointer or $X$ pointer.
Register Indirect (with auto post Increment or decrement of pointer)
This addressing mode is used with the LD and $X$ instructions. The operand is the data memory addressed by the B pointer or $X$ pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

## Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

## Immedlate

The instruction contains an 8-bit immediate field as the operand.

## Short Immediate

This addressing mode is used with the LBI instruction. The instruction contains a 4-bit immediate field as the operand.
Indirect
This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a data operand from the program memory.

## TRANSFER OF CONTROL ADDRESSING MODES

## Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a 1 -byte relative jump (JP +1 is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

## Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4 k program memory segment.

## Absolute Long

This mode is used with the JMPL and JSRL instructions, with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the current 4k program memory space.

## Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC ) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC ) for the jump to the next instruction.
Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

## Instruction Set

Register and Symbol Definition

| Registers |  |
| :--- | :--- |
| A | 8-Bit Accumulator Register |
| B | 8-Bit Address Register |
| X | 8-Bit Address Register |
| SP | 8-Bit Stack Pointer Register |
| PC | 15-Bit Program Counter Register |
| PU | Upper 7 Bits of PC |
| PL | Lower 8 Bits of PC |
| C | 1 Bit of PSW Register for Carry |
| HC | 1 Bit of PSW Register for Half Carry |
| GIE | 1 Bit of PSW Register for Global |
|  | Interrupt Enable |
| VU | Interrupt Vector Upper Byte |
| VL | Interrupt Vector Lower Byte |


| Symbols |  |
| :---: | :---: |
| [B] | Memory Indirectly Addressed by B Register |
| [ X ] | Memory Indirectly Addressed by X Register |
| MD | Direct Addressed Memory |
| Mem | Direct Addressed Memory or [B] |
| Meml | Direct Addressed Memory or [B] or Immediate Data |
| Imm | 8-Bit Immediate Data |
| Reg | Register Memory: Addresses F0 to FF (Includes B, X and SP) |
| Bit | Bit Number ( 0 to 7) |
| $\leftarrow$ | Loaded with |
| $\longleftrightarrow$ | Exchanged with |

## Instruction Set (Continued)

INSTRUCTION SET

| ADD | A, Meml | ADD | $A \leftarrow A+$ Meml |
| :---: | :---: | :---: | :---: |
| ADC | A, Meml | ADD with Carry | $\begin{aligned} & A \leftarrow A+\text { Meml }+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| SUBC | A, Meml | Subtract with Carry | $\begin{aligned} & A \leftarrow A-\overline{M e m l}+C, C \leftarrow \text { Carry } \\ & H C \leftarrow \text { Half Carry } \end{aligned}$ |
| AND | A, Meml | Logical AND | $A \leftarrow A$ and Meml |
| ANDSZ | A, 1 mm | Logical AND Immed., Skip if Zero | Skip next if ( $A$ and 1 mm ) $=0$ |
| OR | A, Meml | Logical OR | $A \leftarrow A$ or Meml |
| XOR | A, Meml | Logical EXclusive OR | $A \leftarrow A$ xor Meml |
| IFEQ | MD, Imm | IF EQual | Compare MD and 1 mm , Do next if MD $=1 \mathrm{~mm}$ |
| IFEQ | A,Meml | IF EQual | Compare A and Meml, Do next if $A=$ Meml |
| IFNE | A, Meml | IF Not Equal | Compare $A$ and Meml, Do next if $A \neq$ Meml |
| IFGT | A, Meml | IF Greater Than | Compare $A$ and Meml, Do next if $A>M e m l$ |
| IFBNE | \# | If B Not Equal | Do next if lower 4 bits of $B \neq 1 \mathrm{~mm}$ |
| DRSZ | Reg | Decrement Reg., Skip if Zero | Reg $\leftarrow$ Reg - 1, Skip if Reg $=0$ |
| SBIT | \#,Mem | Set BIT | 1 to bit, Mem (bit $=0$ to 7 immediate) |
| RBIT | \#,Mem | Reset BIT | 0 to bit, Mem |
| IFBIT | \#,Mem | IF BIT | If bit in A or Mem is true do next instruction |
| RPND |  | Reset PeNDing Flag | Reset Software Interrupt Pending Flag |
| X | A,Mem | EXchange A with Memory | $A \longleftrightarrow$ Mem |
| X | A, $[\mathrm{X}]$ | EXchange A with Memory [X] | $A \longleftrightarrow[X]$ |
| LD | A, Meml | LoaD A with Memory | $A \leftarrow M \mathrm{Meml}$ |
| LD | A, $[\mathrm{X}]$ | LoaD A with Memory [X] | $A \leftarrow[X]$ |
| LD | B,Imm | LoaD B with Immed. | $B \leftarrow$ Imm |
| LD | Mem, 1 mm | LoaD Memory Immed | Mem $\leftarrow$ Imm |
| LD | Reg, Imm | LoaD Register Memory Immed. | Reg $\leftarrow$ Imm |
| X | A, [ $\mathrm{B} \pm$ ] | EXchange A with Memory [B] | $A \longleftrightarrow[B],(B \longleftrightarrow B \pm 1)$ |
| X | A, [ $\mathrm{X} \pm \pm$ ] | EXichange A with Memory [ X ] | $A \longleftrightarrow[X],(X \leftarrow \pm 1)$ |
| LD | A, $[\mathrm{B} \pm$ ] | LoaD A with Memory [B] | $A \leftarrow[B],(B \leftarrow B \pm 1)$ |
| LD | A, $[\mathrm{X} \pm$ ] | LoaD A with Memory [ X ] | $A \leftarrow[X],(X \leftarrow X \pm 1)$ |
| LD | [ $\mathrm{B} \pm$ ], mm | LoaD Memory [B] Immed. | $[\mathrm{B}] \leftarrow \mathrm{Imm},(\mathrm{B} \leftarrow \mathrm{B} \pm 1)$ |
| CLR | A | CLeaR A | $\mathrm{A} \leftarrow 0$ |
| INC | A | INCrement A | $A \leftarrow A+1$ |
| DEC | A | DECrementA | $A \leftarrow A-1$ |
| LAID |  | Load A InDirect from ROM | $A \leftarrow R O M(P U, A)$ |
| DCOR | A | Decimal CORrect A | $A \leftarrow B C D$ correction of A (follows ADC, SUBC) |
| RRC | A | Rotate A Right thru C | $C \rightarrow A 7 \rightarrow \ldots \rightarrow A O \rightarrow C$ |
| RLC | A | Rotate A Left thru C | $C \leftarrow A 7 \leftarrow \ldots \leftarrow A 0 \leftarrow C$ |
| SWAP | A | SWAP nibbles of A | A7 .. A4 $\longleftrightarrow \mathrm{A} 3 \ldots \mathrm{~A} 0$ |
| SC |  | Set C | $C \leftarrow 1, H C \leftarrow 1$ |
| RC |  | Reset C | $\mathrm{C} \leftarrow 0, \mathrm{HC} \leftarrow 0$ |
| IFC |  | IF C | IF C is true, do next instruction |
| IFNC |  | IF Not C | If C is not true, do next instruction |
| POP | A | POP the stack into $A$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{~A} \leftarrow[\mathrm{SP}]$ |
| PUSH | A | PUSH A onto the stack | [SP] $\leftarrow \mathrm{A}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |
| VIS |  | Vector to Interrupt Service Routine | $\mathrm{PU} \leftarrow[\mathrm{VU}], \mathrm{PL} \leftarrow[\mathrm{VL}]$ |
| JMPL | Addr. | Jump absolute Long | $\mathrm{PC} \leftarrow \mathrm{ii}(\mathrm{ii}=15$ bits, 0 to 32k) |
| JMP | Addr. | Jump absolute | PC9 $\ldots 0 \leftarrow \mathrm{i}(\mathrm{i}=12$ bits $)$ |
| JP | Disp. | Jump relative short | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{r}(\mathrm{r}$ is -31 to +32 , except 1 ) |
| JSRL | Addr. | Jump SubRoutine Long | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{ii}$ |
| JSR | Addr | Jump SubRoutine | [SP] $\leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} 9 \ldots 0 \leftarrow \mathrm{i}$ |
| JID |  | Jump InDirect | PL $\leftarrow$ ROM (PU,A) |
| RET |  | RETurn from subroutine | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETSK |  | RETurn and SKip | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1]$ |
| RETI |  | RETurn from Interrupt | $\mathrm{SP}+2, \mathrm{PL} \leftarrow[\mathrm{SP}], \mathrm{PU} \leftarrow[\mathrm{SP}-1], \mathrm{GIE} \leftarrow 1$ |
| INTR |  | Generate an Interrupt | $[\mathrm{SP}] \leftarrow \mathrm{PL},[\mathrm{SP}-1] \leftarrow \mathrm{PU}, \mathrm{SP}-2, \mathrm{PC} \leftarrow 0 \mathrm{FF}$ |
| NOP |  | No OPeration | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

## Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).
Most single byte instructions take one cycle time ( $1 \mu \mathrm{~s}$ at 10 MHz ) to execute.
See the BYTES and CYCLES per INSTRUCTION table for details.
Bytes and Cycles per Instruction
The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle (a cycle is $1 \mu s$ at 10 MHz ).

|  | [B] | Direct | Immed. |
| :--- | :---: | :---: | :---: |
| ADD | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| ADC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| SUBC | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| AND | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| OR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| XOR | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFEQ | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFNE | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFGT | $1 / 1$ | $3 / 4$ | $2 / 2$ |
| IFBNE | $1 / 1$ |  |  |
| DRSZ |  | $1 / 3$ |  |
| SBIT | $1 / 1$ | $3 / 4$ |  |
| RBIT | $1 / 1$ | $3 / 4$ |  |
| IFBIT | $1 / 1$ | $3 / 4$ |  |

Instructions Using A \& C

| CLRA | $1 / 1$ |
| :--- | :--- |
| INCA | $1 / 1$ |
| DECA | $1 / 1$ |
| LAID | $1 / 3$ |
| DCOR | $1 / 1$ |
| RRCA | $1 / 1$ |
| RLCA | $1 / 1$ |
| SWAPA | $1 / 1$ |
| SC | $1 / 1$ |
| RC | $1 / 1$ |
| IFC | $1 / 1$ |
| IFNC | $1 / 1$ |
| PUSHA | $1 / 3$ |
| POPA | $1 / 3$ |
| ANDSZ | $2 / 2$ |

Transfer of Control
Instructions

| JMPL | $3 / 4$ |
| :--- | :--- |
| JMP | $2 / 3$ |
| JP | $1 / 3$ |
| JSRL | $3 / 5$ |
| JSR | $2 / 5$ |
| JID | $1 / 3$ |
| VIS | $1 / 5$ |
| RET | $1 / 5$ |
| RETSK | $1 / 5$ |
| RETI | $1 / 5$ |
| INTR | $1 / 7$ |
| NOP | $1 / 1$ |

RPND $1 / 1$

Memory Transfer Instructions

|  | Reglster Indirect |  | Direct | Immed. | Register Indirect Auto Incr. \& Decr. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | [ X$]$ |  |  | [ $\mathrm{B}+, \mathrm{B}-$ ] | [ $\mathrm{X}+, \mathrm{X}-\mathrm{]}$ |
| X A,* | 1/1 | 1/3 | 2/3 |  | 1/2 | 1/3 |
| LD A,* | 1/1 | 1/3 | $2 / 3$ | 2/2 | 1/2 | 1/3 |
| LD B, Imm |  |  |  | 1/1 |  |  |
| LD B, Imm |  |  |  | 2/2 |  |  |
| LD Mem, Imm | $2 / 2$ |  | 3/3 |  | 2/2 |  |
| LD Reg, Imm |  |  | 2/3 |  |  |  |
| IFEQ MD, Imm |  |  | 3/3 |  |  |  |

( $\mathrm{IF} \mathrm{B}<16$ )
(IFB>15)

* $=>$ Memory location addressed by B or X or directly.


## COP888CG Opcode Table

Upper Nibble Along X-Axis
Lower Nibble Along $Y$-Axis

| F | E | D | C | B | A | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP -15 | JP -31 | LD OFO, \# i | DRSZ OFO | RRCA | RC | ADC A, \#i | ADC A, [B] | 0 |
| JP -14 | JP -30 | LD OF1, \#i | DRSZ OF1 | * | SC | SUBC A, \#i | SUB $A,[B]$ | 1 |
| JP - 13 | JP -29 | LD OF2, \#1 | DRSZ OF2 | X $A,[X+]$ | X $A,[B+]$ | IFEQ A, \#i | IFEQ A, [B] | 2 |
| JP - 12 | JP -28 | LDOF3, \# I | DRSZ OF3 | X $A,[X-]$ | X $A,[B-]$ | IFGT A,\#i | IFGT A, [B] | 3 |
| JP -11 | JP -27 | LDOF4, \# I | DRSZ OF4 | VIS | LAID | ADD A, \# 1 | ADD A, [B] | 4 |
| JP - 10 | JP -26 | LD OF5, \# i | DRSZ OF5 | RPND | JID | AND A, \#i | AND $A_{1}[B]$ | 5 |
| JP -9 | JP -25 | LD 0F6, \# i | DRSZ 0F6 | X A, [X] | X A, [B] | XOR A, \#i | XOR A, [B] | 6 |
| JP -8 | JP -24 | LD OF7, \# 1 | DRSZ 0F7 | * | * | OR A, \#i | OR $A,[B]$ | 7 |
| JP -7 | JP -23 | LD OF8, \# i | DRSZ 0F8 | NOP | RLCA | LD A, \#i | IFC | 8 |
| JP -6 | JP -22 | LD 0F9, \# i | DRSZ 0F9 | $\begin{aligned} & \text { IFNE } \\ & \mathrm{A},[\mathrm{~B}] \end{aligned}$ | IFEQ <br> Md, \#i | $\begin{aligned} & \text { IFNE } \\ & \text { A,\# } \end{aligned}$ | IFNC | 9 |
| JP -5 | JP -21 | LD OFA, \# 1 | DRSZ OFA | LD A, [X+] | LD A, [B+] | LD [B+], \#i | INCA | A |
| JP -4 | JP -20 | LD OFB, \# 1 | DRSZ OFB | LD A, $[\mathrm{X}-\mathrm{]}$ | LD A, [B-] | LD [B-],\#i | DECA | B |
| JP -3 | JP -19 | LD OFC, \# i | DRSZ OFC | LD Md, \#i | JMPL | X A,Md | POPA | C |
| JP -2 | JP -18 | LD OFD, \# 1 | DRSZ OFD | DIR | JSRL | LD A,Md | RETSK | D |
| JP -1 | JP -17 | LD OFE, \# I | DRSZ OFE | LD A, [X] | LD $A_{1}$ [B] | LD [B], \#i | RET | E |
| JP -0 | JP - 16 | LD OFF, \#1 | DRSZ OFF | * | * | LD B, \#1 | RETI | F |

COP888CG Opcode Table (Continued)
Upper Nibble Along X-Axis
Lower Nibble Along Y-Axis

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IFBIT } \\ & 0,[B] \end{aligned}$ | ANDSZ <br> A, \#i | LD B, \# OF | IFBNE 0 | $\begin{aligned} & \text { JSR } \\ & \text { x } 000-\text { x0FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x000-x0FF } \end{aligned}$ | $\mathrm{JP}+17$ | INTR | 0 |
| $\begin{aligned} & \text { IFBIT } \\ & 1,[B] \end{aligned}$ | * | LD B, \#0E | IFBNE 1 | $\begin{aligned} & \text { JSR } \\ & \times 100-\times 1 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 100-\times 1 F F \end{aligned}$ | JP + 18 | JP + 2 | 1 |
| $\begin{aligned} & \text { IFBIT } \\ & 2,[\mathrm{~B}] \end{aligned}$ | * | LD B, \#0D | IFBNE 2 | $\begin{aligned} & \text { JSR } \\ & \times 200-\times 2 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 200-\times 2 F F \end{aligned}$ | $J P+19$ | $J P+3$ | 2 |
| $\begin{aligned} & \text { IFBIT } \\ & 3,[B] \end{aligned}$ | * | LD B, \# OC | IFBNE 3 | $\begin{aligned} & \text { JSR } \\ & \text { x } 300-\times 3 F F \end{aligned}$ | JMP $x 300-x 3 F F$ | JP + 20 | JP + 4 | 3 |
| $\begin{aligned} & \text { IFBIT } \\ & 4,[B] \end{aligned}$ | CLRA | LD B, \# OB | IFBNE 4 | $\begin{aligned} & \text { JSR } \\ & \times 400-\times 4 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 400-\times 4 F F \end{aligned}$ | JP + 21 | JP + 5 | 4 |
| $\begin{aligned} & \text { IFBIT } \\ & 5,[B] \end{aligned}$ | SWAPA | LD B, \#0A | IFBNE 5 | $\begin{aligned} & \text { JSR } \\ & \times 500-\times 5 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \times 500-\times 5 F F \end{aligned}$ | $\mathrm{JP}+22$ | $J P+6$ | 5 |
| $\begin{aligned} & \text { IFBIT } \\ & \text { 6,[B] } \end{aligned}$ | DCORA | LD B, \#09 | IFBNE 6 | $\begin{aligned} & \text { JSR } \\ & \text { x } 600-\mathrm{x} 6 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 600-x 6 F F \end{aligned}$ | JP + 23 | $J P+7$ | 6 |
| $\begin{aligned} & \text { IFBIT } \\ & 7,[\mathrm{~B}] \end{aligned}$ | PUSHA | LD B, \#08 | IFBNE 7 | $\begin{aligned} & \text { JSR } \\ & \text { x700-x7FF } \end{aligned}$ | JMP $x 700-x 7 F F$ | $\mathrm{JP}+24$ | JP + 8 | 7 |
| $\begin{aligned} & \text { SBIT } \\ & 0,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 0,[B] \end{aligned}$ | LD B, \#07 | IFBNE 8 | $\begin{aligned} & \text { JSR } \\ & \times 800-x 8 F F \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x } 800-\times 8 \text { FF } \end{aligned}$ | $\mathrm{JP}+25$ | $J P+9$ | 8 |
| $\begin{aligned} & \text { SBIT } \\ & 1,[\mathrm{~B}] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 1,[B] \end{aligned}$ | LD B,\#06 | IFBNE 9 | $\begin{aligned} & \text { JSR } \\ & \text { x900-x9FF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { x900-x9FF } \end{aligned}$ | JP + 26 | $\mathrm{JP}+10$ | 9 |
| $\begin{aligned} & \text { SBIT } \\ & 2,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 2,[B] \end{aligned}$ | LD B, \#05 | IFBNE OA | $\begin{aligned} & \text { JSR } \\ & \text { XAOO-XAFF } \end{aligned}$ | JMP $x A 00-x A F F$ | $\mathrm{JP}+27$ | $\mathrm{JP}+11$ | A |
| $\begin{aligned} & \text { SBIT } \\ & 3,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 3,[\mathrm{~B}] \end{aligned}$ | LD B, \#04 | IFBNE 0B | $\begin{aligned} & \text { JSR } \\ & \text { xB00-xBFF } \end{aligned}$ | JMP $x B 00-x B F F$ | JP + 28 | JP + 12 | B |
| $\begin{aligned} & \text { SBIT } \\ & 4,[B] \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 4,[B] \\ & \hline \end{aligned}$ | LD B, \#03 | IFBNE OC | $\begin{aligned} & \text { JSR } \\ & \text { xCOO-xCFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xC00-xCFF } \end{aligned}$ | JP + 29 | $J P+13$ | C |
| $\begin{aligned} & \text { SBIT } \\ & 5,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 5,[B] \end{aligned}$ | LD B, \#02 | IFBNE OD | $\begin{aligned} & \text { JSR } \\ & \text { xD00-xDFF } \end{aligned}$ | JMP xD00-xDFF | JP + 30 | $J P+14$ | D |
| $\begin{aligned} & \text { SBIT } \\ & 6,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 6,[\mathrm{~B}] \end{aligned}$ | LD B, \#01 | IFBNE OE | $\begin{aligned} & \text { JSR } \\ & \text { xE00-xEFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xEO0-xEFF } \end{aligned}$ | JP + 31 | $J P+15$ | E |
| $\begin{aligned} & \text { SBIT } \\ & 7,[B] \end{aligned}$ | $\begin{aligned} & \text { RBIT } \\ & 7,[\mathrm{~B}] \\ & \hline \end{aligned}$ | LD B, \#00 | IFBNE OF | $\begin{aligned} & \text { JSR } \\ & \text { xF00-xFFF } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { xFO0-xFFF } \end{aligned}$ | JP + 32 | $\mathrm{JP}+16$ | F |

Where,
$i$ is the immediate data
Md is a directly addressed memory location

- is an unused opcode

Note: The opcode 60 Hex is also the opcode for IFBIT \#i,A

## Mask Options

The COP888CG mask programmable options are shown below. The options are programmed at the same time as the ROM pattern submission.

```
OPTION 1: CLOCK CONFIGURATION
    = 1 Crystal Oscillator (CKI/lO)
                            G7 (CKO) is clock generator
                    output to crystal/resonator
                    CKI is the clock input
    = 2 Single-pin RC controlled
                            oscillator (CKI/l0)
                            G7 is available as a HALT
                    restart and/or general purpose
                    input
```

OPTION 2: HALT
$=1$ Enable HALT mode
$=2$ Disable HALT mode
OPTION 3: COP888CG BONDING
$=1 \quad 44-$ Pin PCC
$=240-$ Pin DIP
$=3 \quad 28-$ Pin PCC
$=4 \quad 28-$ Pin DIP

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (if clock option-1 has been selected). The CKI input frequency is divided down by 10 to produce the instruction cycle clock $\left(1 / t_{c}\right)$.

## Development Support

## mole development system

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPsTM microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.
It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-01 |

Development Support (Continued)
DIAL-A-HELPER
Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## ORDER P/N: MOLE-DIAL-A-HLP

Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) $721-5582$ |  |
| :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  | Stop Bit: 1 |  |
|  |  |  |
|  | Operation: | 24 Hrs., 7 Days |



TL/DD/9765-25

National

## COP820CP-X/COP840CP-X

 Piggyback EPROM Microcontrollers
## General Description

The COP820CP/COP840CP are piggyback versions of the COP820C/COP840C microcontroller families. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. These microcontrollers are a complete microcomputer containing all system timing, interrupt logic, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/ PLUSTM serial I/O, a 16-bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the emulator to the specific application. The part operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a $1 \mu \mathrm{~s}$ per instruction rate. The COP820CP-X/COP840CP-X are totally compatible with the ROM based COP820C/COP840 microcontroller. It serves as an economical low and medium volume emulator devices for the COP820C/COP840C microcontroller family.

## Features

- Low cost 8-bit CORE microcontroller
- Fully static CMOS
- $1 \mu \mathrm{~s}$ instruction time ( 20 MHz clock)
- Low current drain

■ Single supply operation: 4.5 V to 5.5 V

- Up to 32 kbytes of addressable memory
- 64 bytes of RAM ( 128 bytes for COP840CP)
- 16-bit read/write timer operates in a variety of modes
- Timer with 16 -bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
- Reset master clear
- External interrupt with selectable edge
- Timer interrupt or capture interrupt
- Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instruction
- MICROWIRE/PLUS serial I/O
- 28 pin package
- 24 input/output pins (28-pin package)

■ Software selectable I/O options (TRI-STATE ${ }^{\circledR}$, pushpull, weak pull-up)

- Schmitt trigger inputs on Port G
- Fully supported by National's MOLETM development system


## Block Diagram



## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Dlstributors for availability and specifications.
Supply Voltage (VCC)
6 V
Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source)
150 mA

Total Current into GND Pin (Sink)
160 mA
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak to Peak |  |  | $0.1 \mathrm{~V}_{\text {cC }}$ | V |
| Supply Current (Note 2) High Speed Mode, CKI $=20 \mathrm{MHz}$ Normal Mode, CKI = 5 MHz | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=2 \mu \mathrm{~s} \end{aligned}$ |  |  | $\begin{aligned} & 95 \\ & 90 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| HALT Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  |  | 80 | mA |
| INPUT LEVELS <br> Reset and CKI (Crystal Osc.) Logic High Logic Low <br> All Other Inputs Logic High Logic Low |  | $\begin{aligned} & 0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) <br> TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ -2.0 \\ \hline \end{gathered}$ |  | $\begin{array}{r} 100 \\ +2.0 \end{array}$ | mA mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Allowable Sink/Source Current per Pin D Outputs (Sink) All Others |  | - |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| RAM Retention Voltage, Vr | $\begin{aligned} & 500 \mathrm{~ns} \\ & \text { Rise and Fall Time (Min) } \end{aligned}$ |  | 2.0 |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{Cunless}$ otherwise specified

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time（tc） High Speed Mode （Div－by 20） Normal Mode （Div－by 10） R／C Oscillator Mode （Div－by 10） | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $2$ |  | DC <br> DC <br> DC | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| CKI Clock Duty Cycle （Note 5） Rise Time（Note 5） Fall Time（Note 5） | $\begin{aligned} & \mathrm{fr}=\mathrm{Max} \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{fr}=20 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 33 |  | $\begin{gathered} \hline 66 \\ \\ 12 \\ 8 \\ \hline \end{gathered}$ | \％ <br> ns ns |
| Inputs tsetup thold | $\begin{aligned} & V_{C C} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay tpD1，tpDo（Note 6） SO，SK All Others | $\begin{aligned} & R_{L}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & V_{\mathrm{CC}} \geq 4.5 \mathrm{~V} \\ & V_{C C} \geq 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time（tUWS） MICROWIRE Hold Time（tUWH） MICROWIRE Output Valid Time（UUPD） |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{tc}_{\mathrm{c}} \\ & \mathrm{t}_{0} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 1：The rate of voltage change must be less than $0.5 \mathrm{~V} / \mathrm{ms}$ ．
Note 2：Supply current is measured after running 2000 cycles with a square wave CKI input，CKO open，inputs at rails and outputs open．
Note 3：The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations．Test conditions：All inputs tied to VCC，L and G ports in the TRI－STATE mode and tied to ground，all outputs low and tied to ground．
Note 4：This includes the EPROM，and the pull－up resistors on the $D$ and $I$ ports．
Note 5：Parameter sampled but not 100\％tested．
Note 6：There is one cycle delay on ports I and D．

## EPROM Selection

The COP820CP－X／COP840CP－X，（where $X=1,2,3,4$ or 5 ， see Table II），are the piggyback versions of the COP820C／ COP840C microcontrollers．They are identical to their re－ spective devices except that the program memory has been removed．The device package incorporates the circuitry and the socket on top of the package to allow plugging－in the EPROM 57C64，an 8 kbyte device，or any other comparable EPROM，for high speed operation．With the addition of an EPROM，these devices will perform exactly as their factory masked equivalent．
Table I lists the minimum EPROM access time for a given instruction cycle time of the microcontroller．

TABLE I

| EPROM Minimum <br> Access Time | COP8 Instruction <br> Cycle Time |
| :---: | :---: |
| 120 ns | $1.00 \mu \mathrm{~s}$ |
| 150 ns | $1.10 \mu \mathrm{~s}$ |
| 200 ns | $1.27 \mu \mathrm{~s}$ |
| 250 ns | $1.44 \mu \mathrm{~s}$ |
| 300 ns | $1.60 \mu \mathrm{~s}$ |
| 400 ns | $1.94 \mu \mathrm{~s}$ |

Connection Diagram


All resistors are $330 \Omega \pm 20 \%$
FIGURE 2

## AC Timing Diagram




FIGURE 3b

## COP820CP-X/COP840CP-X Pinout Diagrams




TL/DD/9683-5

FIGURE 4

## Oscillator Circuits

Figure 5 shows the clock oscillator configurations available for the COP820CP-X/COP840CP-X.

## A. CRYSTAL OSCILLATOR

The COP820CP-X/COP840CP-X can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.
Table IA shows the component values required for various standard crystal values.

## B. EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

## C. RC OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT control.
Table IB shows the variation in the oscillator frequencies as functions of the R and C component values.

TABLE IA. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| R1 <br> $\mathbf{( k \Omega})$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 20 | $V_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | $30-36$ | 10 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 0 | 1 | 30 | 30 | $20(\div 20)$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

TABLE IB. RC Oscillator Configuration, $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| $\mathbf{R}$ <br> $\mathbf{( k} \Omega)$ | $\mathbf{C}$ <br> $\mathbf{( p F )}$ | CKI Freq. <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | 82 | $2.8-2.2$ | 3.6 to 4.5 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| 5.6 | 100 | $1.5-1.1$ | 6.7 to 9 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

## Crystal Oscillator



RC Oscillator


TL/DD/9683-7

FIGURE 5. Crystal and RC Oscillator Connection Dlagrams
TABLE II. Clock Options Per Package

| $\mathbf{X}$ | Order Part Number | Clock Option |
| :---: | :---: | :--- |
| 1 | COP820CP-1/COP840CP-1 | Crystal Oscillator Divide by 10 Option |
| 2 | COP820CP-2/COP840CP-2 | External Oscillator Divide by 10 Option |
| 3 | COP820CP-3/COP840CP-3 | RC Oscillator Divide by 10 Option |
| 4 | COP820CP-4/COP840CP-4 | Crystal Oscillator Divide by 20 Option (High Speed) |
| 5 | COP820CP-5/COP840CP-5 | External Oscillator Divide by 20 Option |




FIGURE 6

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.

It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :--- |
| COP820C/COP840C | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB1 | Personality Board | COP820/COP840 Personality Board <br> Users Manual | $420410806-001$ |
|  |  |  | MOPB-IBM |  |
|  | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |  |

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

Order P/N: MOLE-DIAL-A-HLP
Information System Package Contains
DIAL-A-HELPER Users Manual P/N Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) $721-5582$ |  |  |
| :--- | :--- | :--- | :---: |
| Modem: | (408) $739-1162$ |  |  |
|  | Baud: $\quad 300$ or 1200 baud |  |  |
|  | Set-Up: | Length: $\quad 8$-bit |  |
|  |  | Parity: $\quad$ None |  |
|  | Stop bit: $\quad 1$ |  |  |
|  | Operation:24 hrs., 7 days |  |  |

DIAL-A-HELPER


TL/DD/9683-11

# COP888CLP/COP884CLP Single-Chip microCMOS Microcontroller 

## General Description

The COP888CLP and COP884CLP are piggyback versions of the COP888CL and COP884CL. These two devices are identical except that the piggyback device has been placed permanently in ROMless mode so that program memory is only accessed externally. The device package incorporates circuitry and a socket on top of the package to accommodate an EPROM such as an NMC27C64. With the addition of the EPROM, the COP888CLP and COP884CLP perform as their masked equivalent. The COP888CLP/COP884CLP are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUSTM serial I/O, two 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), and two power savings modes (HALT and IDLE), both with a multisourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CLP and COP884CLP operate over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu$ instruction cycle time
- 128 bytes on-board RAM
- Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- MICROWIRE/PLUS serial I/O
- WatchDog and Clock Monitor logic

■ Idle Timer
■ Multi-Input Wakeup (MIWU) with optional interrupts (8)

- Ten multi-source vectored interrupts servicing
— External Interrupt
- Idie Timer TO
- Two Timers (Each with 2 Interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- Default VIS
- Two 16-bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package:
- 40 N with $33 \mathrm{I} / \mathrm{O}$ pins
-28 N with $21 \mathrm{I} / \mathrm{O}$ pins
E Software selectable I/O options
- TRI-STATE ${ }^{\text {© }}$ Output
- Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



FIGURE 1. COP888CLP and COP884CLP Block Diagram

## Connection Diagrams



COP888CLP and COP884CLP Pinouts for 28- and 40-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin Pack. | $\begin{aligned} & \text { 40-Pin } \\ & \text { Pack. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L0 | 1/O | MIWU |  | 11 | 17 |
| L1 | 1/0 | MIWU |  | 12 | 18 |
| L2 | 1/0 | MIWU |  | 13 | 19 |
| L3 | 1/0 | MIWU |  | 14 | 20 |
| L4 | $1 / 0$ | MIWU | T2A | 15 | 21 |
| L5 | 1/0 | MIWU | T2B | 16 | 22 |
| L6 | 1/0 | MIWU |  | 17 | 23 |
| L7 | 1/0 | MIWU |  | 18 | 24 |
| G0 | $1 / 0$ | INT |  | 25 | 35 |
| G1 | WDOUT |  |  | 26 | 36 |
| G2 | $1 / 0$ | T1B |  | 27 | 37 |
| G3 | 1/0 | T1A |  | 28 | 38 |
| G4 | 1/0 | SO |  | 1 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 |
| G6 | 1 | SI |  | 3 | 5 |
| G7 | 1/CKO | HALT Restart |  | 4 | 6 |
| D0 | 0 |  |  | 19 | 25 |
| D1 | 0 |  |  | 20 | 26 |
| D2 | 0 |  |  | 21 | 27 |
| D3 | 0 |  |  | 22 | 28 |
| 10 | 1 |  |  | 7 | 9 |
| 11 | 1 |  |  | 8 | 10 |
| 12 | 1 |  |  |  | 11 |
| 13 | 1 |  |  |  | 12 |
| 14 | I |  |  | 9 |  |
| 15 | 1 |  |  | 10 | 14 |
| D4 | 0 |  |  |  | 29 |
| D5 | 0 |  |  |  | 30 |
| D6 | 0 |  |  |  | 31 |
| D7 | 0 |  |  |  | 32 |
| C0 | 1/0 |  |  |  | 39 |
| C1 | 1/0 |  |  |  | 40 |
| C2 | 1/0 |  |  |  | 1 |
| C3 | 1/O |  |  |  | 2 |
| UNUSED |  |  |  |  | 16 |
| UNUSED |  |  |  |  | 15 |
| $V_{\text {cc }}$ |  |  |  | 6 | 8 |
| GND |  |  |  | 23 | 33 |
| CKI |  |  |  | 5 | 7 |
| RESET |  |  |  | 24 | 34 |

Note: UNUSED pins (15 and 16 on the 40-pin package) must be connected to GND.

Absolute Maximum Ratings
If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
6 V
Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
ESD Susceptibility (Note 4) 2000V
Total Current into VCC Pin (Source) 100 mA

> Total Current out of GND Pin (Sink) $\quad 110 \mathrm{~mA}$ Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{Cunless}$ otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 100 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  |  | 80 | mA |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 90 | mA |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{Cc}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L. Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 10 \\ & \\ & 10 \\ & 0.4 \\ & 1.6 \end{aligned}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |
| Allowable Sink/Source Current per Pin D Outputs (Sink) All Others |  |  |  | $\begin{gathered} 15 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current without Latchup | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathbf{r}}$ | 500 ns Rise and Fall Time (Min) | 2 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, $L$ and $G$ ports in the TRI-
STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.
Note 4: Human body model, 100 pF through $1500 \Omega$.

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 1 \\ 3 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} f_{r} & =M a x \\ f_{r} & =10 \mathrm{MHz} \text { Ext Clock } \\ f_{r} & =10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs tsetup thold | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay tPD1 $^{\text {t }}$ PDO SO, SK All Others | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 5: Parameter sample but not 100\% tested.


TL/DD/10419-5
FIGURE 3. MICROWIRE/PLUS Timing

## Connection Diagram



All resistors are $330 \Omega \pm 20 \%$
(Not needed if the CKI frequency is less than 5 MHz )
*Not available on 28 -pin package.
FIGURE 4

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (Special Order Only)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/10419-7
FIGURE 5. Crystal and R/C Oscillator Dlagrams
TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. R/C Oscillator Conflguration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}$

| $R$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathrm{MHz})$ | Instr. Cycle <br> $(\mu \mathrm{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## EPROM Selection

The COP888CLP and COP884CLP are the piggyback versions of the COP888CL and COP884CL microcontrollers, (see Table IV). With the addition of an EPROM this part is the functional equivalent of the masked version.
Table III lists the minimum access times for a given instruction cycle time of the microcontroller. At high speeds an NMC57C64 (an 8k byte device) or any comparable EPROM must be used.

TABLE III. EPROM Selection

| EPROM MInimum <br> Access Time | COP Instruction <br> Cycle Time |
| :---: | :---: |
| 120 ns | $1.00 \mu \mathrm{~s}$ |
| 150 ns | $1.10 \mu \mathrm{~s}$ |
| 200 ns | $1.27 \mu \mathrm{~s}$ |
| 250 ns | $1.44 \mu \mathrm{~s}$ |
| 300 ns | $1.60 \mu \mathrm{~s}$ |
| 400 ns | $1.94 \mu \mathrm{~s}$ |

TABLE IV. Options

| Order Part Number | Optlons |
| :--- | :--- |
| COP888CLP-XE | Crystal Oscillator Divide by 10 with <br> Halt Enabled. This is identical to <br> the masked COP888CL and <br> COP884CL with Option 1 $=1 ;$ <br> Option 2 $=1$. |

## Development Support

MOLETM DEVELOPMENT SYSTEM
The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs ${ }^{\text {TM }}$ microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.
It contains three serial ports to optlonally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

| Development Tools Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-001 |

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information System and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contains
DIAL-A-HELPER User Manual P/N
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice: (408) 721-5582
Modem: (408) 739-1162

| Baud: | 300 or 1200 Baud |  |
| :--- | :--- | :--- |
| Set-Up: | Length: | 8 -Bit |
|  | Parity: | None |
|  | Stop Bit: 1 |  |
| Operation: | 24 Hours, 7 Days |  |

DIAL-A-HELPER


TL/DD/10419-9

## COP884CLP/COP888CLP Dimensions Diagram



FIGURE 6

## COP888CLP Dimensions Diagram



FIGURE 7

## COP888CFP/COP884CFP Single-Chip microCMOS Microcontroller

## General Description

The COP888CFP and COP884CFP are piggyback versions of the COP888CF and COP884CF. These two devices are identical except that the piggyback device has been placed permanently in ROMless mode so that program memory is only accessed externally. The device package incorporates circuitry and a socket on top of the package to accommodate a piggyback EPROM such as an NMC27C64. With the addition of the EPROM, the COP888CFP/COP884CFP perform like their masked equivalent.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS
- $1 \mu$ s instruction cycle time
- 128 bytes on-board RAM

■ Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$

- 8-channel A/D converter with prescaler and both differential and single ended modes
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idie Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers (B and X)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idie Timer TO
— Two Timers (each with 2 Interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
— Default VIS
- Two 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 40 N or 28 N
- 40 N with $33 \mathrm{I} / \mathrm{O}$ pins
-28 N with $21 \mathrm{I} / \mathrm{O}$ pins
- Software selectable I/O options
- TRI-STATE ${ }^{\circledR}$ Output
— Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Real time emulation and full program debug offered by National's Development Systems
- Versatile instruction set


## Block Diagram



## General Description (Continued)

The COP888CFP and COP884CFP are fuily static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, two 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), an 8-channel, 8-bit A/D converter with both differential and single ended modes, and two power
savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CF and COP884CFP operate over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagrams

| 0$\underline{1}$00000000100000000 | COP888CFP Pinouts for 28- and 40-Pin Packages |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Port | Type | Alt. Fun | Alt. Fun | $\begin{aligned} & \text { 28-Pin } \end{aligned}$ | $\begin{aligned} & \text { 40-Pin } \\ & \text { Pack. } \end{aligned}$ |
|  | L0 L1 L2 L3 L4 L5 L6 L7 | 1/O <br> 1/0 <br> 1/0 <br> 1/O <br> 1/0 <br> 1/O <br> 1/0 <br> 1/O | MIWU <br> MIWU <br> MIWU <br> MIWU <br> MIWU <br> MIWU <br> MIWU <br> MIWU | $\begin{aligned} & \text { T2A } \\ & \text { T2B } \end{aligned}$ | $\begin{aligned} & 11 \\ & 12 \\ & 13 \\ & 14 \\ & 15 \\ & 16 \\ & 17 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17 \\ & 18 \\ & 19 \\ & 20 \\ & 21 \\ & 22 \\ & 23 \\ & 24 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & \text { G0 } \\ & \text { G1 } \\ & \text { G2 } \\ & \text { G3 } \\ & \text { G4 } \\ & \text { G5 } \\ & \text { G6 } \\ & \text { G7 } \end{aligned}$ | I/O WDOUT 1/O 1/O 1/0 1/0 1 I/CKO | INT <br> T1B <br> T1A <br> SO <br> SK <br> SI <br> HALT Restart |  | $\begin{gathered} 25 \\ 26 \\ 27 \\ 28 \\ 1 \\ 2 \\ 3 \\ 4 \end{gathered}$ | $\begin{gathered} 35 \\ 36 \\ 37 \\ 38 \\ 3 \\ 4 \\ 5 \\ 5 \\ 6 \end{gathered}$ |
|  | $\begin{aligned} & \hline \mathrm{D} 0 \\ & \mathrm{D} 1 \\ & \mathrm{D} 2 \\ & \mathrm{D} 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & 19 \\ & 20 \\ & 21 \\ & 22 \end{aligned}$ | $\begin{aligned} & 25 \\ & 26 \\ & 27 \\ & 28 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & 10 \\ & 11 \\ & 12 \\ & 13 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { ACH0 } \\ & \text { ACH1 } \\ & \text { ACH2 } \\ & \text { ACH3 } \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{gathered} \hline 9 \\ 10 \\ 11 \\ 12 \\ \hline \end{gathered}$ |
|  | 14 15 | 1 | $\begin{aligned} & \mathrm{ACH} 4 \\ & \mathrm{ACH} 5 \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 14 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & \text { D4 } \\ & \text { D5 } \\ & \text { D6 } \\ & \text { D7 } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  | $\begin{aligned} & 29 \\ & 30 \\ & 31 \\ & 32 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & \mathrm{C} 0 \\ & \mathrm{C} 1 \\ & \mathrm{C} 2 \\ & \mathrm{C} 3 \end{aligned}$ | 1/O <br> 1/0 <br> 1/O <br> I/O |  |  |  | $\begin{gathered} 39 \\ 40 \\ 1 \\ 2 \end{gathered}$ |
|  | $V_{\text {REF }}$ <br> AGND <br> $V_{C C}$ <br> GND <br> CKI <br> RESET | $\begin{aligned} & +V_{\text {REF }} \\ & \text { AGD } \end{aligned}$ |  |  | $\begin{gathered} \hline 10 \\ 9 \\ 6 \\ 23 \\ 5 \\ 24 \\ \hline \end{gathered}$ | $\begin{gathered} 16 \\ 15 \\ 8 \\ 33 \\ 7 \\ 34 \\ \hline \end{gathered}$ |

## Absolute Maximum Ratings

If Military/Aerospace speclfied devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
6 V
Voltage at Any Pin
ESD Susceptibility (Note 4)
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
2000 V
100 mA
Total Current into VCC Pin (Source)

Total Current out of GND Pin (Sink)
110 mA
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{Cunless}$ otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 2) CKI $=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 100 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  |  | 80 | mA |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 90 | mA |
| ```Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes) Logic High Logic Low All Other Inputs Logic High Logic Low``` |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | 0.05 V CC |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 . \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{c c} \mathrm{~L}$ and $G$ ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. If the A/D is not being used and minimum standby current is desired, VREF should be tied to AGND (effectively shorting the Reference resistor). The clock monitor is disabled.
Note 4: Human body model, 100 pF through $1500 \Omega$.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditlons | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 7) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{Vr}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | $\pm 100$ | mA |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | 7 | V |

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(V_{C C}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Absolute Accuracy | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $V_{\text {REF }}=V_{C C}$ Deviation from the Best Straight Line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | k $\Omega$ |
| Common Mode Input Range (Note 8) |  | AGND |  | $\mathrm{V}_{\text {REF }}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| On Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| A/D Clock Frequency (Note 6) |  | 0.1 |  | 1.67 | MHz |
| Conversion Time (Note 5) |  |  | 12 |  | A/D Clock Cycles |

Note 5: Conversion Time includes sample and hold time.
Note 6: See Prescaler description.
Note 7: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 8: For $\mathrm{V}_{\mathbb{N}}(-) \geq \mathrm{V}_{\mathbb{N}}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct for analog input voltages below ground or above the $V_{C C}$ supply. Be careful, during testing at low $V_{C C}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{i N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 V_{D C}$ to 5 $V_{D C}$ input voltage range will therefore require a minimum supply voltage of $4.950 V_{D C}$ over temperature variations, initial tolerance and loading.

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 10) Rise Time (Note 10) Fall Time (Note 10) | $\begin{aligned} & \mathfrak{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathfrak{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ |  |
| Inputs ${ }^{\text {tsetup }}$ thold | $\begin{aligned} & 4.5 \mathrm{~V} \leq V_{C C} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq V_{C C} \leq 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay $t_{P D 1}, t_{P D O}$ SO, SK <br> All Others | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tuPD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width <br> Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 10: Parameter sample but not $100 \%$ tested.


FIGURE 3. MICROWIRE/PLUS Timing

Connection Diagram


All resistors are $330 \Omega \pm 20 \%$
(Not needed if the CKI frequency is less than 5 MHz )
*Not available on 28 -pin package.
FIGURE 4

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (SPECIAL ORDER ONLY)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


FIGURE 5. Crystal and R/C Oscillator Dlagrams
TABLE I. Crystal Oscillator Configuration $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | C1 <br> (pF) | C2 <br> (pF) | CKI Freq <br> (MHz) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. R/C Oscillator Configuration
$\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $\mathbf{( k \Omega})$ | $\mathbf{C}$ <br> (pF) | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## EPROM Selection

The COP888CFP and COP884CFP are the piggyback versions of the COP888CF and COP884CF microcontrollers, (see Table IV). With the addition of an EPROM this part is the functional equivalent of the masked version.
Table III lists the minimum access times for a given instruction cycle time of the microcontroller. At high speeds an NMC57C64 (an 8k byte device) or any comparable EPROM must be used.

TABLE III. EPROM Selection

| EPROM Minimum <br> Access Time | COP Instruction <br> Cycle TIme |
| :---: | :---: |
| 120 ns | $1.00 \mu \mathrm{~s}$ |
| 150 ns | $1.10 \mu \mathrm{~s}$ |
| 200 ns | $1.27 \mu \mathrm{~s}$ |
| 250 ns | $1.44 \mu \mathrm{~s}$ |
| 300 ns | $1.60 \mu \mathrm{~s}$ |
| 400 ns | $1.94 \mu \mathrm{~s}$ |

TABLE IV. Clock Optlons per Package

| Order Part Number | Clock Option |
| :---: | :--- |
| COP888CFP-XE | Crystal Oscillator Divide by 10 <br> with Halt Enabled, this is identical <br> to the masked COP888CF and <br> COP884CF with Option 1 $=1 ;$ <br> Option 2 = 1. |

## Development Support

## MOLETM DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPsTM microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.

It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :--- |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board <br> Users Manual | $420420084-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |

## Development Support <br> (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

Order P/N: MOLE-DIAL-A-HLP
Information System Package Contents
Dial-A-Helper User Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |  |  |
| :--- | :--- | :--- | :--- |
| Modem: | (408) 739-1162 |  |  |
|  | Baud: | 300 or 1200 Baud |  |
|  | Set-Up: | Length: | 8 -Bit |
|  |  | Parity: | None |
|  |  | Stop Bit: 1 |  |

DIAL-A-HELPER


TL/DD/10420-9

## COP888CFP Dimension Diagrams



FIGURE 6


FIGURE 7

# COP888CGP/COP884CGP Single-Chip microCMOS Microcontroller 

## General Description

The COP888CGP and COP884CGP are piggyback versions of the COP888CG and COP884CG. These two devices are identical except that the piggyback device has been placed permanently in ROMless mode so that program memory is only accessed externally. The device package incorporates circuitry and a socket on top of the package to accommodate a piggyback EPROM such as an NMC27C64. With the addition of the EPROM, the COP888CGP and COP884CGP perform like their masked equivalent.
(Continued)

## Features

■ Low cost 8-bit microcontroller

- Fully static CMOS
- $1 \mu$ s instruction cycle time
- 192 bytes on-board RAM
- Single supply operation: $4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set
- Fourteen multi-source vectored interrupts servicing
- External interrupt
- Idle Timer TO
- Three Timers (each with 2 interrupts)
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
—— Default VIS
- Three 16 -bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 40 N or 28 N
-40 N with $35 \mathrm{I} / \mathrm{O}$ pins
-28 N with 23 I/O pins
- Software selectable I/O options
- TRI-STATE Output
- Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



FIGURE 1. COP888CGP and COP884CGP Block Dlagram

## General Description (Continued)

The COP888CGP and COP884CGP are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/ counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes (HALT and IDLE), both with a
multi-sourced wakeup/interrupt capability. This multisourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CGP and COP884CGP operate over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagrams

Dual-In-LIne Package


Top Vlew
Order Number COP884CGP-E

Order Number COP888CGP-E
FIGURE 2. COP888CGP and COP884CGP Connection Diagrams

## Connection Diagrams (Continued)

COP888CGP and COP884CGP Pinouts for 28- and 40-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | 28-Pin Pack. | 40-Pin Pack. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L. 0 | I/O | MIWU |  | 11 | 17 |
| L1 | 1/0 | MIWU | CKX | 12 | 18 |
| L2 | 1/O | MIWU | TDX | 13 | 19 |
| L3 | 1/0 | MIWU | RDX | 14 | 20 |
| L4 | 1/0 | MIWU | T2A | 15 | 21 |
| L5 | 1/O | MIWU | T2B | 16 | 22 |
| L6 | 1/0 | MIWU | T3A | 17 | 23 |
| L7 | 1/0 | MIWU | T3B | 18 | 24 |
| G0 | 1/O | INT |  | 25 | 35 |
| G1 | WDOUT |  |  | 26 | 36 |
| G2 | 1/O | T1B |  | 27 | 37 |
| G3 | 1/0 | T1A |  | 28 | 38 |
| G4 | 1/0 | SO |  | 1 | 3 |
| G5 | 1/0 | SK |  | 2 | 4 |
| G6 | 1 | SI |  | 3 | 5 |
| G7 | 1/CKO | HALT Restart |  | 4 | 6 |
| DO | 0 |  |  | 19 | 25 |
| D1 | 0 |  |  | 20 | 26 |
| D2 | 0 |  |  | 21 | 27 |
| D3 | 0 |  |  | 22 | 28 |
| 10 | 1 |  |  | 7 | 9 |
| 11 | I | COMP1IN- |  | 8 | 10 |
| 12 | 1 | COMP1IN+ |  | 9 | 11 |
| 13 | 1 | COMP1OUT |  | 10 | 12 |
| 14 | 1 | COMP2IN- |  |  | 13 |
| 15 | 1 | COMP2IN+ |  |  | 14 |
| 16 | I | COMP2OUT |  |  | 15 |
| 17 | 1 |  |  |  | 16 |
| D4 | 0 |  |  |  | 29 |
| D5 | 0 |  |  |  | 30 |
| D6 | 0 |  |  |  | 31 |
| D7 | 0 |  |  |  | 32 |
| CO | 1/0 |  |  |  | 39 |
| C1 | I/O |  |  |  | 40 |
| C2 | 1/0 |  |  |  | 1 |
| C3 | 1/0 |  |  |  | 2 |
| $V_{C C}$ |  |  |  | 6 | 8 |
| GND |  |  |  | 23 | 33 |
| CKI |  |  |  | 5 | 7 |
| RESET |  |  |  | 24 | 34 |

## Absolute Maximum Ratings

If Milltary/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Supply Voltage (VCC) | 6 V |
| :--- | ---: |
| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{C C}+0.3 \mathrm{~V}$ |
| ESD Susceptibility (Note 4) | 2000 V |
| Total Current into VCC Pin (Source) | 100 mA |

Total Current out of GND Pin (Sink)
110 mA Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 1) | Peak-to-Peak |  |  | 0.1 VCC | V |
| Supply Current (Note 2) $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 100 | mA |
| HALT Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  |  | 80 | mA |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 90 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 V_{C C} \\ & 0.7 V_{C C} \\ & 0.7 V_{C C} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{C C}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 10 \\ 0.4 \\ 1.6 \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage |  | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}$, L and $G$ ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.
Note 4: Human body model, 100 pF through $1500 \Omega$.

COP888CGP/COP884CGP
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | MIn | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise <br> and Fall Time (Min) | 2 |  | $\pm 100$ | mA |
| Input Capacitance |  |  |  |  | mA |
| Load Capacitance on D2 |  |  |  | 7 | pF |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator R/C Oscillator | $\begin{aligned} & 4 V \leq V_{C C} \leq 6 V \\ & 4 V \leq V_{C C} \leq 6 V \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | \% ns ns |
| Inputs $t_{\text {SETUP }}$ thold | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 200 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ```Output Propagation Delay tpD1, \(^{\text {t }}\) PDO SO, SK All Others``` | $\begin{aligned} & R_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |

Note 5: Parameter sampled but not 100\% tested.
Note 6: Except pin G7: $\mathbf{- 6 0} \mathrm{mA}$ to +100 mA (sampled but not $\mathbf{1 0 0 \%}$ tested).

Comparators AC and DC Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | 10 | 25 | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current Per Comparator <br> When Enabled) |  |  |  | 250 | $\mu \mathrm{~A}$ |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



Connection Diagram


All resistors are $330 \Omega \pm 20 \%$
(Not needed if the CKI frequency is less than 5 MHz )
-Not available on 28 -pin package.
FIGURE 4

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR (Special Order Only)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.
Table II shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


FIGURE 5. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $\mathbf{( k \Omega})$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | C1 <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. R/C Oscillator Configuration
$\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | C <br> (pF) | CKI Freq <br> (MHz) | Instr. Cycle <br> ( $\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## EPROM Selection

The COP888CGP and COP884CGP are the piggyback versions of the COP888CG and COP884CG microcontrollers, (see Table IV). With the addition of an EPROM this part is the functional equivalent of the masked version.
Table lil lists the minimum access times for a given instruction cycle time of the microcontroller. At high speeds an NMC57C64 (an 8k byte device) or any comparable EPROM must be used.

TABLE III. EPROM Selection

| EPROM Minimum <br> Access Time | COP Instruction <br> Cycle Time |
| :---: | :---: |
| 120 ns | $1.00 \mu \mathrm{~s}$ |
| 150 ns | $1.10 \mu \mathrm{~s}$ |
| 200 ns | $1.27 \mu \mathrm{~s}$ |
| 250 ns | $1.44 \mu \mathrm{~s}$ |
| 300 ns | $1.60 \mu \mathrm{~s}$ |
| 400 ns | $1.94 \mu \mathrm{~s}$ |

TABLE IV. Options

| Order Part Number | Options |
| :---: | :--- |
| COP888CGP-E | Crystal Oscillator Divide by 10 with <br> Halt Enabled. This is identical to <br> the mask COP888CG and <br> COP884CG with Option 1 = 1 and <br> Option 2 = 1. |

## Development Support

## MOLETM DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPsTM microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations.

It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontrolier | Order <br> Part Number | Descriptlon | Includes | Manual <br> Number |
| :---: | :--- | :--- | :--- | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board <br> Users Manual | $420420084-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contents
Dial-A-Helper User Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice: (408) 721-5582
Modem: (408) 739-1162

Baud: $\quad 300$ or 1200 Baud
Set-Up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hours, 7 Days



FIGURE 6

COP888CGP Dimension Diagrams（Continued）


TL／DD／10421－11
FIGURE 7

## COP888CLMH Single-Chip microCMOS Microcontroller

## General Description

The COP888CLMH hybrid emulator is a member of the COPSTM microcontroller family. It is functionally identical to the COP888CL except that its package contains an 8 k EPROM in place of masked program ROM. This 44-pin part contains a transparent window which allows the EPROM to be erased and re-programmed.
(Continued)

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain

■ Two power saving modes: HALT and IDLE

- $1 \mu \mathrm{~s}$ instruction cycle time
- 8192 bytes on-board EPROM
- 128 bytes on-board RAM

■ Single supply operation: 4.5V-5.5V

- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer

■ Multi-Input Wakeup (MIWU) with optional interrupts (8)

- Two 16-bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idie Timer TO
- Two Timers each with 2 interrupts
— MICROWIRE/PLUS
— Multi-Input Wake Up
- Software Trap
— Default VIS
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( B and X )
- Versatile instruction set with true bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC with 37 I/O pins
- Software selectable I/O options
- TRI-STATE ${ }^{\circledR}$ Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports G and L
- Form fit and function emulation device for the COP888CG
- Real time emulation and full program debug offered by National's Development Systems


TL/DD/10467-1
FIGURE 1. COP888CLMH Block Dlagram

## General Description (Continued)

The COP888CLMH is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CLMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagram



FIGURE 2. COP888CLMH Connection Dlagram

| Port | Type | Alt. Fun | Alt. Fun | MUX <br> Mode | $\begin{gathered} \text { 44-PIn } \\ \text { PCC } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  |  | 17 |
| L1 | 1/0 | MIWU |  |  | 18 |
| L2 | 1/0 | MIWU |  |  | 19 |
| L3 | 1/0 | MIWU |  |  | 20 |
| L4 | 1/0 | MIWU | T2A |  | 25 |
| L5 | 1/0 | MIWU | T2B |  | 26 |
| L6 | 1/0 | MIWU |  |  | 27 |
| L7 | 1/0 | MIWU |  |  | 28 |
| G0 | 1/0 | INT |  | ALE | 39 |
| G1 | WDOUT |  |  |  | 40 |
| G2 | 1/O | T1B |  | $\overline{W R}$ | 41 |
| G3 | 1/0 | T1A |  | $\overline{\mathrm{RD}}$ | 42 |
| G4 | 1/0 | SO |  |  | 3 |
| G5 | 1/0 | SK |  |  | 4 |
| G6 | 1 | SI |  | ME | 5 |
| G7 | I/CKO | HALT RESTART |  |  | 6 |
| D0 | 0 |  |  | I/O BIT 0 | 29 |
| D1 | 0 |  |  | I/OBIT 1 | 30 |
| D2 | 0 |  |  | I/OBIT 2 | 31 |
| D3 | 0 |  |  | I/O BIT 3 | 32 |
| 10 | 1 |  |  |  | 9 |
| 11 | 1 |  |  |  | 10 |
| 12 | 1 |  |  |  | 11 |
| 13 | 1 |  |  |  | 12 |
| 14 | 1 |  |  |  | 13 |
| 15 | 1 |  |  |  | 14 |
| 16 | 1 |  |  |  | 15 |
| 17 | 1 |  |  |  | 16 |
| D4 | 0 |  |  | I/O BIT 4 | 33 |
| D5 | 0 |  |  | I/O BIT 5 | 34 |
| D6 | 0 |  |  | I/OBIT 6 | 35 |
| D7 | 0 |  |  | I/O BIT 7 | 36 |
| C0 | 1/0 |  |  |  | 43 |
| C1 | 1/0 |  |  |  | 44 |
| C2 | 1/0 |  |  |  | 1 |
| C3 | 1/0 |  |  |  | 2 |
| C4 | 1/0 |  |  |  | 21 |
| C5 | 1/0 |  |  |  | 22 |
| C6 | 1/0 |  |  |  | 23 |
| C7 | 1/0 |  |  |  | 24 |
| $V_{C C}$ |  |  |  |  | 8 |
| GND |  |  |  |  | 37 |
| CKI |  |  |  |  | 7 |
| RESET |  |  |  | $V_{\text {PP }}$ | 38 |

I/O BITS = Address and Data Lines MUX MODE $=$ Programming Mode

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
6 V
Voltage at Any Pin (Note 1)
ESD Susceptibility (Note 5)

Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source) Total Current out of GND Pin (Sink) 100 mA 110 mA Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voitage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 2) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\text {CC }}$ | V |
| Supply Current (Note 3) $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 200 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{cc}} \\ & 0.2 \mathrm{~V}_{\mathrm{cc}} \\ & 0.2 \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Except pins $G 6(M E)$ and the RESET ( $V_{P P}$ ) pin during EPROM MUX mode programming at which time the absolute maximum voltage is $14 V$ on these two pins.
Note 2: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 3: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 4: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $\mathrm{V}_{\mathrm{CC}} \mathrm{L}$ and G ports in the TRISTATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.
Note 5: Human body model, 100 pF through $1500 \Omega$.

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Maximum Input Current without Latchup (Note 6) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise and Fall Time (Min) | 2 |  |  | V |
| Input Capacitance |  |  |  | 7 | pF |
| Load Capacitance on D2 |  |  |  | 1000 | pF |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | M $1 \mathbf{n}$ | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{DC} \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 7) Rise Time (Note 7) Fall Time (Note 7) | $\begin{aligned} & f_{r}=M a x \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \\ & f_{r}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{array}{r} 60 \\ 5 \\ 5 \\ \hline \end{array}$ | \% <br> ns <br> ns |
| Inputs tsetup $t_{\text {HOLD }}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ```Output Propagation Delay tPD1, tpD0 SO, SK All Others``` | $R_{L}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) <br> MICROWIRE Hold Time (tuwh) <br> MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & t_{c} \\ & t_{c} \\ & t_{c} \\ & t_{c} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 6: Except pin G7: $\mathbf{- 6 0 \mathrm { mA }}$ to +100 mA (sampled but not $100 \%$ tested).
Note 7: Parameter sampled but not $100 \%$ tested.


FIGURE 3. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888CLMH contains three bidirectional 8 -bit I/O ports ( $C, G$ and $L$ ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CLMH memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CLMH. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br>  <br> 0 |
| 1 | 1 | (TRI-STATE Output) |
| 1 | 0 | Push with Weak Pull-Up Zero Output |
| 1 | 1 | Push-Pull One Output |



FIGURE 4. I/O Port Configurations
PORT $L$ is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.

The Port L supports Multi-Input Wake Up on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B.
The Port L has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU |
| L2 | MIWU |
| L3 | MIWU |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
When programming the COP888CLMH, GO becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write bar ( $\overline{\mathrm{WR}}$ ), Read bar ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input (R/C clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port $G$ has the following alternate features:
GO INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input

Pin Descriptions (Continued)
When programming the COP888CLMH, G0 becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write ( $\overline{\mathrm{WR}}$ ), Read ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively. Port I is an eight-bit input port. The 28- and 40-pin devices do not have a full complement of Port I pins. The unavailable pins are not terminated i.e., they are floating. A read operation for these unterminated pins will return unpredictable values. The user must ensure that the software takes this into account by either masking or restricting the accesses to bit operations. The unterminated Port I pins will draw power only when addressed.
Port 11-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.
11 COMP1 - IN (Comparator 1 Negative Input)
12 COMP1 + IN (Comparator 1 Positive Input)
I3 COMP1OUT (Comparator 1 Output)
14 COMP2-IN (Comparator 2 Negative Input)
15 COMP2+IN (Comparator 2 Positive Input)
I6 COMP2OUT (Comparator 2 Output)
Port D is an 8-bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table Il shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


TL/DD/10467-6

TABLE I. Crystal Oscillator Configuration,
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | C1 <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathrm{MHz})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888CLMH

The COP888CLMH is a hybrid part consisting of a COP888CG die and an 8k EPROM die with port re-creation logic. In order to access the EPROM, the COP888CG die has been placed in ROMless mode by holding its D2 pad at GND. The other D-lines of the COP888CG die are used to communicate with the EPROM. All 8 D-lines are recreated internally and appear on the pins of the COP888CLMH as normal D outputs.
When programming the COP888CLMH, a multiplexed method (MUX MODE) is used. To enter this mode a voltage of $12.2 \mathrm{~V}-13 \mathrm{~V}$ is applied to pin ME (pin G6). The 8 D -Port pins on the COP888CLMH become address bits with a low to high transition on ALE (pin GO), and data bits with a high to low transition on WR (pin G2). With a low to high transition on $\overline{\mathrm{RD}}$ (pin G3), the data being programmed is verified. On the 28-pin part, address and data bits 4 to 7 are accessed via L4 to L7. The following steps must be followed in order to place the part in programming mode:

1. Apply $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
2. Ground the RESET and CKI pins. This puts the COP outputs in TRI-STATE mode.
3. Apply $V_{P P}=12.2 \mathrm{~V}-13 \mathrm{~V}$ to pin G6. This places the EPROM in MUX mode. The current requirement is $450 \mu \mathrm{~A}$ maximum ( $\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V},-40^{\circ} \mathrm{C}$ ).
4. Apply $12.2 \mathrm{~V}-13 \mathrm{~V}$ to the RESET pin. This supplies $\mathrm{V}_{\mathrm{PP}}$ to the EPROM which requires 30 mA maximum during WRITE pulses. It is permissible for $V_{P P}$ to drop to $V_{C C}$ during the READ pulses as is done on some programmers.
5. Begin programming each EPROM byte interactively. (See Figures 6 and 7). The interactive programming algorithm programs a byte with a 0.5 ms pulse, and then does a verify to determine if that byte was fully programmed. If it was not, the program pulse is repeated and verified again. This is done up to a maximum of 20 times, but most bytes will program with a single pulse.

## Programming the COP888CLMH (Continued)

Erasure of program memory is achieved by removing the part from its socket and exposing the transparent window to an ultra-violet light source.
Note: The last byte of program memory (EPROM location 01FFF HEX) must contain one of two values: 07F HEX for the HALT enabled mode, or OFF HEX for the HALT disabled mode. The COP888CGLH will not function properly if any other value resides in this last byte location.

Note: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $\mathrm{V}_{\text {PP. }}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
The maximum absolute allowable voltage which may be applied to the G 6 (ME) and RESET ( $\mathrm{V}_{\mathrm{PP}}$ ) pins during programming is 14 V . Care must be taken when switching the VPP supply to prevent any overshoot from exceeding this 14 V limit. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P}$ to GND and $V_{C C}$ to GND to suppress spurious voltage transients which may damage the device.


Note: All minimum times are in $\mu \mathrm{s}$.

- O-Port = D0 to D7

FIGURE 6. COP888CLMH MUX Mode Programming Timing Diagram


TL/DD/10467-8
FIGURE 7. COP888CLMH MUX Mode Programming Flow Chart

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| :---: | :---: | :---: | :---: | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410527-001 <br> 420040416-001 |
|  | 420411060-001 | Programmer's Manual |  | 420411060-01 |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

ORDER P/N: MOLE-DIAL-A-HLP
Information System Package contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |  |
| :--- | :--- | :--- |
| Modem: | (408) $739-1162$ |  |
|  | Baud: | 300 or 1200 Baud |
|  | Set-up: | Length: 8 -Bit |
|  |  | Parity: None |
|  | Stop Bit: 1 |  |
|  |  |  |
|  | Operation: | 24 Hrs., 7 Days |



## COP888CFMH Single-Chip microCMOS Microcontroller

## General Description

The COP888CFMH hybrid emulator is a member of the COPSTM microcontroller family. It is functionally identical to the COP888CF except that its package contains an 8k EPROM in place of masked program ROM. This 44 -pin part contains a transparent window which allows the EPROM to be erased and re-programmed.
The COP88CFMH is a fully static part, fabricated using dou-ble-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/ PULSE serial I/O, two 16-bit timer/counter supporting three modes (Processor Independent PWM generation, External Event counter, and input Capture mode capabilities), an 8-channel, 8-bit A/D converter with both differential and single ended modes, and two power savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CFMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Features

- Low cost 8-bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu$ s instruction cycle time
- 8192 bytes on-board EPROM
- 128 bytes on-board RAM
- Single supply operation: 4.5V-5.5V
- 8-Channel A/D converter with prescaler and both differential and single ended modes
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Ten multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Two Timers each with 2 interrupts
- MICROWIRE/PULSE
- Multi-Input Wake Up
- Software Trap
- Defalut VIS
- Two 16-bit timers, each with two 16-bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers (B and X)
- Versatile instruction set wih True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC with 37 I/O pins
- Software selectable I/O options
- TRI-STATE ${ }^{\oplus}$ Output
- Push-Pull Output
— Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
$\square$ Form fit and function emulation device for the COP888CF
- Real time emulation and full program debug offered by National's Development Systems


## Block Diagram



FIGURE 1. COP888CFMH Block Diagram

## Connection Diagram

Plastic Chip Carrier


FIGURE 2. COP888CFMH Connection Dlagram

COP888CFMH Pinouts

| Port | Type | Alt. Fun | Alt. Fun | MUX <br> Mode | $\begin{aligned} & \text { 44-Pin } \\ & \text { PCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LO | 1/0 | MIWU |  |  |  |
| L1 | 1/0 | MIWU |  |  |  |
| L2 | 1/0 | MIWU |  |  | 19 |
| L3 | 1/0 | MIWU |  |  | 20 |
| L4 | 1/0 | MIWU | T2A |  | 25 |
| L5 | 1/0 | MIWU | T2B |  | 26 |
| L6 | 1/0 | MIWU |  |  | 27 |
| L7 | 1/0 | MIWU |  |  | 28 |
| G0 | 1/O | INT |  | ALE | 39 |
| G1 | WDOUT |  |  |  | 40 |
| G2 | 1/O | T1B |  | $\overline{W R}$ | 41 |
| G3 | 1/0 | T1A |  | $\overline{\mathrm{RD}}$ | 42 |
| G4 | 1/0 | SO |  |  | 3 |
| G5 | 1/0 | SK |  |  | 4 |
| G6 | 1 | SI |  | ME | 5 |
| G7 | I/CKO | HALT RESTART |  |  | 6 |
| D0 | 0 |  |  | I/O BIT 0 | 29 |
| D1 | 0 |  |  | I/O BIT 1 | 30 |
| D2 | 0 |  |  | I/OBIT 2 | 31 |
| D3 | 0 |  |  | I/O BIT 3 | 32 |
| 10 | 1 | ACHO |  |  | 9 |
| 11 | 1 | ACH1 |  |  | 10 |
| 12 | 1 | ACH2 |  |  | 11 |
| 13 | 1 | ACH3 |  |  | 12 |
| 14 | 1 | ACH4 |  |  | 13 |
| 15 | 1 | ACH5 |  |  | 14 |
| 16 | 1 | ACH7 |  |  | 15 |
| 17 | 1 |  |  |  | 16 |
| D4 | 0 |  |  | I/O BIT 4 | 33 |
| D5 | 0 |  |  | 1/O BIT 5 | 34 |
| D6 | 0 |  |  | I/O BIT 6 | 35 |
| D7 | 0 |  |  | I/O BIT 7 | 36 |
| CO | 1/0 |  |  |  | 43 |
| C1 | 1/0 |  |  |  | 44 |
| C2 | 1/0 |  |  |  | 1 |
| C3 | 1/0 |  |  |  | 2 |
| C4 | 1/0 |  |  |  | 21 |
| C5 | 1/0 |  |  |  | 22 |
| C6 | 1/0 |  |  |  | 23 |
| C7 | 1/0 |  |  |  | 24 |
| $V_{\text {REF }}$ | $+\mathrm{V}_{\text {REFF }}$ |  |  |  | 18 |
| AGND/GND |  |  |  |  | 17 |
| VCC |  |  |  |  | 8 |
| GND |  |  |  |  | 37 |
| CKI |  |  |  |  | 7 |
| RESET |  |  |  | $V_{\text {PP }}$ | 38 |

I/O BITS = Address and Data Lines
MUX MODE $=$ Programming Mode

## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Dlstributors for availablity and specifications.
Supply Voltage (VCC)
Voltage at Any Pin (Note 1) $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
ESD Susceptibility (Note 5)

| Total Current into VCC Pin (Source) | 100 mA |
| :--- | ---: |
| Total Current out of GND Pin (Sink) | 110 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 2) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 3) $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 200 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \\ & 0.2 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Hi-Z Input Leakage | $V_{C C}=5.5$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{gathered}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $V_{C C}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Except pins G6 (ME) and the RESET ( $\mathrm{V}_{\mathrm{PP}}$ ) pin during EPROM MUX mode programming at which time the absolute maximum voltage is 14 V on these two
pins.
Note 2: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 3: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 4: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCc, L and G ports in the TRI-
STATE mode and tied to ground, all outputs low and tied to ground. If the $A / D$ is not being used and minimum standby current is desired, $V_{\text {REF }}$ should be tied to AGND (effectively shorting the reference resistor). The clock monitor is disabled.
Note 5: Human body model, 100 pF through $1500 \Omega$.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 8) | $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 15 |  |
| RAM Retention Voltage, V r | 500 ns Rise <br> and Fall Time (Min) | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | 7 | mA |

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%\left(V_{S S}-0.050 \mathrm{~V}\right) \leq$ Any Input $\leq\left(V_{C C}+0.050 \mathrm{~V}\right)$

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | Bits |
| Reference Voltage Input | AGND $=0 \mathrm{~V}$ | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Absolute Accuracy | $V_{\text {REF }}=V_{\text {CC }}$ |  |  | $\pm 1$ | LSB |
| Non-Linearity | $V_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CC}}$ <br> Deviation from the best straight line |  |  | $\pm 1 / 2$ | LSB |
| Differential Non-Linearity | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1 / 2$ | LSB |
| Input Reference Resistance |  | 1.6 |  | 4.8 | k $\Omega$ |
| Common Mode Input Range (Note 9) |  | AGND |  | $\mathrm{V}_{\text {REF }}$ | V |
| DC Common Mode Error |  |  |  | $\pm 1 / 4$ | LSB |
| Off Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| On Channel Leakage Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| A/D Clock Frequency (Note 7) |  | 0.1 |  | 1.67 | MHz |
| Conversion Time (Note 6) |  |  | 12 |  | A/D clock Cycles |

Note 6: Conversion Time includes sample and hold time.
Note 7: See Prescaler description.
Note 8: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 9: For $V_{\mathbb{N}}(-) \geq V_{I N}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input. The diodes will forward conduct or analog input voltages below ground or above the $\mathrm{V}_{\mathrm{Cc}}$ supply. Be careful, during testing at low $\mathrm{V}_{\mathrm{cc}}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as he analog $V_{I N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.
Note 10: Parameter sampled but not $100 \%$ tested.

## AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{Cunless}$ otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 10) Rise Time (Note 10) Fall Time (Note 10) | $\begin{aligned} & \mathbf{f}_{\mathbf{r}}=M a x \\ & \mathbf{f}_{\mathbf{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathbf{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & \text { \% } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Inputs $t_{\text {SETUP }}$ tholo |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output Propagation Delay <br> $t_{\text {PD1 }}$, tpD <br> SO, SK <br> All Others | $R_{L}=2.2 k, C_{L}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns ns ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \hline \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{S}$ |



FIGURE 3. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
$V_{\text {REF }}$ and AGND are the reference pins for the onboard A/D converter.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\text { RESET }}$ is the master reset input. See Reset Description section.
The COP888FGMH contains three bidirectional 8-bit I/O ports ( $C, G$ and $L$ ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888FGMH memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888FGMH.

The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input |
| 0 | 1 | (TRI-STATE Output) |
| 0 | 0 | Input with Weak Pull-Up |
| 1 | 1 | Push-Pull Zero Output |
| 1 |  |  |



FIGURE 4. I/O Port Configurations
PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.

## Pin Descriptions (Continued)

The Port L supports Multi-Input Wake Up. L4 and L5 are used for the timer input functions T2A and T2B.
The Port $L$ has the following alternate features:

| L2 | MIWU |
| :--- | :--- |
| L3 | MIWU |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU |
| L7 | MIWU |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the $G$ Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
When programming the COP888CFMH, G0 becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write ( $\overline{\mathrm{WR}}$ ), Read ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively. Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input (R/C clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Conflg Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
G0 INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input

When programming the COP888FGMH, G0 becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write ( $\overline{W R}$ ), Read ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively. Port I is an eight-bit $\mathrm{Hi}-\mathrm{Z}$ input port and also provides the analog inputs to the A/D Converter.
Port $D$ is an 8 -bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.
Port C is an 8 -bit I/O port.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table Il shows the variation in the oscillator frequencies as functions of the component ( R and C ) values.


FIGURE 5. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration,

| $\mathbf{R 1}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{R 2}$ <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | $\mathbf{C 2}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration,
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathrm{MHz})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888FGMH

The COP888FGMH is a hybrid part consisting of a COP888FG die and an 8 k EPROM die with port re-creation logic. In order to access the EPROM, the COP888FG die has been placed in ROMless mode by holding its D2 pad at GND. The other D-lines of the COP888FG die are used to communicate with the EPROM. All 8 D-lines are recreated internally and appear on the pins of the COP888FGMH as normal D outputs.
When programming the COP888FGMH, a multiplexed method (MUX MODE) is used. To enter this mode a voltage of $12.2 \mathrm{~V}-13 \mathrm{~V}$ is applied to pin ME (pin G6). The 8 D -Port pins on the COP888FGMH become address bits with a low to high transition on ALE (pin GO), and data bits with a high to low transition on WR (pin G2). With a low to high transition on $\overline{R D}$ (pin G3), the data being programmed is verified. The following steps must be followed in order to place the part in programming mode:

1. Apply $V_{C C}=5 \mathrm{~V}$.
2. Ground the RESET and CKI pins. This puts the COP outputs in TRI-STATE mode.
3. Apply $\mathrm{V}_{\mathrm{PP}}=12.2 \mathrm{~V}-13 \mathrm{~V}$ to pin G6. This places the EPROM in MUX mode. The current requirement is $450 \mu \mathrm{~A}$ maximum $\left(\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=6.5 \mathrm{~V},-40^{\circ} \mathrm{C}\right)$.
4. Apply $12.2 \mathrm{~V}-13 \mathrm{~V}$ to the RESET pin. This supplies $\mathrm{V}_{\mathrm{PP}}$ to the EPROM which requires 30 mA maximum during WRITE pulses. It is permissible for $V_{P P}$ to drop to $V_{C C}$ during the READ pulses as is done on some programmers.
5. Begin programming each EPROM byte interactively. (See Figures 6 and 7). The interactive programming algorithm programs a byte with a 0.5 mS pulse, and then does a verify to determine if that byte was fully programmed. If it was not, the program pulse is repeated and verified again. This is done up to a maximum of 20 times, but most bytes will program with a single pulse.
Erasure of program memory is achieved by removing the part from its socket and exposing the transparent window to an ultra-violet light source.
Notes: The last byte of program memory (EPROM location 01FFF Hex) must contain one of two values: O7F Hex for the HALT enabled mode, or OFF Hex for the HALT disabled mode. The COP888CFMH will not function properly if any other value resides in this last byte location.
$V_{\text {CC }}$ must be applied simultaneously or before $V_{\text {PP }}$ and removed simultaneously or after Vpp. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
The maximum absolute allowable voltage which may be applied to the G6 (ME) and RESET (VPP) pins during programming is 14 V . Care must be taken when switching the Vpp supply to prevent any overshoot from exceeding this 14 V limit. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P}$ to GND and $V_{C C}$ to GND to suppress spurious voltage translents which may damage the device.


TL/DD/10484-7
Note: All minimum times are in $\mu \mathrm{s}$.

- O-Port = D0 to D7

FIGURE 6. COP888FGMH MUX Mode Programming TImIng Dlagram


FIGURE 7. COP888FGMH MUX Mode Programming Flow Chart

## Development Support

## MOLE DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

## Development Support (Continued)

DIAL-A-HELPER
Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use

## ORDER P/N: MOLE-DIAL-A-HLP <br> Information System Package contains: <br> Dial-A-Helper Users Manual <br> Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 Baud
Set-up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs., 7 Days


## COP888CGMH Single-Chip microCMOS Microcontroller

## General Description

The COP888CGMH hybrid emulator is a member of the COPSTM microcontroller family. It is functionally identical to the COP888CG except that its package contains an 8 k EPROM in place of masked program ROM. This 44-pin part contains a transparent window which allows the EPROM to be erased and re-programmed.
(Continued)

## Features

- Low cost 8 -bit microcontroller
- Fully static CMOS, with low current drain
- Two power saving modes: HALT and IDLE
- $1 \mu \mathrm{~s}$ instruction cycle time
- 8192 bytes on-board EPROM
- 192 bytes on-board RAM
- Single supply operation: 4.5V-5.5V
- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUSTM serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- Three 16-bit timers, each with two 16 -bit registers supporting:
- Processor Independent PWM mode
- External Event counter mode
- Input Capture mode
- Fourteen multi-source vectored interrupts servicing
- External Interrupt
- Idle Timer TO
- Two Timers each with 2 interrupts
— MICROWIRE/PLUS
- Multi-Input Wake Up
- Software Trap
- UART (2)
— Default VIS
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers ( $B$ and $X$ )
- Versatile instruction set with true bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 44 PCC with 39 I/O pins
- Software selectable I/O options
-TRI-STATE® Output
- Push-Pull Output
- Weak Pull Up Input
- High Impedance Input
- Schmitt trigger inputs on ports $G$ and $L$
- Form fit and function emulation device for the COP888CG
- Real time emulation and full program debug offered by National's Development Systems


TL/DD/10425-1
FIGURE 1. COP888CGMH Block Diagram

General Description (Continued)
The COP888CGMH is a fully static part, fabricated using double-metal silicon gate microCMOS technology. Features include an 8 -bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power
savings modes (HALT and IDLE), both with a multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CGMH operates over a voltage range of 4.5 V to 5.5 V . High throughput is achieved with an efficient, regular instruction set operating at a maximum of $1 \mu \mathrm{~s}$ per instruction rate.

## Connection Diagram

## Plastic Chip Carrier



FIGURE 2. COP888CGMH Connection Dlagram

COP888CGMH Pinouts for 28-, 40- and 44-Pin Packages

| Port | Type | Alt. Fun | Alt. Fun | MUX <br> Mode | $\begin{aligned} & \text { 44-Pin } \\ & \text { PCC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L0 | 1/0 | MIWU |  |  | 17 |
| L1 | 1/0 | MIWU | CKX |  | 18 |
| L2 | 1/0 | MIWU | TDX |  | 19 |
| L3 | 1/0 | MIWU | RDX |  | 20 |
| L4 | 1/0 | MIWU | T2A |  | 25 |
| L5 | 1/0 | MIWU | T2B |  | 26 |
| L6 | 1/0 | MIWU | T3A |  | 27 |
| L7 | 1/0 | MIWU | T3B |  | 28 |
| G0 | I/O | INT |  | ALE | 39 |
| G1 | WDOUT |  |  |  | 40 |
| G2 | I/O | T1B |  | $\overline{W R}$ | 41 |
| G3 | 1/0 | T1A |  | $\overline{\mathrm{RD}}$ | 42 |
| G4 | 1/0 | SO |  |  | 3 |
| G5 | 1/0 | SK |  |  | 4 |
| G6 | 1 | SI |  | ME | 5 |
| G7 | 1/CKO | HALT RESTART |  |  | 6 |
| D0 | 0 |  |  | I/O BIT 0 | 29 |
| D1 | 0 |  |  | I/O BIT 1 | 30 |
| D2 | 0 |  |  | I/OBIT 2 | 31 |
| D3 | 0 |  |  | I/O BIT 3 | 32 |
| 10 | 1 |  |  |  | 9 |
| 11 | 1 | COMP1IN- |  |  | 10 |
| 12 | 1 | COMP1IN+ |  |  | 11 |
| 13 | 1 | COMP10UT |  |  | 12 |
| 14 | I | COMP2IN- |  |  | 13 |
| 15 | I | COMP2IN+ |  |  | 14 |
| 16 | I | COMP2OUT |  |  | 15 |
| 17 | 1 |  |  |  | 16 |
| D4 | 0 |  |  | I/O BIT 4 | 33 |
| D5 | 0 |  |  | I/OBIT 5 | 34 |
| D6 | 0 |  |  | I/O BIT 6 | 35 |
| D7 | 0 |  |  | I/OBIT 7 | 36 |
| C0 | 1/0 |  |  |  | 43 |
| C1 | 1/0 |  |  |  | 44 |
| C2 | 1/0 |  |  |  | 1 |
| C3 | 1/0 |  |  |  | 2 |
| C4 | 1/0 |  |  |  | 21 |
| C5 | 1/0 |  |  |  | 22 |
| C6 | 1/0 |  |  |  | 23 |
| C7 | 1/0 |  |  |  | 24 |
| $V_{\text {CC }}$ |  |  |  |  | 8 |
| GND |  |  |  |  | 37 |
| CKI |  |  |  |  | 7 |
| RESET |  |  |  | $V_{P P}$ | 38 |

I/O BITS = Address and Data Lines
MUX MODE $=$ Programming Mode

Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for avallability and specifications.
Supply Voltage (VCC)
Voltage at Any Pin (Note 1)
ESD Susceptibility (Note 5)


#### Abstract

Total Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (Source) Total Current out of GND Pin (Sink)

100 mA 110 mA Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$ Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.


DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{Cunless}$ otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  | 4.5 |  | 5.5 | V |
| Power Supply Ripple (Note 2) | Peak-to-Peak |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Supply Current (Note 3) $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{C}}=1 \mu \mathrm{~s}$ |  |  | 25 | mA |
| HALT Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CKI}=0 \mathrm{MHz}$ |  | 200 |  | $\mu \mathrm{A}$ |
| IDLE Current $\mathrm{CKI}=10 \mathrm{MHz}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{t}_{\mathrm{c}}=1 \mu \mathrm{~s}$ |  |  | 15 | mA |
| Input Levels <br> RESET <br> Logic High <br> Logic Low <br> CKI (External and Crystal Osc. Modes) <br> Logic High <br> Logic Low <br> All Other Inputs <br> Logic High <br> Logic Low |  | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{cc}} \\ & 0.2 \mathrm{~V} \mathrm{Cc} \\ & 0.2 \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{~V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Hi-Z Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.5$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Pullup Current | $V_{C C}=5.5 \mathrm{~V}$ | 40 |  | 250 | $\mu \mathrm{A}$ |
| G and L Port Input Hysteresis |  |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| Output Current Levels <br> D Outputs <br> Source <br> Sink <br> All Others <br> Source (Weak Pull-Up Mode) <br> Source (Push-Pull Mode) <br> Sink (Push-Pull Mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 0.4 \\ 10 \\ \\ 10 \\ 0.4 \\ 1.6 \\ \hline \end{array}$ |  | 100 | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA |
| TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |

Note 1: Except pins G6 (ME) and the RESET ( $V_{p p}$ ) pin during EPROM MUX mode programming at which time the absolute maximum voltage is 14 V on these two pins. (Refer to section 6.0, Programming the COP888CGMH).
Note 2: Rate of voltage change must be less then $0.5 \mathrm{~V} / \mathrm{ms}$.
Note 3: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 4: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to $V_{C C}, L$ and $G$ ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The comparators and Clock Monitor are disabled.
Note 5: Human body model, 100 pF through $1500 \Omega$.

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified (Continued)

| Parameter | Condltions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Allowable Sink/Source <br> Current per Pin <br> D Outputs (Sink) <br> All Others |  |  |  |  |  |
| Maximum Input Current <br> without Latchup (Note 6) | $T_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| RAM Retention Voltage, $\mathrm{V}_{\mathrm{r}}$ | 500 ns Rise |  |  |  |  |
| and Fall Time (Min) |  | 2 |  | mA |  |
| Input Capacitance |  |  |  | mA |  |
| Load Capacitance on D2 |  |  |  | mA |  |

AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time ( $\mathrm{t}_{\mathrm{c}}$ ) Crystal, Resonator, R/C Oscillator |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \text { DC } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| CKI Clock Duty Cycle (Note 7) <br> Rise Time (Note 7) <br> Fall Time (Note 7) | $\begin{aligned} & \mathrm{f}_{\mathrm{r}}=\mathrm{Max} \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \\ & \mathrm{f}_{\mathrm{r}}=10 \mathrm{MHz} \text { Ext Clock } \end{aligned}$ | 40 |  | $\begin{gathered} 60 \\ 5 \\ 5 \\ \hline \end{gathered}$ |  |
| Inputs $t_{\text {SETUP }}$ thold |  | $\begin{gathered} 200 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output Propagation Delay <br> tpD1, tpD0 <br> SO, SK <br> All Others | $\mathrm{R}_{\mathrm{L}}=2.2 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| MICROWIRETM Setup Time (tuws) MICROWIRE Hold Time (tuwh) MICROWIRE Output Propagation Delay (tupD) |  | $\begin{aligned} & 20 \\ & 56 \end{aligned}$ |  | 220 | ns <br> ns <br> ns |
| Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \\ & \mathrm{t}_{\mathrm{c}} \end{aligned}$ |
| Reset Pulse Width |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 6: Except pin G7: -60 mA to +100 mA (sampled but not $100 \%$ tested).
Note 7: Parameter sampled but not $100 \%$ tested.

## Comparators AC and DC Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq \mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$ |  | $\pm 10$ | $\pm 25$ | mV |
| Input Common Mode Voltage Range |  | 0.4 |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| Low Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| High Level Output Current | $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | 1.6 |  |  | mA |
| DC Supply Current per Comparator <br> (When Enabled) |  |  | 250 | $\mu \mathrm{~A}$ |  |
| Response Time | TBD mV Step, TBD mV <br> Overdrive, 100 pF Load |  | 1 |  | $\mu \mathrm{~s}$ |



FIGURE 3. MICROWIRE/PLUS Timing

## Pin Descriptions

$V_{C C}$ and GND are the power supply pins.
CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.
$\overline{\mathrm{RESET}}$ is the master reset input. See Reset Description section.
The COP888CGMH contains three bidirectional 8-bit I/O ports ( $\mathrm{C}, \mathrm{G}$ and L ), where each individual bit may be independently configured as an input, output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8 -bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the COP888CGMH memory map for the various addresses associated with the I/O ports.) Figure 3 shows the I/O port configurations for the COP888CGMH. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

| CONFIGURATION <br> Register | DATA <br> Register | Port Set-Up |
| :---: | :---: | :--- |
| 0 | 0 | Hi-Z Input <br> (TRI-STATE Output) <br> 0 |
| 1 | 1 | Input with Weak Pull-Up |
| 1 | 0 | Push-Pull Zero Output |
| Push-Pull One Output |  |  |



FIGURE 4. I/O Port Configurations
PORT $L$ is an 8 -bit I/O port. All L-pins have Schmitt triggers on the inputs.
The Port L supports Multi-Input Wake Up on all eight pins. L1 is used for the UART external clock. L2 and L3 are used for the UART transmit and receive. L4 and L5 are used for the timer input functions T2A and T2B. L6 and L7 are used for the timer input functions T3A and T3B.
The Port $L$ has the following alternate features:

| L0 | MIWU |
| :--- | :--- |
| L1 | MIWU or CKX |
| L2 | MIWU or TDX |
| L3 | MIWU or RDX |
| L4 | MIWU or T2A |
| L5 | MIWU or T2B |
| L6 | MIWU or T3A |
| L7 | MIWU or T3B |

Port G is an 8-bit port with 5 I/O pins (G0, G2-G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2-G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WatchDog output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO

Pin Descriptions (Continued)
clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2-G5) can be individually configured under software control.
When programming the COP888CGMH, G0 becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write bar ( $\overline{\mathrm{WR}}$ ), Read bar ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively.
Since G6 is an input only pin and G7 is the dedicated CKO clock output pin (crystal clock option) or general purpose input (R/C clock option), the associated bits in the data and configuration registers for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.
Note that the chip will be placed in the HALT mode by writing a " 1 " to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a " 1 " to bit 6 of the Port G Data Register.
Writing a " 1 " to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

|  | Config Reg. | Data Reg. |
| :--- | :--- | :--- |
| G7 | CLKDLY | HALT |
| G6 | Alternate SK | IDLE |

Port G has the following alternate features:
G0 INTR (External Interrupt Input)
G2 T1B (Timer T1 Capture Input)
G3 T1A (Timer T1 I/O)
G4 SO (MICROWIRE Serial Data Output)
G5 SK (MICROWIRE Serial Clock)
G6 SI (MICROWIRE Serial Data Input)
Port G has the following dedicated functions:
G1 WDOUT WatchDog and/or Clock Monitor dedicated output
G7 CKO Oscillator dedicated output or general purpose input
When programming the COP888CGMH, G0 becomes Address Latch Enable (ALE) and pins G2, G3 and G6 become Write ( $\overline{\mathrm{WR}}$ ), Read ( $\overline{\mathrm{RD}}$ ) and Mux Enable (ME), respectively. Port 11-13 are used for Comparator 1. Port 14-16 are used for Comparator 2.
The Port I has the following alternate features.
I1 COMP $-\operatorname{IN}$ (Comparator 1 Negative Input)
I2 COMP1 + IN (Comparator 1 Positive Input)
I3 COMP1OUT (Comparator 1 Output)
14 COMP2-IN (Comparator 2 Negative Input)
15 COMP2+IN (Comparator 2 Positive Input)
16 COMP2OUT (Comparator 2 Output)
Port $D$ is an 8 -bit output port that is preset high when RESET goes low. The user can tie two or more D port outputs together in order to get a higher drive.
Port C is an 8 -bit $\mathrm{I} / \mathrm{O}$ port.

## Oscillator Circuits

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz . The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock ( $1 / \mathrm{t}_{\mathrm{c}}$ ).
Figure 5 shows the Crystal and R/C diagrams.

## CRYSTAL OSCILLATOR

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.
Table I shows the component values required for various standard crystal values.

## R/C OSCILLATOR

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart input. Table II shows the variation in the oscillator frequencies as functions of the component ( $R$ and $C$ ) values.


FIGURE 5. Crystal and R/C Oscillator Diagrams
TABLE I. Crystal Oscillator Configuration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| R1 <br> $(\mathbf{k} \Omega)$ | R2 <br> $(\mathbf{M} \Omega)$ | $\mathbf{C 1}$ <br> $(\mathbf{p F})$ | C2 <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 30 | $30-36$ | 10 |
| 0 | 1 | 30 | $30-36$ | 4 |
| 0 | 1 | 200 | $100-150$ | 0.455 |

TABLE II. RC Oscillator Configuration,
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| $\mathbf{R}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{C}$ <br> $(\mathbf{p F})$ | CKI Freq <br> $(\mathbf{M H z})$ | Instr. Cycle <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 82 | 2.8 to 2.2 | 3.6 to 4.5 |
| 5.6 | 100 | 1.5 to 1.1 | 6.7 to 9 |
| 6.8 | 100 | 1.1 to 0.8 | 9 to 12.5 |

## Programming the COP888CGMH

The COP888CGMH is a hybrid part consisting of a COP888CG die and an 8k EPROM die with port re-creation logic. In order to access the EPROM, the COP888CG die has been placed in ROMless mode by holding its D2 pad at GND. The other D-lines of the COP888CG die are used to communicate with the EPROM. All 8 D-lines are recreated internally and appear on the pins of the COP888CGMH as normal D outputs.
When programming the COP888CGMH, a multiplexed method (MUX MODE) is used. To enter this mode a voltage of $12.2 \mathrm{~V}-13 \mathrm{~V}$ is applied to ME (pin G6). The 8 D -Port pins on the COP888CGMH become address bits with a low to high transition on ALE (pin GO), and data bits with a high to low transition on WR (pin G2). With a low to high transition on $\overline{\mathrm{RD}}$ (pin G3), the data being programmed is verified. The following steps must be followed in order to place the part in programming mode:

1. Apply $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
2. Ground the RESET and CKI pins. This puts the COP outputs in TRI-STATE mode.
3. Apply $12.2 \mathrm{~V}-13 \mathrm{~V}$ to pin G6. This places the EPROM in MUX mode. The current requirement is $450 \mu \mathrm{~A}$ maximum ( $\left.\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V},-40^{\circ} \mathrm{C}\right)$.
4. Apply $12.2 \mathrm{~V}-13 \mathrm{~V}$ to the RESET pin. This supplies $\mathrm{V}_{\mathrm{Pp}}$ to the EPROM which requires 30 mA maximum during WRITE pulses. It is permissible for $V_{P P}$ to drop to $V_{C C}$ during the READ pulses as is done on some programmers.
5. Begin programming each EPROM byte interactively. (See Figures 6 and 7 . The interactive programming algorithm programs a byte with a 0.5 mS pulse, and then does a verify to determine if that byte was fully programmed. If it was not, the program pulse is repeated and verified again. This is done up to a maximum of 20 times, but most bytes will program with a single pulse.
Erasure of program memory is achieved by removing the part from its socket and exposing the transparent window to an ultra-violet light source.
NOTE: The last byte of program memory (EPROM location O1FFF HEX) must contain one of two values: 07F HEX for the HALT enabled mode, or OFF HEX for the HALT disabled mode. The COP888CGMH will not function properily if any other value resides in this last byte location.
$V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after Vpp. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
The maximum absolute allowable voltage which may be applied to the G 6 (ME) and RESET (VPP) pins during programming is 14V. Care must be taken when switching the VPP supply to prevent any overshoot from exceeding this 14 V limit. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P}$ to GND and $V_{C C}$ to GND to suppress spurious voltage transients which may damage the device.


TL/DD/10425-9
Note: All minimum times are in $\mu \mathrm{s}$.

* O-Port $=$ D0 to D7

FIGURE 6. COP888CGMH MUX Mode Programming Timing Dlagram


TL/DD/10425-10
FIGURE 7. COP888CGMH MUX Mode Programming Flow Chart

## Development Support

## MOLETM DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.
MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontrolier | Order <br> Part Number | Description | Includes | Manual <br> Number |
| :--- | :--- | :--- | :--- | :---: |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | $420408188-001$ |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board <br> Users Manual | $420420084-001$ |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual <br> and Software Disk <br> PC-DOS Communications <br> Software Users Manual | $424410527-001$ <br> $420040416-001$ |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

ORDER P/N: MOLE-DIAL-A-HLP<br>Information System Package contains:<br>Dial-A-Helper Users Manual<br>Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Voice: | (408) 721-5582 |  |  |
| :---: | :---: | :---: | :---: |
| Modem: | (408) 739-1162 |  |  |
|  | Baud: | 300 or 1 | 200 Baud |
|  | Set-up: | Length: | 8-Bit |
|  |  | Parity: | None |
|  |  | Stop Bit: |  |
|  | Operatio | 24 Hrs., | 7 Days |



TL/DD/10425-11

Section 3 COPS Applications

## Section 3 Contents

COP Brief 2 Easy Logarithms for COP400 ..... 3-3
COP Brief 6 RAM Keep-Alive ..... 3-14
COP Note 1 Analog to Digital Conversion Techniques with COPS Family Microcontrollers ..... 3-15
COP Note 4 The COP444L Evaluation Device 444L-EVAL ..... 3-47
COP Note 5 Oscillator Characteristics of COPS Microcontrollers ..... 3-52
COP Note 6 Triac Control Using the COP400 Microcontroller Family ..... 3-69
COP Note 7 Testing of COPS Chips ..... 3-77
AB-3 Current Consumption in NMOS COPS Microcontrollers ..... 3-86
AB-4 Further Information on Testing of COPS Microcontrollers ..... 3-88
AB-6 COPS Interrupts ..... 3-90
$A B-15$ Protecting Data in Serial EEPROMs ..... 3-91
AN-326 A User's Guide to COPS Oscillator Operation ..... 3-93
AN-329 Implementing an 8-bit Buffer in COPS ..... 3-97
AN-338 Designing with the NMC9306/COP494 a Versatile Simple to Use EEPROM ..... 3-101
AN-400 A Study of the Crystal Oscillator for CMOS-COPS ..... 3-107
AN-401 Selecting Input/Output Options on COPS Microcontrollers ..... 3-111
AN-440 New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix V.F. Display ..... 3-121
AN-452 MICROWIRE Serial Interface ..... 3-131
AN-453 COPS Based Automobile Instrument Cluster ..... 3-142
AN-454 Automotive Multiplex Wiring ..... 3-147
AN-521 Dual Tone Multiple Frequency (DTMF) ..... 3-151
AN-560 Kaish Circuit Lockout System ..... 3-160
AN-596 COP800 MathPak ..... 3-165
AN-607 Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers ..... 3-201

## Easy Logarithms for COP400

Logarithms have long been a convenient tool for the simplification of multiplication, division, and root extraction. Many assembly language programmers avoid the use of logarithms because of supposed complexity in their application to binary computers. Logarithms conjure up visions of time consuming iterations during the solution of a long series. The problem is far simpler than imagined and its solution yields, for the applications programmer, the classical benefits of logarithms:

1) Multiplication can be performed by a single addition.
2) Division can be performed by a single subtraction.
3) Raising a number to a power involves a single multiply.
4) Extracting a root involves a single divide.

When applied to binary computer operation logarithms yield two further important advantages. First, a broad range of values can be handled without resorting to floating point techniques (other than implied by the characteristic). Second, it is possible to establish the significance of an answer during the body of a calculation, again, without resorting to floating point techniques.
Implementation of base 10 logarithms in a binary system is cumbersome and unnecessary since logarithmic functions can be implemented in a number system of any base. The techniques presented here deal only with logarithms to the base $_{2}$.
A logarithm consists of two parts: an integer characteristic and a fractional mantissa.


|  | CHARACTERISTIC | MANTISSA |
| :--- | :--- | :---: | :---: |
| LOG $_{2} \mathbf{3}=$ | 1 | 0.95 |
| LOG $_{2} \mathbf{4}=$ | 2 | 0.00 |
| LOG $_{2} 8=$ | 3 | 0.00 |
| LOG $_{2} \mathbf{1 0}=$ | 3 | 0.52 |

FIGURE 1. The Logarithmic Function and Some Example Values

Z JヨI日g d00
In Figure 1 some points on the logarithmic curve are identified and evaluated to the base $e_{2}$. Notice that the characteristic in each case represents the highest even power of 2 contained in the value of $X$. This is readily seen when binary notation is used.

| $X_{10}$ | $\mathbf{X}_{2}$ |  |  |  |  |  | $\log _{2} X$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | $\log _{2} X$ Where $X=$

## FIGURE 2. Identification of the Characteristic

In Figure 2 each point evaluated in Figure 1 has been repeated using binary notation. An arrow subscript indicates the highest even power of 2 appearing in each value of $X$. Notice that in $X=3$ the highest even power of 2 is $2^{1}$. Thus the characteristic of the $\log _{2} 3$ is 1 . Where $X=10$ the characteristic of the $\log _{2} 10$ is 3 .
To find the $\log _{2} X$ is very easy where $X$ is an even power of 2. We simply shift the value of $X$ left until a carry bit emerges from the high order position of the register. This procedure is illustrated in Figure 3. This characteristic is found by counting the number of shifts required and subtracting the result from the number of bits in the register. In practice it is easier to being with the number of bits and count down once prior to each shift.

| Counter for <br> Characteristic | Value of X In Binary |  |  |
| :---: | :---: | :---: | :--- |
| 1000 | 0000 | 1000 | Initial |
| 0111 | 0001 | 0000 | First Shift |
| 0110 | 0010 | 0000 | Second Shift |
| 0101 | 0100 | 0000 | Third Shift |
| 0100 | 1000 | 0000 | Fourth Shift |
| 0011 | 0000 | 0000 | Fifth Shift |
| Characteristic | Mantissa | Final |  |
| 011.0000 | 0000 | Log $_{2} X=3.00$ |  |

FIGURE 3. Conversion to Base $_{2}$ Logarithm
by Base Shift
Examination of the final value obtained in Figure 3 reveals no bits in the mantissa. The value 3 in the characteristic, however, indicates that a bit did exist in the $2^{3}$ position of the original number and would have to be restored in order to reconstruct the original value (antilog).

| Decimal | Binary | $\mathrm{Log}_{2}$ |
| :---: | :---: | :---: |
| 128 | 10000000 | 0111.00000000 |
| 64 | 01000000 | 0110.00000000 |
| 32 | 00100000 | 0101.00000000 |
| 4 | 00000100 | 0010.00000000 |
| 2 | 00000010 | 0001.00000000 |
| 1 | 00000001 | 0000.00000000 |

A simple flow chart, and program, can be devised for generating the values found in the table and, as will be apparent, a straight line approximation for values that are not even powers of 2. The method, as already illustrated in Figure 3, involves only shifting a binary number left until the most significant bit moves into the carry position. The characteristic is formed by counting. Since a carry on each successive shitt will yield a decreasing power of 2 , we must start the characteristic count with the number of bits in the binary value ( $x$ ) and count down one each shift.

FIGURE 4. Base ${ }_{2}$ Logarlthms of Even Powers of 2


FIGURE 5. Log Flowchart


The program shown develops the $\log _{2}$ of any even power of 2 by shifting and testing as previously described. Examine what happens to a value of $X$ that is not an even power of 2 . In Figure 7, the number 25 is converted to a base 2 log.

$$
\begin{aligned}
& 25_{10}=00011002_{2} \\
& \quad \text { Shift left until carry }=1
\end{aligned}
$$

Characteristic Carry Mantissa $\log _{2}$
$0100 \quad 1100100000100.10010000$
Figure 7. Straight Line Approximation of Base $_{2}$ Log
The resulting number when viewed as an integer characteristic and a fractional mantissa is $4.5625_{10}$. The fraction 0.5625 is a straight line approximation of the logarithmic curve between the correct values for the base ${ }_{2}$ logs of $2^{4}$ and $2^{5}$. The accuracy of this approximation is sufficient for many applications. The error can be corrected, as will be seen later in this discussion, but for now let's look at the problem of exponents or the conversion to an antilog.

To reconstruct the original value of $X$, find the antilog, requires only restoration of the most significant bit and then its alignment with the power of 2 position indicated by the characteristic. In the example, approximation $\left(\log _{2} 25=\right.$ 0100.1001) restoration of MSB can be accomplished by shifting the mantissa (only) one position to the right. In the process a one is shifted into the MSB position.

| Approximation of $\log _{2} \mathbf{X}$ | Restoration of MSB |
| :---: | :---: |
| Char. Mantissa | Char. Mantissa |
| 0100.10010000 | 0100.11001000 |

The value of the characteristic is 4 so the mantissa must be shifted to the right until MSB is aligned with the $2^{4}$ position. $\begin{array}{llllllll}2^{7} & 2^{6} & 2^{5} & 2^{4} & 2^{3} & 2^{2} & 2^{1} & 2^{0}\end{array}$ The completion of this operation restores the value of $X$ $(X=25)$ and is the procedure used to find an antilog. Figure 8 is a flow chart for finding an antilog using this procedure. Ths implementation in source code is shown in Figure 9.


FIGURE 8. Flow Chart for Conversion to Antilog

```
COP CROSS ASSEMBLER PAGE 3
LOGS
```



```
; 4 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS ; PROGRAM: SDB2, SDR2, SHLR, SHLC.
```

FIGURE 9
Using the linear approximation technique just described, some error will result when converting any value of $X$ that is not an even power of 2.
Figure 10 contains a table of correct base 2 logarithms for values of $X$ from 1 through 32 along with the error incurred for each when using linear approximation. Notice that no error results for values of $X$ that are even powers of 2. Also notice that the error incurred for multiples of even powers of 2 of any given value of $X$ is always the same.

| Value of $X$ | Error |
| ---: | :---: |
| 5 | 0.12 |
| $2 \times 5=10$ | 0.12 |
| $4 \times 5=20$ | 0.12 |
| 3 | 0.15 |
| $2 \times 3=6$ | 0.15 |
| $4 \times 3=12$ | 0.15 |
| $8 \times 3=24$ | 0.15 |


| X | Hexadecimal Log Base | Linear Approximation of Log Base 2 | Error Hexadecimal | $E_{M}-1+\frac{E M-E M-1}{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0.00 | 0.00 | 0.00 |  |
| 2 | 1.00 | 1.00 | 0.00 |  |
| 3 | 1.95 | 1.80 | 0.15 |  |
| 4 | 2.00 | 2.00 | 0.00 |  |
| 5 | 2.52 | 2.40 | 0.12 |  |
| 6 | 2.95 | 2.80 | 0.15 |  |
| 7 | 2.CE | 2.60 | 0.0E |  |
| 8 | 3.00 | 3.00 | 0.00 |  |
| 9 | 3.2 B | 3.20 | 0.0B |  |
| 10 | 3.52 | 3.40 | 0.12 |  |
| 11 | 3.75 | 3.60 | 0.15 |  |
| 12 | 3.95 | 3.80 | 0.15 |  |
| 13 | 3.83 | 3.A0 | 0.13 |  |
| 14 | 3.CE | 3.60 | 0.0E |  |
| 15 | 3.E8 | 3.E0 | 0.08 |  |
| 16 | 4.00 | 4.00 | 0.00 | 0.03 |
| 17 | 4.16 | 4.10 | 0.06 | 0.09 |
| 18 | 4.28 | 4.20 | 0.08 | 0.00 |
| 19 | 4.3 F | 4.30 | 0.0F | 0.11 |
| 20 | 4.52 | 4.40 | 0.12 | 0.15 |
| 21 | 4.67 | 4.50 | 0.17 | 0.16 |
| 22 | 4.75 | 4.60 | 0.15 | 0.16 |
| 23 | 4.87 | 4.70 | 0.17 | 0.16 |
| 24 | 4.95 | 4.80 | 0.15 | 0.15 |
| 25 | 4.A4 | 4.90 | 0.14 | 0.14 |
| 26 | 4.83 | 4.1A0 | 0.13 | 0.12 |
| 27 | $4 . \mathrm{C1}$ | 4.80 | 0.11 | 0.10 |
| 28 | 4.CE; | 4.60 | 0.0E | 0.00 |
| 29 | 4.DB | 4.DO | 0.0B | 0.0A |
| 30 | $4 . \mathrm{E8}$ | 4.EO | 0.08 | 0.06 |
| 31 | 4.F4 | 4.FO | 0.04 | 0.02 |
| 32 | 5.00 | 5.00 | 0.00 |  |
| 33 |  | $5.1-$ |  |  |

FIGURE 10. Error Incurred by Linear Approximation of Base 2 Logs

An error that repeats in this way is easily corrected using a look-up table. The greatest absolute error will occur for the least value of $X$ not an even power of $2, X=3$, is about $8 \%$. A 4 point correction table will eliminate this error but will move the greatest uncompensated error to $X=9$ where it
will be about $4 \%$. This process continues until at 16 correction points the maximum error for the absolute value of the logarithm is less than 1 percent. This can be reduced to 0.3 percent by distributing the error. Interpolated error values are listed in Figure 10 and are repeated in Figure 11 as a binary table.

| High Order <br> 4 Mantissa <br> Bits | Binary <br> Correction <br> Value | Hexadecimal <br> Correctlon <br> Value |
| :---: | :---: | :---: |
| 0000 | 00000000 | 00 |
| 0001 | 00001001 | 09 |
| 0010 | 00001101 | 03 |
| 0011 | 00010001 | 11 |
| 0100 | 00010101 | 15 |
| 0101 | 00010110 | 16 |
| 0110 | 00010110 | 16 |
| 0111 | 00010110 | 16 |
| 1000 | 00010101 | 15 |
| 1001 | 00010100 | 14 |
| 1010 | 00010010 | 12 |
| 1011 | 00010000 | 10 |
| 1100 | 00001101 | 00 |
| 1101 | 00001010 | 0 A |
| 1110 | 00000110 | 06 |
| 1111 | 00000010 | 02 |

Notice in Figure 10 that left justification of the mantissa causes its high order four bits to form a binary sequence that always corresponds to the proper correction value. This works to advantage when combined with the COP400 LQID instruction. LQID implements a table look-up function using the contents of a memory location as the address pointer. Thus we can perform the required table look-up without disturbing the mantissa.
Figure 12 is the flow chart for correction of a logarithm found by linear approximation. Figure 13 is its implementation in COP400 assembly language. Notice that there are two entry points into the program. One is for correction of logs (LADJ:), the other is for correction of a value prior to its conversion to an antilog (AADJ:).

## FIGURE 11. Correction Table for $\mathbf{L}_{\mathbf{2}} \mathbf{X}$ LInear Approximations



FIGURE 12. Flow Chart for Correction of a Value Found by Straight LIne Approximation

```
COP CROSS ASSEMBLER PAGE:
LOGS
```

| 110 | . FORM ; ; $\cdot \cdots \rightarrow$ ADJUST VALUE OF LOGARITHM $\cdots \cdots$; |
| :---: | :---: |
| 111 |  |
| 112 | . LOCAL |
| 113 |  |
| 114 |  |
| 115 | ; THE FOLLOWING TABLE IS USED DURING THE CORRECTION OF VALUES |
| 116 | ; FOUND BY STRAIGHT LINE APPROXIMATION. IT IS PLACED HERE IN |
| 117 | ; ORDER TO ALIGN ITS BEGINNING ELEMENT WITH A ZERO ADDRESS AS |
| 118 | REQUIRED BY THE LQID INSTRUCTION. |

TPLS: NOP $\quad$ WORD REGISTER WITH ZERO ADDRESS.
. WORD 015,016,016,016
.WORD 015,014,012,010
. WORD OD,0A,06,02
; THE FOLLOWING SUBROUTINE ADJUSTS THE VALUE OF A BASE 2
; LOGARITHM FOUND BY STRAIGHT LINE APPROXIMATION. THE
; CORRECTION TERMS ARE TAKEN FROM THE TABLE ABOVE. THE ; SUBROUTINE HAS 2 ENTRY POINTS:

LADJ: - ADJUSTS A VALUE DURING CONVERSION TO A LOG
AADJ: - ADJUSTS A VALUE DURING CONVERSION TO ANTILOG
; THE CARRY FLAG IS SET UPON ENTRY TO DISTINGUISH BETWEEN LOG ; $(C=1)$ AND ANTILOG $(C=0)$ CONVERSIONS. DURING A LOGARITHM
; CONVERSION THE VALUE FOUND IN THE ABOVE TABLE IS ADDED TO
;THE MANTISSA. DURING AN ANTILOG CONVERSION THE VALUE FOUND
; IN THE ABOVE TABLE IS SUBTRACTED FROM THE MANTISSA.

| AADJ: | RC |  |
| :--- | :--- | :--- |
|  | JP | SLD |
| LADJ: | SC |  |
| \$LD | LD |  |
|  | XDS |  |
|  | LD |  |
|  | XDS | 03 |
|  | X |  |
|  | CLRA |  |
|  |  | AISC |

; $\mathrm{C}=0$ FOR ANTILOG
; CONVERSION.
; = FOR LOG2 ADJ.
; MOVE ADDRESS POINTER BACK
; ONE LOCATION.
; LOAD CONTENTS OF HI MANTISSA
; AND STORE IT IN THE LO ORDER
; OF THE TEMP MEMORY LOCATION.
SET TABLE POINTER
; (ACC) TO TABLE ADDRESS.

COP CROSS ASSEMBLER LOGS

| 152 | 03A | BF |  | LQID |  | ; LOA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 153 | 03B | 332C | SGTM: | COMA |  | ; TRA |
| 154 | 03D | 04 |  | XIS |  | ; CO |
| 155 | 03F | 07 |  | XDS |  |  |
| 156 | 03F | 20 |  | SKC |  | ; ANT |
| 157 | 040 | 80 |  | JSRP | COMP | ; YES |
| 158 | 041 | 98 | SADD: | JSRP | ADRO | ; ADD |
| 159 |  |  |  |  |  | ; TO |
| 160 | 042 | 35 |  | LD | 03 | ; SET |
| 161 | 043 | 48 | SLST: | RET | ; CHAF |  |
| 162 |  |  |  |  |  | ; RET |
| 163 |  |  |  |  |  |  |
| 164 |  |  | ; 2 ROU | RE CAL | M THE | THIS |
| 165 |  |  | ; PROG | MP, AD |  |  |
| 166 |  |  |  |  |  |  |
| 167 |  | 0020 |  | $\mathrm{V} 1=\mathrm{T}$ |  |  |
| 168 |  | 0002 |  | $T B L=$ |  |  |

## Subroutines Used by the Log and Antilog Programs




278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324

| 325 | OA9 | 32 |
| :--- | :--- | :--- |
| 326 | OAA | 05 |
| 327 | OAB | 30 |
| 328 | OAC | 44 |
| 329 | OAD | 04 |
| 330 | OAE | 05 |
| 331 | OAF | 30 |

## COP CROSS ASSEMBLER LOGS

| 332 | OBO | 44 |  | NOP |
| :--- | :--- | :--- | :--- | :--- |
| 333 | OB1 | 04 |  | XIS |
| 334 | OB2 | 48 | SLST: | RET |
| 335 |  |  |  |  |
| 336 |  |  |  |  |
| 337 |  |  |  | . END |

; MOVE TO OPPOSITE REGISTER. ; PLACE DIGIT COUNT IN ACC. ; SUBTRACT 2. ; SHOULD ALWAYS SKIP. ; PUT DIGIT COUNT BACK.
; FINISHED - RETURN!!
$; \cdots$ SHIFT LEFT $\rightarrow \cdots$;
. LOCAL
; THIS ROUTINE SHIFTS LEFT THE CONTENTS OF TWO MEMORY ; LOCATIONS ONE BIT. THERE ARE THREE ENTRY POINTS:

SHLR: RESETS THE CARRY BEFORE SHIFTING IN ORDER TO FILL THE LOW ORDER BIT POSITION WITH A 0 .

SHLC: SHIFTS THE STATE OF THE CARRY INTO THE LOW ORDER BIT POSITION.

SHL1: SHIFTS LEFT THE CONTENTS OF ONLY ONE MEMORY LOCATION. THE STATE OF THE CARRY IS SHIFTED INTO THE LOW ORDER POSITION OF MEMORY.
; CLEAR CARRY PRIOR TO SHIFT.
; LOAD FIRST MEM DIGIT.
; DOUBLE IT.
; AVOID SKIP.
; STORE SHIFTED DIGIT.
; LOAD NEXT MEM DIGIT.
; DOUBLEIT TOO.

## RAM Keep-Alive

The desirable approach is to force the COP reset input to zero before the voltage falls below 4.5 V . This provides a drop out rate of approximately 1 in 50 k for the " L " parts and 1 in 100k for the 420. By also stopping the clock of the " $L$ " parts they can achieve a drop-out rate similar to the 420. While not perfect, the number of cycles between data error should be considered with respect to the needs of the application.
The external circuitry to control the chip during the power transition has several implementations each one being a function of the application. The simplest hardware is found in a battery powered (automotive) application. The circuit must sense that the switched 12V is falling (e.g., at some value much below 12 V and still greater than 5 V ). This can be done by using the unswitched 12 V as a reference for a divider to a nominal voltage of 8 V . As the switched 12 V drops below the reference a detector will turn on a clamp transistor to a series switch, the POR, and/or the clock circuit (Figure 1). It should be noted that this draws current during the absence of the switched 12 V circuit.
In non-automotive usage a similar circuit can be used where there is a stable reference voltage available to use with the comparator/clamp. Thus a 3.6 V rechargable Ni-Cad battery could be used as the reference voltage and $\mathrm{V}_{\text {RAM }}$ if the appropriate divider is used to level shift to this operating range.
In AC line-powered applications, a similar method could be used with the raw DC being sensed for drop. Another method would be to sense that the line had missed 2-3 cycles either by means of a charge pump or peak detection technique. This will provide the signal to turn on the clamp. One must make this faster than the time to discharge the output capacitance of the power supply, thus assuring that the clamp has performed its function before the supply falls below spec value.
In conclusion, to protect the data stored in RAM during pow-er-off cycle, the POR should go low before the $V_{C C}$ power drops below spec and come up after $V_{C C}$ is within spec. The first item must be handled with an external circuit like Figure 1 and the latter by an RC per the data sheet.


TL/DD/6946-1
FIGURE 1

## Analog to Digital Conversion Techniques With COPS ${ }^{\text {TM }}$ Family Microcontrollers

## TABLE OF CONTENTS

### 1.0 INTRODUCTION

### 2.0 SIMPLE CAPACITOR CHARGE TIME MEASUREMENT

2.1 Basic Approach
2.2 Accuracy Improvements
2.3 Conclusions

### 3.0 PULSE WIDTH MODULATION (DUTY CYCLE) TECHNIQUE

3.1 Mathematical Analysis
3.2 Basic Implementation
3.3 Accuracy Improvements
4.0 DUAL SLOPE INTEGRATION TECHNIQUES
4.1 Mathematical Background
4.2 Basic Dual Slope Technique
4.3 Modified Dual Slope Technique
5.0 VOLTAGE TO FREQUENCY CONVERTER, VCO'S
5.1 Basic Approach
5.2 The LM131/LM231/LM331
5.3 Voltage Controlled Oscillators
5.4 A Combined Approach
6.0 Successive Approximation
6.1 Basic Approcah
6.2 Some Comments on Resistor Ladders

## 7.0 "OFFBOARD" TECHNIQUES

7.1 General Comments
7.2 ADC0800 Interface
7.3 ADC0801/2/3/4 Interface (COP431/32/33/34)

### 8.0 CONCLUSION

### 9.0 REFERENCES

### 1.0 Introduction

A variety of techniques for performing analog to digital conversion are presented. The COP420 microcontroller is used as the control element in all cases. However, any of the COPS family of microcontrollers could be used with only minor changes in some component values to allow for different instruction cycle times.
Indirect analog to digital converters are composed of three basic building blocks:

- D/A Converter
- Comparator
- Control logic

In a software driven system the D/A converter and comparator are present but the control logic is replaced by instruction sequences. There are a variety of software/hardware techniques for implementing A/D converters. They differ primarily in their approach to the included D/A. There are two primary approaches to the digital to analog conversion which can in turn be divided into a number of sub-categories:
-D/A as a function of weight closures
— R/2R ladder

- Binary weighted ladder
- D/A as function of time
- RC exponential charge
- Linear charge/discharge (dual slope)
- Pulse width modulation

These techniques should be generally familiar to persons skilled in the electronic art. The objective here is to illustrate the application of these established methods to a low cost system with a COPS microcontroller as the intelligent control element. Circuit configurations are provided as well as the appropriate flow charts and code to implement the function.
Some mathematical and theoretical analysis is presented as an aid to understanding the various techniques and their limits. However, it is not the purpose here to provide a definitive theoretical analysis of the analog to digital conversion process or of the various techniques described.

### 2.0 Simple Capacitor Charge Time Measurement

### 2.1 BASIC APPROACH

General
Perhaps the simplest means to perform an analog to digital conversion is to charge a capacitor until the capacitor voltage is equal to the unknown voltage. The capacitor voltage and the unknown are compared by means of a standard analog comparator. The unknown is determined simply by counting, in the microcontroller, the amount of time it takes for the charge on the capacitor to reach a value equal to the unknown voltage. The capacitor voltage is given by the standard capacitor charge equation:

$$
V_{C}=V_{0}+\left[V 1-V_{0}\right]\left[1-e^{* *}(-t / R C)\right]
$$

where: $\mathrm{V}_{\mathrm{C}}=$ capacitor voltage
V $0=$ "dischage voltage" - low level voltage
V1 $=$ high level voltage
The most obvious problem with this method, from the standpoint of software implementation, is the nonlinearity of the
relationship. This can be circumvented in several ways. First of all, a routine to calculate the exponential can be implemented. This, however, usually requires too much code if the exponential routine is not otherwise required in the program. Alternatively, the range of input voltages can be restricted so that only a portion of the capacitor charge curve - which can be approximated with a linear relationship or with some minor straight time curve fitting - is used. Finally, a look up table can be used which will effectively convert the measured time to the appropriate voltage. The look up table has the advantage that all the math can be built into the table, thereby simplifying matters significantly. If arithmetic routines are going to be used, it is clear that the relationship is simplified if VO is OV because it then drops out the equation.

## BASIC CIRCUIT IMPLEMENTATION

The circuit in Figure 1 is the basic implementation of the capacitor charge method of A/D conversion. The selection of input and output used is arbitrary and is dictated by general system considerations. VO is the " 0 "' level of the G output and V1 is the " 1 " level of the output. The technique is basically to discharge the capacitor to VO (which is ideally ground) and then to apply V1 and increment an internal counter until the comparator changes state. The flow chart and code for this implementation are shown in Figure 2.

## ACCURACY CONSIDERATIONS

The levels reached by the microcontroller output constitute one of the more significant problems with this basic imple-
mentation. The levels of $V_{1}$ and $V 0$ are not $V_{C C}$ and ground as would be desired. The level is defined by the load on the output, the value of $\mathrm{V}_{\mathrm{CC}}$, and the device itself. Furthermore, these levels are likely to change from device to device and over temperature. To be sure, the output values will be at least those given in the data sheet, but it must be remembered that those values are minimum high voltages and maximum low voltages. Typically, the high value will be greater than the spec minimum and the low value will be lower than the spec maximum. In fact, with a light load the values will be close to $\mathrm{V}_{\mathrm{CC}}$ and ground. Therefore, in order to obtain any accurate result for a voltage measurement the exact values of V1 and V0 need to be measured and somehow stored in the microcontroller. Typical values of these voltages can be measured experimentally and an average could be used for final implementation.
The other problem associated with the levels is that the capacitive load on the output line is substantial and far in excess of the values used when specifying the characteristics of the various COP420 outputs. The significant effect of this is that it will take longer than "normal" for the output to reach its maximum value. In addition, it is likely that there will be dips in the output as it rises to its maximum value since the capacitor will start to draw charging current from the output. All of this will be fast relative to the other system times. Still it will affect the result since the level to which the capacitor is attempting to charge is not being applied uniformly and "instantaneously". It can be viewed as though the voltage V 1 is bouncing before it stabilizes.


TL/DD/6935-01
Crystal oscillator values chosen to give $4 \mu$ scycle time with divide by 16 option selected on COP 420 CKO/CKI Pins
$V_{C C}=+5 V$
FIGURE 1. Basic Capacitor Charge Technique


FIGURE 2A. Typical RC Charge A/D Code


FIGURE 2B. Charge Flow Chart

A more general problem is that of the tolerance of RC time constant. The value of the voltage with respect to time is obviously related to the RC value. Therefore, a change in that value will result in a change in the voltage for a given time period t . The graph in Figure 3 illustrates the effect of a $\pm 10 \%$ variation in the RC value upon the voltage measured for a given time $t$. If one cares to work out the math, it comes out that the error is an exponential relationship in much the same manner as the capacitor voltage itself. The maximum error induced for $\pm 10 \%$ RC variation is $\pm 3.9 \%$.
Remember also that we are measuring time. Therefore variation in the RC value will have a direct, linear effect on the time required to measure a given voltage. It is also necessary that the time base for the COP420 be accurate. A variation in the accuracy in the operating frequency of the COP420 will have a direct impact on the accuracy of the result.
Given the errors mentioned so far and assuming that no changes are made in the hardware, the accuracy of the technique then is determined by the resolution of the time measurement. This is improved in two ways: increase the RC time constant so that there is a smaller change in capacitor voltage for a given time period or try to minimize the loop time required to increment the counter. Lengthening the RC time constant is easier but the cost is increased conversion time. The minimum time to increment a 5 to 8 bit binary counter and test an input is 13 cycle times. For a 9
to 12 bit binary counter this minimum time is 17 cycle times. Note also that the minimum time to perform the function does not necessarily correspond to the minimum number of code words required to implement the function. At a cycle time of $4 \mu \mathrm{~s}$, the 13 cycle times correspond to $52 \mu \mathrm{~s}$.

### 2.2 ACCURACY IMPROVEMENTS

Several options are available if it is desired to improve the accuracy of this method. Three such improvements are shown in Figure 4. Figure $4 A$ is the smallest change. Here a pullup resistor has been added to the G output line and the G line is run open drain internally, i.e., the internal pullup is removed. This improves the "bounce" problem mentioned earlier. The G line will go to the high state and remain there with this setup. However, the addition of the resistor does little more than eliminate the bounce. The degree of improvement is not great, but it is an easy way to eliminate a minor source of error.
Figure $4 B$ is the next step. A 74C04 is used as a buffer. The 74C04 was chosen because of its symmetric output characteristics. Any CMOS gate with such characteristics could be used. The software can easily be adjusted to provide the proper polarity. The COP420 output drives a CMOS gate which in turn drives the RC network. This change does make significant improvements in accuracy. With a light


FIGURE 3
load the CMOS gate will typically swing from ground to $V_{C C}$ and its output level is not as likely to be affected by the capacitor discharge.
Figure $4 C$ is the best approach, but it involves the greatest component cost. Here two G outputs are controlling analog switches. Ground is connected to the RC network to discharge the capacitor, and a positive reference is used to charge the capacitor. This reference can be any suitable voltage source: zener diodes, $\mathrm{V}_{\mathrm{CC}}$, etc. The controlling voltage tolerance is now clearly the tolerance of the reference. Precise voltage references are readily obtainable. Figure $4 C$ also shows an analog switch connected directly across the capacitor to speed up the capacitor discharge time. When using this version of the basic scheme, remember to include the 'on' resistance of the analog switch connected to $\mathrm{V}_{\text {REF }}$ in the RC calculation. Failure to do so will introduce error into the result.
Note that the LM339 is a quad comparator. If these comparators are not otherwise needed in the system, they can be used in much the same manner as the CMOS gate mentioned above. They can be used to buffer the output of the COPS device and to reset the capacitor, or whatever other function is required. This has the advantage of fully utilizing


A
the components in the system and eliminates the need to add another package to the system.

### 2.3 CONCLUSIONS

This approach is an inexpensive way to perform an A/D conversion. However, it is not that accurate. With a $10 \%$ $V_{C C}$ supply and a $10 \%$ tolerance in the RC value and $10 \%$ variation in the oscillator frequency the best that can be hoped for is about $25 \%$ accuracy. If a $1 \%$ reference voltage is used, this accuracy becomes about $15 \%$.
Under laboratory conditions-holding all variables constant and using precise measured values in the calculations-the configuration of Figure 2 yielded 5 bit accuracy over an input range of 0 to 3.5 V . Over the same range and under the same conditions, the circuit of Figure $4 B$ yield 7 to 8 bit accuracy. It must be emphasized that these accuracies were obtained under controlled conditions. All variables were held constant and actual measured values were used in all calculations. It is unlikely that the general situation will yield these accuracies unless adjustments are provided and a calibration procedure is used. This could defeat the low cost objective.

### 3.0 Pulse Width Modulation (Duty Cycle) Technique

### 3.1 MATHEMATICAL ANALYSIS

The pulse width modulation, or duty cycle, conversion technique is based on the fact that if a repetitive pulse waveform is applied to an RC network, the capacitor will charge to the average voltage of the waveform provided that the RC time constant is sufficiently large relative to the pulse period. See Figure 5.
In this technique, the capacitor voltage $\mathrm{V}_{\mathrm{C}}$ is compared to the voltage to be measured by means of an analog comparator. The duty cycle is then adjusted to cause $\mathrm{V}_{\mathrm{C}}$ to approach the input voltage. The COPS device reads the comparator output and then drives one of its outputs high or low depending on the result, i.e., if $\mathrm{V}_{\mathrm{C}}$ is lower than the input voltage, a positive voltage ( V 1 ) is applied to charge the capacitor; if $\mathrm{V}_{\mathrm{C}}$ is higher than the input voltage, a lower voltage (VO) is applied to discharge the capacitor. Thus the capacitor voltage will seek a point where it varies above and below the input voltage by a small amount. Figure 6 illustrates the capacitor voltage and the comparator output.
Some mathematical analysis here will be useful to help clarify the technique and to point out its restrictions. Referring to Figure 6, we have the following:

$$
\begin{aligned}
V_{A} & =V_{0}+\left[V_{B}-V_{0}\right]\left[e^{* *}(-t 1 / R C)\right] \\
V_{B} & =V_{A}+\left[V_{1}-V_{A}\right]\left[1-e^{* *}(-t 2 / R C)\right] \\
& =V_{1}+\left[V_{A}-V_{1}\right]\left[e^{* *}(-t 2 / R C)\right]
\end{aligned}
$$



TL/DD/6935-7

$$
V_{C}=\frac{\left(V_{1}-V_{0}\right) \times T 1}{T 1+T 2}
$$

solving for $t 1$ and $t 2$ we have:

$$
\begin{aligned}
& t 1=-R C \ln \left[\left(V_{A}-V_{0}\right) /\left(V_{B}-V_{0}\right)\right] \\
& t 2=-R C \ln \left[\left(V_{B}-V_{1}\right) /\left(V_{A}-V_{1}\right)\right]
\end{aligned}
$$

let:

$$
\begin{aligned}
& V_{A}=V_{I N}-d 1 \\
& V_{B}=V_{I N}-d 2
\end{aligned}
$$

substituting the above, the equations for t 1 and t 2 become:

$$
\begin{aligned}
t 1= & -R C \ln \left\{\left[1-\left(d 1 /\left(V_{I N}-V_{0}\right)\right)\right] /\right. \\
& {\left.\left.\left[1+d 2 /\left(V_{\mathbb{N}}-V_{0}\right)\right)\right]\right\} } \\
t 2= & -R C \ln \left\{\left[1-\left(d 2 /\left(V_{I N}-V_{1}\right)\right)\right] /\right. \\
& {\left.\left.\left[1-d 1 /\left(V_{\mathbb{N}}-V_{1}\right)\right)\right]\right\} }
\end{aligned}
$$

the equations reduce by means of the following assump. tions:

$$
\begin{aligned}
& \text { 1. } d 1=d 2=d \\
& \text { 2. }\left|V_{I N}-V 0\right|>d \\
& \left|V_{I N}-V_{1}\right|>d
\end{aligned}
$$

applying these assumptions, we get the following:

$$
\begin{aligned}
& t 1=-R C \operatorname{In}[(1+x) /(1-x)] \text { where } x=-d /\left(V_{\mathbb{N}}-V 0\right) \\
& t 2=-R C \ln \left[(1+x) /(1-y) \text { where } y=d /\left(V_{\mathbb{N}}-V 1\right)\right.
\end{aligned}
$$

because of the assumptions above, the $x$ and $y$ terms in the preceding equations are less than 1 , therefore the following expansion can be used:

$$
\ln [(1+z) /(1-z)]=2\left[z+\left(z^{* *} 3\right) / 3+\left(z^{* *} 5\right) / 5+\ldots\right]
$$



TL/DD/6935-8

FIGURE 5


## Comparator Output



FIGURE 6
substituting we have:

$$
\begin{aligned}
& \mathrm{t} 1=-2 R C\left[\mathrm{x}+\left(\mathrm{x}^{* *} 3\right) / 3+\ldots\right] \\
& \mathrm{t} 2=-2 R C\left[y+\left(\mathrm{y}^{* *} 3\right) / 3+\ldots\right]
\end{aligned}
$$

under assumption 2 above, the linear term completely swamps the exponential terms yielding the following result (after substituting back into the equation):

$$
\left.\mathrm{t} 1=2 \mathrm{dRC} / \mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \quad \mathrm{t} 2=-2 \mathrm{dRC} /\left(\mathrm{V}_{\mathrm{IN}}-V_{1}\right)
$$

therefore:

$$
\begin{aligned}
& t 1 /(t 1+t 2)=\left(V_{1}-V_{\mathbb{N}}\right) /\left(V_{1}-V_{0}\right) \\
& t 2 /(t 1+t 2)=\left(V_{1 N}-V_{0}\right) /\left(V_{1}-V_{0}\right)
\end{aligned}
$$

solving for $\mathrm{V}_{\mathbb{N}}$ :

$$
\begin{aligned}
V_{\mathbb{N}} & =[t 2 /(t 1+t 2)]\left[V_{1}-V_{0}\right]+V_{0} \\
\text { or } V_{I N} & =V_{1}-[t 1 /(t 1+t 2)]\left[V 1-V_{0}\right]
\end{aligned}
$$

It follows from the above results that by measuring the times t 1 and t 2 , the input voltage can be accurately determined. As will be seen the restrictions based upon the assumptions above do not cause any serious difficulty.

## General Accuracy Considerations

In the preceding calculations it was assumed that the differential output above and below the input voltage was the same. If the comparator output is checked at absolutely regular intervals, and if the intervals are kept as small as possible this assumption can be fairly easily guaranteed-at least to within the comparator offset which is only a few millivolts. As we shall see, this aspect of the technique presents few, if any, difficulties. In addition, there is an RC network at the input of the comparator. The time constant of this network must be long relative to the time between checks of the comparator output. This will insure that the capacitor voltage does not change very much between checks and thereby help to insure that the differences above and below the input voltage are the same.
The next major approximation has to do with the difference between the input voltage and either V1 or V0. We have relied on this difference being much greater than the amount the capacitor voltage changes above and below the input voltage. This approximation allows the nonlinear terms in the logarithmic expansion to be discarded. In practicality, the approximation means that the input voltage must not be "close" to either V1 or V0. Therefore, it becomes necessary to determine how closely the input voltage can approach V 1 or VO. It is obvious that the smaller the difference d can be made, the closer the input voltage can approach either reference. The following calculations illustrate the method for determining that difference $d$. Note, using either V1 or V0 produces the same result. Thus $\mathrm{V}=\mathrm{V} 1=\mathrm{V} 0$.
For at least $1 \%$ accuracy

$$
\begin{gathered}
x+\left(x^{* *} 3\right) / 3<1.01 x \\
\text { therefore } x<0.173
\end{gathered}
$$

since $x=d /\left|\left(V_{I N}-V\right)\right|$ we have $d<0.173\left|\left(V_{I N}-V\right)\right|$.
Using the same analysis for $0.1 \%$ accuracy in the approximation we get $\mathrm{d}<0.0548\left|\left(\mathrm{~V}_{\mathbb{N}}-\mathrm{V}\right)\right|$. By applying this relationship, the RC time constant can be adjusted so that, within the time interval, the capacitor voltage does not change by more than $\mathrm{d} V$. The user may then select, within
reason, how close to the references he can allow the input voltage to go.
The next consideration is really just one of simplification. It is clear that if VO is zero, it drops out of the first equation and the relationship is simplified. Therefore, it is desirable to use zero volts as the V0 value. The equation then becomes:

$$
V_{I N}=V_{1} t 2 /(t 1+t 2)
$$

It is obvious by now that the heart of the technique lies in accurately measuring the times $\mathrm{t1}$ and t 2 . Clearly this requires that the time base of the COP420 be accurate. Short term variations in the COP420 time base will clearly impact the accuracy of the result. In addition to that there is a serious problem in being able to check the comparator output often enough to get any accuracy and resolution out of simply measuring the times $\mathbf{t 1}$ and t 2 . This problem is circumvented by measuring many periods of the waveform. Doing this gives a large average, which improves the accuracy and tends to eliminate any spurious changes. Of course, the trade off is increased time to do the conversion. However if the time is available, the technique becomes restricted only by the accuracy of the external components. Those of the comparator and the reference voltage are most critical.
It is clear from the equation above that the accuracy of the result is directly dependent upon the accuracy of the reference voltage V1. In other words, it is not possible to be more accurate than the reference voltage. If, however, all that is required is a ratio between the input voltage and the reference voltage, the accuracy of the reference will not be a controlling factor provided that the input voltage tracks the reference. This requires that the input voltage be generated from the reference voltage in some form, e.g., a voltage divider with $\mathrm{V}_{\mathrm{IN}}$ coming off a variable resistance.
Finally, we have noted that the difference d must be small. If the capacitor had to charge or discharge a long way toward $\mathrm{V}_{\mathbb{N}}$, the nonlinearity of the capacitor charge curve would be significant. This therefore requires that the conversion begin with the capacitor voltage close to the input voltage.
Note that the RC value is not part of the equation. Therefore the accuracy of the time constant has no effect on the result as long as the time constant is long relative to the time between checks of the comparator output.
The final point is that the reference voltages, whatever they may be, must be hard sources. Should these voltages vary or drift at all, they will directly affect the result. In those configurations where the references are being switched in and out, the voltage should not change when it is switched into the circuit.

### 3.2 BASIC IMPLEMENTATION

## General

The objective, then, is to measure the times t 1 and t 2 . This is accomplished in the software by means of two counters. One of the two counters counts the t2 time; the other counter counts the total time $\mathrm{t} 1+\mathrm{t} 2$.
It is necessary to check the comparator output at regular intervals. Thus the software must insure that path lengths
through the test and increment loops are equal in time. Further it is desirable to keep the time required to increment the counters as short as possible. A trade off usually comes into play here. The shortest loop in terms of code required to implement the function is rarely the shortest loop in terms of time required to execute the function. The user has to decide which implementation is best for him. The choice will frequently be governed by factors other than the A/D conversion limits.
It must be remembered that we are now dealing with analog signals. If significant accuracy is required, we are handling very small analog signals. This requires the user to take precautions that are normally required when working with linear circuits, e.g., power supply decoupling and bypassing, lead length restrictions, crosstalk, op amp and comparator stabilization and compensation, desired and undesired feedback, etc. As greater accuracy is sought these factors are more and more significant. It is suggested that the reader refer to the National Semiconductor Linear Applications Handbook and to the data sheets for the various components involved to see what specific precautions should be taken both in general and for a specific device.

## The Base Circuit

Figure 7 shows the diagram for the basic circuit required to implement the duty cycle conversion scheme. The flow chart and code required to implement the function are shown in Figure 8. Note that the flow chart and code do not change-except for possible polarity change on output to allow for an inverting buffer-for any of the improvements in accuracy discussed later. The only exception to this is the technique illustrated in Figure 10 and the variations there are minor.
The code and flow chart in Figure 8 implement the technique as described above. The large averaging technique is
used as it would be too difficult to measure the times t 1 and t 2 in a single period. The total time, $\mathrm{t} 1+\mathrm{t} 2$, is the viewing window under complete control of the software. This window is a time equal to the total number of counts, determined by desired accuracy, multiplied by the loop time for a single count. A second counter is counting the $\mathbf{t} 2$ time. Special care is taken to insure that all paths through the code take the same length of time since the integrity of the time count is the essence of the technique. The full conversion scheme would use the subroutine in Figure 8. Normally the subroutine would be called first just to get the capacitor charged close to the input voltage. The result obtained here would be discarded. Then the routine would be called a second time and the result used as required.
In the configuration in Figure 7, there is an RC network in both input legs of the comparator. This is to balance the inputs of the device. For this reason, R1 = R2. C1 is the capacitor whose voltage is being varied by the pulse waveform. C2 is in the circuit only for stabilization and symmetry and is not significant in the result. The comparator tends to oscillate when the + and - inputs are nearly equal without capacitor C2 in the circuit.
As would be expected, the basic circuit has some difficulties. By far the most serious of these difficulties is the output level of the G line. To be sure of the high and low level of this output the levels should be measured. The " 1 " level will be between the spec minimum of 2.4 V and $\mathrm{V}_{\mathrm{CC}}$ (here assumed to be 5 V ). The " 0 " level will be between the 0.4 V spec maximum and ground. With light loads, these levels are likely to vary from device to device. Furthermore, we have the same " 1 " level problem that was mentioned in the simplest technique: the capacitive load is large and the capacitor is charging while the output is trying to go to the high level.


FIGURE 7. Basic Duty Cycle A/D

There is also a problem with the low level. When the output goes low, the capacitor begins to discharge through the output device of the COP420. This discharge current has the effect of raising the " 0 " level and thereby introducing error. Note that we are not talking about large changes in the voltages, especially the low level. Typically, the change will only be a few millivolts but that can translate into a loss of accuracy of several bits.
Under laboratory conditions-holding all variables constant and using precise measured values in the calculations-the circuit of Figure 7 yielded 5 bit $\pm 1$ bit accuracy over
the range of V 0 (here measured to be 0.028 V ) to 3.5 V (the maximum specified input voltage for the comparator with $V_{S}$ $=5 \mathrm{~V}$ ). Increasing the number of total counts had very little effect on the result. In the general case, the basic scheme should not be relied upon for more than 4 bits of accuracy, especially if one assumes that $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{0}=0$. As shall be seen, it is not difficult to improve this accuracy considerably.

| ; AT(I) <br> Allid: | IS THE | FULL CONVER 1,10 | gion scheme written as a subroutine I MAKE SURE COUNTERS CLEARED |
| :---: | :---: | :---: | :---: |
|  | JSRP | CLEAR |  |
|  | LBI | 2. 10 |  |
|  | JSRP | CLEAR |  |
|  | L.BI | 1,13 | ; PRELDAD FOR TOTAL COUNT $=2048$ |
|  | STII | 0 |  |
|  | STII | 0 |  |
|  | STII | 8 |  |
| Alubl : | ININ |  | ; READ COMPARATOR--INPUT TO $420=$ IN3 |
|  | AISC. | 8 |  |
|  | JP | SNDO1 |  |
| SNDIA: | LEI | $3,0$ <br> ; VALUES | : USing omg below to save state df other g If it was necessary to do so, else use ogi |
|  | SMB | 2 | ; VIN > VE, DRIVE VE HIGHER |
|  | DMG |  | ; THIS CODE STRAIGHT LINED FOR SPEED |
|  | SC |  | ; APPLY PDSITIVE REFERENCE |
|  | CLRA |  | ; INCREMENT THE SUB COUNTER |
|  | LBI | 2, 13 |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | CLRA |  |  |
|  | ASC |  |  |
|  | NOP |  | ; BINARY INCREMENT |
|  | $\times 15$ |  | ; WOULD ELIMINATE THESE 4 WORDS IF B BIT |
|  | CLRA |  | : COUNTER OR LESS-HERE SET UP FOR UP TD 12 BIT |
|  | ASC |  | ; COUNTER |
|  | NOP |  |  |
|  | X |  |  |
|  | JP | TOTAL |  |
| SNHOI: | LBI | 3, 0 |  |
|  | RMB | 2 |  |
|  | OMG |  |  |
|  | CLRA |  |  |
|  | AISC | 10 | ; THIS PART DF THE CODE MERELY INSURES THAT |
|  | NOP |  | ; ALL PATHS THROUGH THE ROUTINE ARE EQUAL IN TI |
| DI Y: | AISC | 1 |  |
|  | JP | DLY |  |
| THIAL : | CLRA |  |  |
|  | LBI | 1,13 |  |
|  | SC |  |  |
|  | ASC |  | ; INCREMENT THE TOTAL LOOP COUNTER |
|  | NDP |  | ; WHEN QUERFLOW, DONE SO EXIT |
|  | XIS |  |  |
|  | CLRA | - |  |
|  | ASC | $\cdots$ |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | CLRA |  |  |
|  | ASC |  |  |
|  | JP | ATOD2 |  |
|  | RET |  |  |
| Alther: | X |  | . |
|  | JP | ATOD 1 |  |
|  | .PAGE |  |  |
| CLEAR: | CLRA |  |  |
|  | XIS |  |  |
|  | JP | CLEAR |  |
|  | RET |  |  |



FIGURE 8B. Duty Cycle A/D Flow Chart

### 3.3 ACCURACY IMPROVEMENTS

## General Improvements

Figure 9 illustrates circuit changes that will make significant improvements in the accuracy of the technique. In Figure 9A a CMOS buffer is used to drive the RC network. The output of the COP420 drives the CMOS gate, which here is a 74C04 because of its output characteristics. The main thing that this technique does is to reduce the difficulties with the output levels. Typically, VO is 0 V and V 1 is $\mathrm{V}_{\mathrm{Cc}}$. We also have a "harder" source for the voltages - the levels don't change while the capacitor is charging or discharging. Now, even more clearly than before, the accuracy of $\mathrm{V}_{\mathrm{CC}}$ is the controlling voltage tolerance. The accuracy of the result will be no better than the accuracy of $\mathrm{V}_{\mathrm{CC}}$ (for a system requiring absolute accuracy).

Under laboratory conditions, the circuit of Figure 9A yielded the accuracies as indicated below for various total counts. The accuracy increased with the total count until the count exceeded 2048. There was no significant increase in accuracy with this circuit for counts in excess of 2048. (Remember that these results were obtained under controlled conditions). We may then view the results obtained with 2048 counts as the upper limit of accuracy with the circuits of Figure 9A. The results were as follows:

| Total <br> Count | Resultant Accuracy |
| :---: | :---: |
| 512 | $8 \pm 1 / 2$ bits |
| 1024 | $9 \pm 1$ bits |
| 2048 | $9 \pm 1 / 2$ bits |
| 4096 | $9 \pm 1 / 2$ bits |



FIGURE 9. Improvements to Duty Cycle A/D

The circuit of Figure $9 B$ makes a significant change to improve accuracy. Now the COP420 is controlling analog switches and switching in positive and negative references. Therefore the accuracy of the reference voltages is the controlling factor. Generally this will improve the accuracy over that obtained with Figure 9A. With the circuit of Figure 9B, with V0 $=1 \mathrm{~V}$ (negative reference), and V1 $=3 \mathrm{~V}$ (positive reference), 9 bit accuracy was achieved with a total count of 1024. V0 and V1 were arbitrarily chosen to place the input voltage approximately in the center of the allowable comparator input range with $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$. Remember, the accuracy of the references is controlling. The result can be no more accurate than the references. Furthermore, these references must be hard sources; i.e., they must not change when they are switched into the circuit as that contributes error into the result.
In Figure 9C, capacitive feedback was added to the comparator circuit and the series resistance to $\mathrm{V}_{\mathbb{N}}$ was decreased. The feedback added hysteresis and forced the comparator to slew at its maximum rate (significant errors are introduced if the comparator does not change state in a time shorter than the cycle time of the controller). Both of these changes resulted in increased accuracy of the result. With $\mathrm{V} 0=0$, $\mathrm{V} 1=5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{Cc}}\right)$ and $\mathrm{V}_{\mathrm{cc}}$ held steady at 5.000 V , an accuracy of 10 bits $\pm 1$ bit was achieved over the input range of 0 to 3.5 V .

It is obviously possible to use any combination of the configurations in Figure 9 for a given application. What is used will depend on the user and his specific requirements.

Figure 10 illustrates a further refinement of the basic approach. This configuration can be used if greater accuracies are needed. The major change is the addition of a summing amplifier to the circuit for the purpose of adding a fixed offset voltage to the input voltage. This has the effect of moving the input voltage away from the negative reference (which is OV here). This offset voltage should be stable as the changes in it will directly affect the result. The offset voltage should be chosen so as to place the effective input voltage (the voltage at the comparator input) approximately in the center of the range between the two references. The precise value of the offset is not critical nor is its source. The forward voltage drop across a germanium diode is used as the offset in Figure 10, but this offset can be generated in any convenient manner. The forward voltage drop of the germanium diode is approximately 0.3 V . Given this and the negative reference of 0 V and a positive reference of 2.5 V , the input voltage is restricted to a range of 0 to 2 V . Therefore, the effective input voltage (at the comparator input) is approximately 0.3 V to 2.3 V - well within the limits of the two references. The circuit also includes provision for an autozero self calibration procedure.
Note that the resistors in the summing amplifier should be matched. The absolute accuracy of these resistors is not significant, but their accuracy relative to one another can have a significant bearing on the result. The restriction is imposed so that the output of the summing amplifier is exactly the sum of the input voltage and the offset voltage. This requires unity gain through the amplifier and that the


TL/DD/6935-16
-Resistors should be matched
$V_{C C}=+5 V$
$0 \leq V_{\text {IN }} \leq 2 V$
FIGURE 10. Improved Duty Cycle A/D with Autozero
impedance in each summing leg be the same. These effects can become very serious if one is trying for significant accu-racy-e.g., if 12 bit accuracy is being sought $1 \%$ matching of those resistors can introduce an error of $1 \%$ maximum. While $1 \%$ accurate is fairly good, it is significantly less than 12 bit accuracy. Related to this effect is a possible problem with the source impedance of the input voltage. If that impedance is significant in terms of its ratio to the summing resistor, errors are introduced just as if the resistors are mismatched. "Significant" is determined in terms of the desired system accuracy and the relative impedance values. The comparator section is using some feedback to provide hysteresis for stability and a low series resistance is used for the input to the comparator.
Most significantly, this configuration allows a true zeroing of the system. Through the additional analog switches shown, the COP420 can easily perform an autozero function by
tying the input to ground and measuring the result. Thus the system offsets can be calculated, stored and subtracted from the result. This improves the accuracy and is also more forgiving on the choice of the comparator and op amp selected. Furthermore, the offset can be periodically recomputed by the COP420 thereby compensating for drift in system offsets. Nonetheless, the accuracy of the reference is the controlling factor. It is NOT possible to obtain an absolute (as opposed to ratiometric) accuracy of 12 bits without a reference that is accurate to 12 bits. The LM136 used in Figure 10 is a $1 \%$ reference. Although not inherently accurate to 12 bits, the voltage of the LM136 may be trimmed to exact value by means of a variable resistor. The data sheet of the LM136 illustrates this connection. Under laboratory conditions, the circuit of Figure 1 yielded 11 bit $\pm 1$ bit accuracy with a total count of 4096 over the input range of 0 to 2 V . Figure 11 indicates the flow chart and the code required to implement the technique of Figure 10.


FIGURE 11A. Duty Cycle A to D, Improved Method


TL/DD/6935-17
FIGURE 11B. Flow Chart for Improved Duty Cycle A/D

### 4.0 Dual Slope Integration Techniques

### 4.1 Mathematical Background

(Some of this background information is taken from National Semiconductor Linear Applications Note AN-155. The reader is referred to that document for other related general information.)
The basic approach of dual slope integration conversion techniques is to integrate a voltage across a capacitor for a fixed time, and then to integrate in the other direction with a known voltage until the starting point is reached. The ratio of the two times then represents the unknown voltage. Some of the math below in conjunction with Figure 12 will illustrate the approach.


TL/DD/6935-19
FIGURE 12. Dual Slope Integration-Basic Concept

$$
\begin{gathered}
I_{X}=C \frac{d V}{d t}=V_{X} / R \\
V_{X}=R C \frac{d v}{d t} \\
\int_{0}^{T 1} V_{X} d t=\int_{0}^{V} R C d V \\
V_{X} T 1=R C V \\
V=V_{X} T 1 / R C=I_{X} T 1 / C
\end{gathered}
$$

Similarly:

$$
\begin{gathered}
I_{R E F}=C \frac{d V}{d t}=V_{R E F} / R \\
V_{R E F}=R C \frac{d V}{d t} \\
\int_{T 1}^{T 1}+T_{X} V_{\text {REF }} d t=\int_{V}^{0} R C d V \\
V_{R E F} T_{X}=-R C V \\
V=-V_{R E F} T_{X} / R C \\
-V_{R E F} T_{X} / R C=V_{X} T 1 / R C \\
V_{X}=-V_{R E F} T_{X} / T 1
\end{gathered}
$$

Two important facts arise from the preceding mathematics. First of all, there is a linear relationship involved in determining the unknown voltage. Secondly, the negative sign in the final equation indicates that the reference and the unknown, relative to some point (which may be OV or some bias voltage), have opposite polarity. Thus, if it is desired to measure 0 to +5 V , the reference voltage must be -5 V . If the input is restricted to 2.5 to 5 V , the reference can be 0 V as the integrator and comparator are biased at +2.5 V (then the OV is in fact -2.5 V relative to the biasing voltage, and the input range is 0 to 2.5 V relative to the same bias voltage).
There are some difficulties with dual polarity conversion using the dual slope method. It is clear from the math above that if the input voltage will be dual polarity, it is necessary to have two references-one of each polarity. The midrange biasing arrangement briefly described above eliminates
the need for two different polarities but does not help very much since two references are still required-one at the positive value and one at the bias value. Ground is the other reference. Further, the need to select one of two references further complicates the circuitry involved to implement the approach. Also, the dual requirement brings up a difficulty with the bias currents of the integrator and comparator. They could add to the slope in one polarity and subtract in the other.
The only real operational difficulty in dual slope systems is establishing the initial conditions on the integrating capacitor. If this capacitor is not at the proper initial conditions, accuracy will be severely impaired. Figure 12 indicates a switch across the capacitor as a means of initializing it. In a software driven system, the initialization can be accomplished by doing two successive conversions. The result of the first conversion is discarded. It is performed only to initialize the capacitor. The second conversion produces the valid result. One need only insure that there is not significant time lapse between the two conversions. They should take place immediately after one another.
This approach obviously lengthens conversion time but it eliminates many problems. The alternative to this approach of two successive conversions is to take a great deal of care in insuring the initial state of the integrating capacitor and in selecting op amps and comparators with low offsets.

### 4.2 THE BASIC DUAL SLOPE TECHNIQUE

Figure 13 indicates an implementation of the basic dual slope technique. This is a single polarity system and thus requires only the single reference voltage. The circuit of Figure 13 is perhaps not the cheapest way to implement such a scheme but it is representative and illustrates the factors that must be considered.
Consider first the means of initializing the integrating capacitor C1. The routine here connects the input to ground and does a conversion on zero volts as a means of initialization. Subsequently-and this is typical of the more usual tech-nique-two conversions are performed. The first conversion is to initialize the capacitor. The second conversion yields the result. Some form of initialization or calibration procedure is required to achieve optimum accuracy from dual slope conversion schemes.
The comparator in this circuit is used in the inverting mode and has positive feedback as recommended in the LM111 data sheet. The voltage reference is the LH0070, which is a $0.01 \%$ reference. A resistive voltage divider on the IH0070 creates the 5 V value. The use of the voltage divider brings up two difficulties (which can be overcome if the LH0070 is used at its full value, thus eliminating the divider, and the result properly scaled in the microcontroller or series integrating resistor increased). First, the impedance of the reference must be small relative to the series resistance used in the integrator. If this were not the case, the slopes would
show an effect due to the difference in the $R$ value between the applied reference voltage and the unknown input. (By the same token, the output impedance of the source supplying the unknown must also be small relative to that series integrating resistor). Secondly, the bias currents of the integrator may be such as to affect the reference voltage when it is coming from a simple resistor divider. Both problems are reduced if small resistor values are used in the divider. Note also that current mode switching would reduce the problem as well. It should be pointed out that the errors introduced by these problems are not gross deviations from the expected value. They are small errors that will not make much difference in the majority of applications. They are, however the kind of errors that can make the difference between a system accurate to 10 bits and one accurate to 12 bits (assuming all other factors are the same).

Figure 14 shows the flow chart and code required to implement the basic dual slope technique as shown in Figure 13. Under laboratory conditions an accuracy of 12 bits $\pm 1$ bit was achieved. The method is slow, with the maximum conversion time equal to $2 \times T_{\text {REF }}$. Notice that the accuracy of $V_{C C}$ and that of the integrating resistor and capacitor are not involved in the accuracy of the result. The accuracy of $V_{\text {REF }}$ is, of course, controlling if absolute accuracy-rather than ratiometric accuracy-is desired. The absolute accuracy of the circuit can be no better than the accuracy of the reference. If ratiometric accuracy is all that is required, there is no particular problem. The accuracy is merely relative to the reference. The R and C values do not impact the accuracy because the integration in both directions is being done through the same R and C . Results would be quite different if a different value of R or C was used for one of the slopes.


FIGURE 14A. Dual Slope A/D Code


TL/DD/6935-21
FIGURE 14B. Basic Dual Slope A/D Flow Chart

### 4.3 MODIFIED DUAL SLOPE TECHNIQUE

## General

The basic idea of the modified dual slope technique is the same as that of the basic approach. The modified approach eliminates the need for dual polarity references and is also more forgiving in the selection of the op amp and comparator required. Figure 15 illustrates the basic idea.


FIGURE 15. Modified Dual Slope - Basic Concept
The math analysis is much the same:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{X}}=\mathrm{C} \frac{\mathrm{dV}}{\mathrm{dt}}=\left(\mathrm{V}_{\mathrm{X}}-\mathrm{V}_{\mathrm{MAX}}\right) / R \\
\mathrm{v}_{\mathrm{X}}-\mathrm{V}_{\mathrm{MAX}}=\mathrm{RC} \frac{d V}{d t} \\
\left(v_{X}-v_{\text {MAX }}\right) T 1=R C \\
V=\left(v_{X}-V_{\text {MAX }}\right) T 1 / R C
\end{gathered}
$$

Similarly:

$$
\begin{gathered}
l_{\text {REF }}=C \frac{d V}{d t}=\left(V_{\text {REF }}-V_{M A X}\right) / R \\
\left(V_{\text {REF }}-V_{M A X}\right) T_{X}=-V R C \\
V=-\left(V_{R E F}-V_{M A X}\right) T_{X} / R C \\
\left(V_{M A X}-V_{\text {REF }}\right) T_{X}=\left(V_{X}-V_{M A X}\right) T 1 \\
V_{X}=V_{M A X}+\left(V_{M A X}-V_{R E F}\right) T_{X} / T 1
\end{gathered}
$$

The main difference between this and the basic approach is the offset voltage $\mathrm{V}_{\text {MAX }}$. The main restriction is that all input voltage values $\left(\mathrm{V}_{\mathrm{X}}\right)$ are less than $\mathrm{V}_{\mathrm{MAX}}$. It is also apparent that the total count is proportional to the difference between $\mathrm{V}_{\mathrm{MAX}}$ and $\mathrm{V}_{\mathrm{X}}$. The only significant effect of this is, however, to slightly complicate the arithmetic required to arrive at a value for $V_{X}$.
Given that the input voltage $V_{X}$ is always less than $V_{M A X}$, the modified dual slope technique is automatic polarity. This fact comes straight out of the equation above. Thus dual polarity references are not required. However, two precise voltages are required: $\mathrm{V}_{\text {MAX }}$ and $\mathrm{V}_{\text {REF }}$. However, the $\mathrm{V}_{\text {MAX }}$ value can be used for a zero adjust as indicated in Figure 16. This means that the $V_{\text {MAX }}$ value need not be so precise as it will be adjusted in a calibration procedure to produce a zero output. This adjustment amounts to a compensation for the bias currents and offsets. Thus the COP420 can use the supposed value of $\mathrm{V}_{\text {MAX }}$ with $\mathrm{V}_{\text {MAX }}$ later being "tweaked" to give the proper result at zero input. In addition, the initialization loop for the integrating capacitor includes the comparator. Thus the intial condition on the capacitor becomes
not zero but the sum of the offset voltages of the comparator and op amp. Thus the choice of these components is not critical in a modified dual slope approach.

## An Example of the Modified Dual Slope Approach

Figure 16 illustrates an implementation of the modified dual slope technique. The system is calibrated by holding $\mathrm{V}_{\mathrm{IN}}$ to ground and then adjusting $\mathrm{V}_{\text {MAX }}$ for a " 0 " result. Capacitor C1 is the integrating capacitor. Capacitor C2 is used only to cause a rapid transition on the comparator output. C2 is especially useful if an op amp is being used as the comparator stage. Resistor R1 is just part of the capacitor initializing loop. An LH0070 is being used to generate the reference voltage and the $\mathrm{V}_{\text {max }}$ value. The discussion previously about these being hard sources is equally relevant here. In fact, this problem was much more significant in this particular implementation and made the difference between a 10 and 12 bit system. As shown, the technique was accurate to 10 bits. Another bit was obtained when the $V_{\text {MAX }}$ and $V_{\text {REF }}$ values were buffered. It must be remembered that when trying to achieve accuracies of this magnitude board layout, parts placement, lead length, etc. become significant factors that must be specifically addressed by the user.
There are some other considerations in using this technique. The amount of time required to count the specified number of counts starts to become a significant factor. If it takes "too long" to do the counting, the capacitor can charge to either supply voltage depending on which direc-
tion it is integrating. This causes the wave shape shown in Figure 15 to flatten out. This effectively limits the input range for all accuracy is lost once that waveform flattens out. In fact, this was the limiting factor on the accuracy in Figure 16 as shown. Given the amount of time required for an increment of the counter for TREF (or TX), it was not possible to reach the 4096 counts required for 12 bit accuracy before the waveform flattened out. Decreasing the total count solves the problem at the expense of accuracy. It is therefore desirable to keep the loop time required for an increment as fast as possible. The code to implement Figure 16 is shown in Figure 17 and reflects that concern. The other way to solve the problem is to use a large value for $R$ and $C$. This is the easiest solution and preserves accuracy. Its cost is increased conversion time.
Both the basic and modified dual slope schemes can be very accurate and are commonly used. They tend to be reiatively slow. In many applications, however, speed is not a factor and these approaches can serve very well. There are various approaches to dual slope analog to digital conversion which try to improve speed and/or accuracy. These are usually multiple ramping schemes of one form or another. The heart of the approach is the basic scheme described above. It is not the purpose here to delve into all the possible ways that dual slope conversion may be accomplished. The control software is not significantly different regardless of which particular variation is used. The basic ramping control is the same as that indicated here.


TL/DD/6935-24
FIGURE 16. Modified Dual Slope Integration

The number of components required to implement a dual slope scheme is not related to the desired accuracy. The approach is generally tolerant as to the op amps and comparators used as long as proper care is given to the initialization of the integrating capacitor.

Precise references are not required if a ratiometric system is all that is required. Cheaper switches can be safely used. The dual slope scheme controlled by a COPS microcontroller can be a very cost effective solution to an analog to digital conversion problem.

| Cl let:ArCI FAki': | OGI | 1 | ; APPLY UREF AND ENABLE RESET PATH |
| :---: | :---: | :---: | :---: |
|  | LBI | 2, 11 | ; NOW CLEAR THE CQUNTER |
|  | JSRP | CLEAR |  |
| ; $1,15=15,1,14=4$ AND START AT 1, 12 FOR COUNT $=3072$ |  |  |  |
| ; 1,15 = 15 AND START AT 1, 12 FOR COUNT $=4096$ |  |  |  |
| ; $1,15=14$ AND START AT 1,12 FOR COUNT $=8192$ |  |  |  |
| ; 1.15 = 12 AND START AT 1,12 FOR COUNT $=16384$ |  |  |  |
| :HCHIOW SAME PATTERN FOR OTHER COUNTS |  |  |  |
| ; |  |  |  |
| Mr-Asiuk: | JSR INCRA ; RUN THRU THE INCREMENTS |  |  |
|  | ; have the value at this point, do what the application ; REQUIRES--REMEMBER, TO CREATE REAL VALUE MUST MULTIPLY |  |  |
|  |  |  |  |
|  | ; RESULT BY (VREF-UMAX)/TOTAL COUNT AND THEN SUBTRACT |  |  |
|  | ; THAT RESULT FROM UMAX--DO IT IN DECIMAL OR BINARY, WHICHEVER |  |  |
|  | ; IS BEST FOR THE APPLICATION |  |  |
|  | LBI | 1, 11 | ; MAKE SURE SPACE IS CLEARED |
|  | JSRP | CLEAR |  |
|  | LBI | 2,11 |  |
|  | JSRP | clear |  |
|  | JSR | INCRB | ; FOR TEST-KEEP IT CLOSE |
|  | LBI | 1,11 | ; MAKE SURE COUNTER IS CLEARED |
|  | JSRP | CLEAR |  |
|  | JP | CLEAR2 |  |
| INCHA: | LBI | 1.14 |  |
|  | STII | 4 | ; PRESET HERE FOR SMALLER COUNT |
|  | STII | 15 | ; PRESET THE CDUNTER FOR 4096 |
| IN(:IRA1: | OGI | 2 | ; APPLY VIN AND ENABLE FEEDBACK |
| I $\mathrm{N}:$ :R: | LBI | 1,12 |  |
|  | Sc. |  |  |
| B) NADI: | CLRA |  |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | JP | BINAD1 |  |
|  | NOP |  | ; 2 NOPS TO EQUALIZE TIMES |
|  | NOP |  |  |
|  | SKC |  |  |
|  | JP | INCR |  |
|  | OGI | 0 | ; DONE, NOW APPLY VREF |
| INCR:': | LBI | 2,12 | ; COUNT UNTIL COMPARATOR CHANGES |
|  | SC |  |  |
| BINALIE: | CLRA |  |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | JP | Binad2 | ; STRAIGHT LINE THE ADD FOR SPEED |
|  | ININ |  | ; SAVE WORDS BY USING G |
|  | AISC | 8 | ; SEE IF IN3=1 |
|  | JP | INCR2 | ; IN1 IS O, KEEP COUNTING |
| O(1)P61: | OGI | 1 | ; CLEAR THE CAPACITOR, APPLY VREF |
|  | RET |  |  |
| INC:HB: | LBI | 1. 14 | ; MAKE THE PASS FOR CAP INIT SHORT |
|  | STII | 7 |  |
|  | STII | 15 |  |
|  | JP | INCRAI |  |



FIGURE 17B. Modifled Dual Slope Flow Chart

### 5.0 Voltage to Frequency Converters, VCO's

### 5.1 BASIC APPROACH

The basic idea of this scheme is simply to use the COP420 to measure the frequency output of a voltage to frequency converter or VCO. This frequency is in direct relation to the input voltage by the very nature of such devices. There are really only two limiting factors involved. First of all, the maximum frequency that can be measured is defined in the microcontroller by the amount of time required to test an input and increment a counter of the proper length. With the COP420 this upper limit is typically 10 to 15 kHz . The other limiting factor is simply the accuracy of the voltage to frequency converter or VCO. This accuracy will obviously affect the accuracy of the result.
Two basic implementations are possible and their code implementation is not significantly different. First, the number of pulses that occur within a given time period may be counted. This is straightforward and fairly simple to implement. The crucial factor is how long that given time period should be. To get the maximum accuracy from this implementation the time period should be one second. Such a time period would allow the distinction between the frequencies of 5000 Hz and 5001 Hz for example (assuming the V to F converter was that accurate or precise). Decreasing the amount of time will decrease the precision of the result. The alternate approach is to measure (by means of a counter) the amount of time between two successive pulses. This period measurement is only slightly more complicated than the pulse counting approach. The approach also makes it possible to do averaging of the measurement during conversion. This will smooth out any changes and add stability to the result. The time measurement technique is also faster than the pulse counting approach. Its accuracy is governed by how finely the time periods can be measured. The greater the count that can be achieved at the fastest input frequency - shortest period - the more accurate the result.
Figure 18 illustrates the basic concept. Figure 19A shows the flow charts and code implementation for both of the approaches discussed above. Note that whatever type of $V$ to F converter is used, the code illustrated in Figure 19A is not significantly changed. In the code of Figure 19A, the interrupt is being used to test an input and thereby decreases the total time loop.


TL/DD/6935-26
FIGURE 18. V to F Converter - Basic Concept


TL/DD/6935-49
FIGURE 19A. V to F by Counting Pulses

TL/DD/6935-27
FIGURE 19B. V to F by Counting Pulses


TL/DD/6935-28
FIGURE 19D. V to F-Measure Period

### 5.2 THE LM131/LM231/LM331

The LM131 is a standard product voltage to frequency converter with a linear relationship between the input voltage and the resultant frequency. The reader should refer to the data sheet for the LM131 for further information on the device itself and precautions that should be taken when using the device. Figure 20 is the basic circuit for using the LM131. Figure 21 represents improvements that increase the accuracy (by increasing the linearity) of the result. Note that these circuits have been taken from the data sheet of the LM131 and the user is referred there for a further discussion of their individual characteristics. With the LM131 the frequency output is given by the relationship:

$$
F_{\text {OUT }}=\left(V_{\text {IN }} / 2.09\right)\left(1 / R_{T} C_{T}\right)\left(R_{S} / R L\right)
$$

It is clear from the expression above that the accuracy of the result depends upon the accuracy of the external com-
ponents. The circuit may be calibrated by means of a variable resistance in the $\mathrm{R}_{\mathrm{S}}$ term (a gain adjust) and an offset adjust. The offset adjust is optional but its inclusion in the circuit will allow maximum accuracy to be obtained. The standard calibration procedure is to trim the gain adjust ( $\mathrm{R}_{\mathrm{S}}$ ) until the output frequency is correct near full scale. Then set the input to 0.01 or 0.001 of full scale and trim the offset adjust to get FOUT to be correct at 0.01 or 0.001 of full scale. With that calibration, the circuit of Figure 20 is accurate to within $\pm 0.03 \%$ typical and $\pm 0.14 \%$ maximum. The circuit of Figure 21 attains the spec limit accuracy of $\pm 0.01 \%$.

### 5.3 VOLTAGE CONTROLLED OSCILLATORS (VCO's)

A VCO is simply another form of voltage to frequency converter. It is an oscillator whose oscillation frequency is dependent upon the input voltage. Numerous designs for VCO's exist and the reader should refer to the data sheets and application notes for various op-amps and VCO devices. The code in Figure 19 is still applicable if a VCO is used. The only possible difficulty that might be encountered is if the relationship between frequency and input voltage is non-linear. This does not affect the basic code but would affect the processing to create the final result. A sample circuit, taken from the data sheet of the LM358, is shown in Figure 22. The accuracy of the VCO is the controlling factor.

### 5.4 A COMBINED APPROACH

Elements of the period measurement and pulse counting techniques can be combined to produce a system with the advantages of both schemes and with few problems. Such a system is only slightly more complicated in terms of its software implementation than the approaches mentioned above. Note that in a microcontroller driven system, no additional hardware beyond the voltage to frequency converter is required to implement this approach. Basically, the microcontroller establishes a viewing window during which time the microcontroller is both measuring time and counting pulses. The result can be very precise if two conditions are met. First, when the microcontroller determines that it needs the conversion information, the microcontroller does not begin counting time or pulses until the first pulse is received from the VFC (first pulse after the microcontroller "ready"). Note, the COPS microcontroller could provide a "start conversion" pulse to enable the VFC if such an arrangement were desirable. The time would be counted for a fixed period and the number of pulses would be counted. After the fixed period of time the controller would wait for the next pulse from the VFC and continue to count time until that pulse is received. The ratio of the total time to the number of pulse is a very precise result provided that all the system times are slow enough that the microcontroller can do its job. The speed limits mentioned previously apply here. It is clear that the total time is not fixed. It is some basic time period plus some variable time. This is a little more complicated than simply using a fixed time, but it allows greater accuracies to be achieved. Also, the approach takes approximately the same amount of time for all conversions. It is also faster than the simple pulse counting scheme.



FIGURE 21. $\mathbf{A}$ to D with Precision Voltage to Frequency Converter


FIGURE 22. A to D with VCO

### 6.0 Successive Approximation

### 6.1 BASIC APPROACH

The successive approximation technique is one of the more standard approaches in analog to digital conversion. It requires a counter or register (here provided by the COP420), a digital to analog converter, and a comparator. Figure $23 A / B$ illustrates the basic idea with the COP420. In the most basic scheme, the counter is reset to zero and then incremented until the voltage from the digital to analog converter is equal to the input voltage. The equality is determined by means of the comparator. Figure $24 B$ illustrates the flow chart and code for this most basic approach. The preferred approach is illustrated in Figure 25A/B. This is the standard binary search method. The counter or register is set at the midpoint and the "delta" value set at one half the midpoint. The "delta" value is added or subtracted from the initial guess depending on the output of the comparator. The "delta" value is divided by 2 before the next increment or decrement. The method repeats until the desired resolution is achieved. While this approach is somewhat more complicated than the basic approach it has the advantage of always taking the same amount of time for the conversion

TL/DD/6935-32
FIGURE 23A. Basic Parallel Implementation

regardless of the value of the input voltage. The conversion time for the basic approach increases with the input voltage. The preferred approach is almost always faster than the basic approach. The basic approach is faster only for those voltages near zero where it has only a few increments to perform.
The accuracy of the approach is governed by the accuracy of the digital to analog converter and the comparator. Thus, the result can be as accurate as one desires depending on the choice of those components. Digital to analog converters of various accuracies are readily available as standard parts. Their cost is usually in direct relation to their accuracy . The reader should refer to the National Semiconductor Data Acquisition Handbook for some possible candidates for digital to analog converters. It is not the purpose here to compare those parts. The COPS interface to these parts is generally straightforward and follows the basic schematics shown in Figure 23. The user should take note and make sure the input and output ports of the converter are compatible - in terms of voltages and currents - with the COPS device. This is generally not a problem as most of the parts are TTL compatible on input and output. The precautions and restrictions as to the use of any given device are governed by that device and are indicated in the respective data sheets.


FIGURE 23B. Basic Serial Implementation

|  | ; 8 BI <br> - CDMP <br> ; DUTP | success <br> ATOR IN <br> STO D | E APPROXIMATION--BASIC SCHEME TO COP = IN3 <br> A ARE L7 THRU LO WITH L7 = MSB.LO $4 L 5 B$ |
| :---: | :---: | :---: | :---: |
| CLANHKT: | LBI | 2, 14 | : SET THE RESULT VALUE TD ZERO |
|  | STII | 0 |  |
|  | STII | 0 |  |
|  | LEI | 4 | , ENABLE THE L PORT AS OUTPUTS |
|  | JP | OUTPUT |  |
| INCI: <br> PI USI: | SC |  | ; ROUTINE FOR INCREMENTING THE RESULT VALUE |
|  | CLRA |  |  |
|  | LBI | 2,14 |  |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS |  |  |
|  | JP | PLUS1 |  |
| Du7101: | LBI | 2.15 | ; SEND THE RESULT VALUE, STORED IN 2, 15-2, 14 TO |
|  | LD |  | ; G AND THEREBY OUT THRQUGH L |
|  | XDS |  |  |
|  | CAMG |  |  |
|  | JSR | DELAY |  |
|  |  |  | - THAT THE COP DOES NOT TEST THE COMPARATOR UNTIL |
|  |  |  | ; THE D TO A CONVERTER HAS HAD ENOUGH TIME TO DO |
|  |  |  | , THE CONVERSION--THE AYOUNT OF TIME REQUIRED |
|  |  |  | ; 15 CLEARLY DEPENDANT UPON THE D TO A CQNVERTER |
|  |  |  | ; USED |
|  | ININ |  | I NOW READ THE COMPARATOR INPUT TO CDP |
|  | AISC | 8 | ; CoUld save a word IF USE $\theta$ LINE AS INPUT |
|  | JP | INCR | ; INPUT VOLTAGE STILL $>$ CONVERTED ANALOG VOLTACE |
|  | ; CONUERSION DONE AT THIS PQINT--THE COMPARATOR HAS CHANGED STATE <br> ; HENCE, CONVERTED ANALOG VOLTAGE $>$ INPUT VOLTAGE--SO STOP |  |  |

FIGURE 24A. Code for Basic Approach of Successive Approximation


|  | $\begin{aligned} & \text {; } \mathrm{BII} \mathrm{II} \\ & \text { INPu } \\ & \text { inOMP } \end{aligned}$ | INARY O COP TOR=0 | sEARCH SUCCESSIVE APPROXIMATION <br> IS IN3,L BUS IS OUTPUT TO D TO A, L7=MSB, LO=LSB WHEN D TO A VOLTAGE $>$ VIN, OTHERWISE $=1$ |
| :---: | :---: | :---: | :---: |
| BIN:AHI: | LBI | 3, 14 | : SET INCREMENT = MAX VALUE/2 (WILL become |
|  | STII | 0 | ; MAX VALUE/4 BEFORE FIRST USE) |
|  | STII | - |  |
|  | L.BI | 2. 14 | ; Set initial value of result to max value/2 |
|  | STII | 0 |  |
|  | STII | 8 |  |
|  | LEI | 4 | ; ENABLE THE L bus as dutputs |
|  | LbI | 1,15 | INOW SET UP THE BIT COUNTER-QVERFLOW WHEN 3 日its |
|  | CLRA |  |  |
|  | AISC | 9 | ; DO IT THIS WAY FDR COMPATIBILITY WITH INCREMENT |
| OVIIPIT: | X | 3 | s Save the bit counter value and point to result |
|  | t.D |  |  |
|  | XDS |  | , SEND THE RESULT TO a AND HENCE TO L |
|  | cama |  |  |
| DIVIDE: <br> D)VA: | LBI | 3.15 | : DIVIDE THE INCREMENT VALUE BY 2, CAN BE DONE |
|  | LD |  | I IN SEVERAL HAYS SINCE THIS IS A VERY SPECIAL |
|  | AISC | 8 | 1PURPOSE DIVIDE FUNCTION |
|  | JP | DIV1 | ; ALSO, DO THE DIVIDE HERE TO QIVE THE D TO A TIME |
|  | STII | 4 | ; TO do the digital to analog conversion |
|  | JP | TEST |  |
| DJVE: | AISC | 4 |  |
|  | JP | div2 |  |
|  | STII |  |  |
|  | JP | TEST |  |
| Dive: | AISC | 2 |  |
|  | JP | Div3 |  |
|  | STII | 1 |  |
|  | JP | TEST |  |
| Dlva: | LBI | 3.14 |  |
|  | AISC | 1 |  |
|  | JP | DIVA |  |
|  | STII | 8 |  |
|  | 3 SII | 0 |  |
|  | I depending on the d to a used, may need more delay here ; MUST bE SURE THE RESULT IS GTEADY bEFORE TEST THE COMPARATOR |  |  |
|  |  |  |  |
| TE\$ ${ }^{\text {a }}$ | LBI | 3, 14 |  |
|  | ININ |  |  |
|  | AISC | 8 | , COULD SAVE A WORD IF USED O Line as input |
|  | JP | INCR |  |
| DFCH:SUB: | SC |  | - InPut less than d to a converted voltage |
|  | LD | 1 | : Subtract the increment value from result |
|  | $\begin{aligned} & \text { CASC } \\ & \text { NOP } \end{aligned}$ |  |  |
|  |  |  |  |
|  | $\times 19$ | 1 |  |
|  | JP | sub |  |
|  | JP | BITPL |  |
| Incis: | RC |  | ; INPUT $>$ D TO A CONVERTED VOLTAGE |
| ADD: | LD | 1 | ; AdD the increment value to result value |
|  | ASC |  |  |
|  | NOP |  |  |
|  | XIS | 1 |  |
|  | JP | ADD |  |
| B3191: | L日I | 1.15 | © NOW INCREMENT BIT COUNTER TO SEE IF DONE |
|  | LD |  |  |
|  | AISC | 1 |  |
|  | JP | QUTPU |  |
|  | , Convergion done at this point |  |  |



TL/DD/6935-35
FIGURE 25B. Binary
Search Successive
Approximation Flow Chart

FIGURE 25A. Binary Search Successive Approximation Code

### 6.2 SOME COMMENTS ON RESISTOR LADDERS

If the user does not wish to use one of the standard digital to analog converters, he can always build one of his own. One of the most standard methods of doing so is to use a resistor ladder network of some form. Figure 26 illustrates the basic forms of binary ladders for digital to analog converters. The figures also show the transition from the basic binary weighted ladder in Figure $26 A$ to the standard R-2R ladder Figure 26C.
Consider Figure 26A. The choice of the terminating resistor is made by hypothesizing that the ladder were to go on ad infinitum. It can then be shown that the equivalent resistance at point $X$ in that figure would be equal to 128R, the same value as the resistor to the least significant bit output. This fact is used to create the intermediate ladder of Figure $26 B$. This step is done because it is usually undesirable to have to find the multitude of resistor values required in the basic binary ladder. Thus, the modification in Figure 26B significantly reduces the number of resistor values required. As stated earlier, the resistance looking down the ladder at point X in Figure 2 is equal to the resistor connected to the binary output at that point; here the value is $2 R$. Remembering the objective is to minimize the number of different values required, if we simply use the same R-2R arrangement as before with a termination of $2 R$ we get an effective resistance at point $Y$ of Figure 26B or 0.5R. This means that a serial resistance of 1.5 R is required to maintain the integrity of the ladder. If we carry this on through 8 bits, the circuit of

Figure $26 B$ results. From this it is only a small step to create the standard R-2R network. The analysis is the same as done previously.
There is absolutely no restriction that the ladders must be binary. A ladder for any type of code can be constructed with the same techniques. Ladders comparable to Figures 264 and $26 B$ are shown in Figure 27 for a standard 8421 BCD code. With the BCD code, the input must be considered in groups of digits with four bits creating one digit. This is the direct analog of 1 binary digit per unit. We need four inputs to create one decimal digit. Thus the resistor values in each decimal digit are 10 times the values in the previous decimal digit just as the resistor value for each successive binary digit was twice the value for the preceding binary digit. Note that this analysis can be easily extended to any code. The termination resistance is calculated in the same manner-assume the decimal digit groupings extend out to infinity. It can be shown that the resistance of the ladder at point X in Figure 27A is 480R. Thus Figure 27A represents the basic 8241 BCD ladder for three digit $B C D$ number. This termination resistance will vary with where it is placed. Basically this resistance is equal to nine times (for a decimal ladder) the parallel resistance of the last digit implemented. (This relation can be shown mathematically if one desired, the multiplier is a function of the type of ladder used-multiplier $=1$ for binary systems, 9 for decimal systems, etc.) Thus the termination resistance would be 48R if the network were terminated after the 2nd digit and 4.8R if the network were terminated after the 1st digit implemented. In




C

## B

FIGURE 26. Blnary Ladders

Figure $27 B$ we are attempting to use only the resistor values for one decimal digit. This means that the last terminating resistor must be a 4.8R by the analysis above. Thus at point $X$ in Figure $27 B$ we must have an equivalent of resistance of 4.8R. The equivalent resistance at point $Y$ of Figure 27B, looking down from the ladder, is 0.48 R . Thus the other series resistance must be 4.32 R ( $4.8 \mathrm{R}-0.48 \mathrm{R}$ ). Thus the network of Figure 27B results.
Generally, ladders can be very effective tools when understood and used properly. They can be significantly more involved than indicated here. There are a number of texts and articles that cover the subject very nicely and the reader is referred to them if more information on ladder design, the use of ladders, and advanced techniques with ladders is desired.
One final note is of some interest. The ladders may be readily constructed for any type of code to create the analog voltage. Note that there is no restriction that the code, or the ladder network, be linear. Thus, effective use of ladder networks may significantly reduce system difficulties and
complexities caused by the fact that the analog to digital conversion is being performed on a voltage source that changes nonlinearly, for example a thermistor temperature probe. By using the properly designed ladder network, the nonlinearity can effectively be eliminated from consideration in the code implementation of the analog to digital conversion.
The accuracy of ladders is a direct function of the accuracy of the resistors and the accuracy of the voltage source inputs. This is obvious since the analog voltage is in fact created by means of equivalent voltage dividers created when the various inputs are on or off. It is also essential that the ladder sources be the precise same value at all inputs to the ladder network. If this is not the case, errors will be introduced. In addition, the output impedance of the voltage source should be as small as possible. The success of the ladder scheme depends on the ratios of the resistance values. Inaccuracies are introduced if those ratios are disturbed. Some possible implementations of the successive approximation approach with a ladder network used for the digital to analog conversion are indicated in Figure 28.


FIGURE 27. 8421 BCD Ladders

Note that these are functional diagrams. Feedback or hysteresis for comparator stabilization are not shown. The reader should be aware that his particular application may require that these factors be considered. Figure $28 A$ is the simplest scheme and also the least accurate. With little or no load, the high output level of the L. buffer should be very close to $\mathrm{V}_{\mathrm{CC}}$ and the low level close to ground. Also the output impedance of the buffers must be considered. Therefore, rather large resistor values are used-both to keep the load very small and to dwarf the effect of the output imped-


TL/DD/6935-38
A
ance. With the configuration in Figure 28A, four bit accuracy is about the best that can be achieved. By being extremely careful and using measured values, an additional bit of accuracy may be obtained but care must be used. However, the schematic of Figure $28 A$ is very simpie. Figure 288 represents the next step of improvement. Here we have placed CMOS buffers in the network. This eliminates the output impedance and reduces the level problems of the circuit of Figure 28A. The CMOS buffer will swing rail to rail, or nearly so. The accuracy of $V_{C C}$ and the resistor network is then


B


C
TL/DD/6935-40
FIGURE 28. Interfaces to Ladder Networks
controlling. Using 1\% resistors and holding VCC constant, the user should be able to achieve 7 to 8 bit accuracy without much difficulty. Remember, however, that $\mathrm{V}_{\mathrm{CC}}$ is one of the controlling factors. If $\mathrm{V}_{\mathrm{CC}}$ is $\pm 5 \%$, there is no point in using $1 \%$ resistors since the $V_{C C}$ tolerance swamps their effect. Figure 28C is the final and most accurate approach. Naturally enough, it is the most expensive. However, one can get as accurate as one desires. Here, an accurate reference is required. That reference is switched into the network by means of the analog switch. Alternately, ground may be connected to the input. Now the user need only consider the accuracy of the reference and the accuracy of the resistors. However, the on impedance of the switches must be considered. It is necessary to make this on impedance as low as possible so as not to alter the effective resistor values.

## 7.0 "Offboard" Techniques

### 7.1 GENERAL COMMENTS

This section is devoted to a few illustrations of interfacing the COP420 to standard, stand alone analog to digital converters. These standard converters are used as peripherals to the COPS device. Whenever the microcontroller requires a new reading of some analog voltage, it simply initiates a read of the peripheral analog to digital converter. As a result, the accuracies and restrictions in using the converters are governed by those devices and not by the COPS device. These techniques are generally applicable to other $A$ to $D$
converters not mentioned here and the user should not have difficulty in applying these principles to other devices. It should be pointed out that in almost every instance, the choice of COP420 inputs and outputs is arbitrary. Obviously, when there is an 8 -bit bus it is natural, and most efficient, to use the $L$ port to interface to the bus. Generally, the $G$ lines have been used as outputs rather than the $D$ lines simply because the $G$ lines are, in many instances, somewhat easier to control. The choice of input line is also free. If the interrupt is not otherwise being used, it may be possible to utilize this feature of IN1 for reading a return signal from the converter. However, this is by no means required. If there is a serial interface it is clearly more efficient to use the serial port of the COP420 as the interface. If a clock is required, SK is the natural choice.

### 7.2 ADC0800 INTERFACE

The ADC0800 is an 8-bit analog to digital converter with an 8 -bit parallel output port with complementary outputs. The ADC0800 requires a clock and a start convert pulse. It generates an end of conversion signal. There is an output enable which turns the outputs on in order to read the 8-bit result.
The reader is referred to the data sheet for the ADC0800 for more information on the device. The circuit of Figure 29 illustrates the basic implementation of a system with the ADC0800. The interface to the COP420 is straightforward. The appropriate timing restrictions on the control signals are easily met by the microcontroller.

FIGURE 29. SImple A/D with ADC0800

Figure 30 is the flow chart and code required to do the interfacing. As can be seen, the overhead in the COP420 device is very small. The choice of inputs and outputs is arbitrary. The only pin that is more or less restricted is the use of SK as the clock for the converter. SK is clearly the output to use for that function as, when properly enabled, it provides pulses at the instruction cycle rate.

### 7.3 ADC0801/2/3/4 INTERFACE

The ADC0801 family of analog to digital converters is very easy to interface and is generally a very useful offboard con-
verter. The interface is not significantly different from that of the ADC0800, but the ADC0801 famliy are a much better device. The four control signals are somewhat different, although there are still four control lines. Here we have a chip select, a read, a write, and an interrupt signal. All are 'negative going signals. Start conversion is the ANDing of chip select and write. Output enable is the ANDing of chip select and read. The interrupt output is an end convert signal of sorts. The device may be clocked externally or an RC may be connected to it and it will generate its own clock for the conversion. In addition the device has differential inputs

| MEASIUR: | $\begin{aligned} & \text { LEI } \\ & \text { SC } \end{aligned}$ | 0 | ; FLOAT THE L LINES |
| :---: | :---: | :---: | :---: |
| 8) Ante: | CLRA |  | ; MAKE SURE SO STAYS ZERO |
|  | XAS |  | ; MAKE SURE SK STAYS CLOCK |
|  | OGI | 2 | : GEND GTART PULSE |
|  | OCI | 0 |  |
|  | LBI | 2, 13 |  |
| RFAD 1 1: | ININ |  |  |
|  | AISC | 14 | - WAIT FOR EOC SIONAL |
|  | JP | READI 1 |  |
|  | OGI | 4 | ; HAVE EOC, ENABLE QUTPUTS |
|  | INL |  | ; READ THE L LINES |
|  | X |  |  |
|  | COMP |  | ; CREATE PROPER POLARITY |
|  | XDS |  |  |
|  | CDMP |  |  |
|  | X |  |  |
|  | OGI | 0 | ; DISABLE ADCOBOO OUTPUT |
|  | ; HAVE | THE RESULT | T AT THIS POINT--USE IT IN |
|  | ; MANNEP | R IS REQUI | IRED BY THE APPLICATION |
|  | LBI | 2, 10 |  |
|  | JSRP | CLRR |  |
|  | JP | MEASUR |  |

FIGURE 30A. A to D with ADC0800


TL/DD/6935-42
FIGURE 30B. ADC0800 Interface Flow
which allow the 8 -bit conversion to be performed over a given window or range of input voltages. The reader should refer to the ADC0801 family data sheet for more information. Figure 31 indicates a basic interface of the ADC0801 family to the COP420. Again, the interface is simple and straightforward. The code required to interface to the device is minimal. Figure 32 illustrates the flow chart and code required to do the interface.


TL/DD/6935-43
FIGURE 31. COP420—ADC0801 Family Interface

| NAKI-IH: | , INTERFACE TO NAKED 8 |  |  |
| :---: | :---: | :---: | :---: |
|  | ; |  |  |
|  | GGI | 15 | ISET ALL G LINES HIGH(USUALLY DONE AT ; POWER UP |
|  | LEI | 0 | ; TRI STATE THE L LINES FOR READING |
| L(H)1): | OGI | 14 | ; SEND CHIP SELECT LOW(CS BRACKETS OTHER SIGNAL) |
|  | OGI | 10 | ; CS LDW AND WR LOW = START CONVERSION |
|  | OGI | 14 | JRAISE WR |
|  | OGI | 15 | ; RAISE CS, NAKED 日 IS NOW CONVERTING |
| L(1)11'r': | ININ |  | ; WAIT FOR THE INTR SIGNAL--CQULD SAVE THIS TES |
|  | AISC | 8 | ; IF USED INI AND THE INTERRUPT FEATURE OF COP4 |
|  | JP | READ | ; INTR IS LOW, DATA IS READY |
|  | JP | LODP2 |  |
| R(-A) ${ }^{\text {P }}$ | LBI | 0.0 | ; SET UP RAM LQCATIUN FOR READ |
|  | OGI | 14 | ; SEND CS |
|  | OGI | 12 | I SEND CS AND READ $=$ DUTPUT ENABLE |
|  | NOP |  | ; WAIT-NEED WAIT ONLY 125NS, BUT 1 CYCLE IS MIN ; TIME WE CAN WAIT |
|  | INL |  | ; READ THE L LINES |
|  | OGI | 15 | ; TURN OFF THE NAKED B--CS AND RD HIGH |
|  | ' |  |  |
|  | 1 DONE | T THIS | OINT, DO WHATEVER I8 REQUIRED WITH THE RESULT |

FIGURE 32A. COP420/ADC0801 Family Sample Interface Code


TL/DD/6935-44
FIGURE 32B. COP420/ADC0801 Family Interface Flow

### 8.0 Conclusion

Several analog to digital techniques using the COPS family have been presented. These are by no means the only techniques possible. The user is limited only by his imagination and whatever parts he can find. The COPS family of parts is extremely versatile and can readily be used to perform the analog to digital conversion in almost any method. Generally, those techniques where the COPS device is doing the counting or timekeeping are slow. However, those techniques are generally slow inherently. The fastest methods are those where the conversion is being done offboard and the COPS device is merely reading the result of the conversion when required. Also, an attempt has been made to illustrate the lower cost techniques of analog to digital
conversion. This, by itself, restricts most of the techniques described to about 8 -bits accuracy. As was mentioned several times, the greater the accuracy that is desired the more accurate the external circuits must be. Ten and twelve-bit accuracies, and more, require references that are accurate. These get very expensive very rapidly. There is nothing inherent in the COPS devices that prevents them from being used in accurate systems. The precautions are to be taken in the system regardless of the microcontroller. The only problem is that, in those accurate systems where the COPS device is doing the timekeeping and counting, this increased accuracy is paid for by increased time to perform the conversion.
Several devices have been used in conjunctions with the COPS device in the previous sections. It is again recommended that the user refer to the specific data sheets of those devices when using any of those circuits. It must again be mentioned that the standard precautions when dealing with analog signals and circuits must be taken. These are described in the National Semiconductor Linear Applications Handbook and in the data sheets for the various linear devices. These precautions are especially significant when greater accuracy is desired.
The COPS family of microcontrollers has shown itself to be very versatile and powerful when used to perform analog to digital conversions. Most techniques are code efficient and the microcontroller itself is almost never the limiting factor. It is hoped that this document will provide some guidance when it is necessary to perform analog to digital conversion in a COPS system.

### 9.0 References

1. "Digital Voltmeters and the MM5330', National Semiconductor Application Note AN-155.
2. Walker, Monty, "Exploit Ladder Network Design Potential". Part One of two part article on ladder networks. Magazine and date unknown.
3. Wyland, David C., "VFC's give your ADC design high resolution and wide range". EDN, Feb. 5, 1978.
4. Redfern, Thomas P., "Pulse Modulation A/D Converter" Society of Automotive Engineers Congress and Exposition Technical paper \#780435, March 1978.
5. National Semiconductor Linear Applications Handbook, 1978.
6. National Semiconductor Linear Databook, 1980.
7. National Semiconductor Data Acquisition Handbook, 1978.

## The COP444L Evaluation Device 444L-EVAL

National Semiconductor COP Note 4<br>Leonard A. Distaso

The $444 \mathrm{~L}-E V A L$ is a preprogrammed COP444L intended to demonstrate operating characteristics and facilitate user familiarization and evaluation of the COP444L and the COPSTM family in general.
The 444L-EVAL has two mutually exclusive operating modes: an up/down counter/timer or a simple music synthesizer. The state of pin L7 at power up determines the operating mode.

### 1.0 THE 444L-EVAL AS A SIMPLE MUSIC SYNTHESIZER

Figure 1 indicates the connection of the 444L-EVAL as a simple music synthesizer. As the diagram indicates, the connections required for operation are minimal. The os-
cillator may be a crystal circuit using CKI and CKO; an external oscillator to CKI; or an RC network using CKI and CKO. As should be expected, the crystal circuit provides the greatest frequency stability and precision. The RC network will provide an acceptable oscillation frequency but that frequency will be neither precise nor stable over temperature and voltage. The external oscillator, of course, is as good as its source. The frequencies for the various notes and delay times are set up assuming that the oscillator frequency is 2 MHz . Three modes of operation are available in the music synthesizer mode: play a note; play one of four stored tunes; or record a tune for subsequent replay.


## 1.A. PLAY A NOTE

Twelve keys, representing the twelve notes in one octave, are labeled " $C$ " through " $B$ ". Depressing a key causes a square wave of the corresponding frequency to output at GO. The user may drive a piezo-ceramic transducer directly with this signal. With the appropriate buffering, the user may use this signal to drive anything he wishes. A simple transistor driver is sufficient to drive a small speaker. The user can be as simple or as complex as he desires at this point-e.g. he can do some wave shaping, add an audio amplifier, and drive a high quality speaker.
The 444L-EVAL has a range of two and one-half octaves: the basic octave on the keyboard (which is middle C and the 11 notes above it in the chromatic scale), one full octave above the basic octave and one-half octave below the basic octave. The notes in the basic octave are played by depressing the appropriate key (one key at a time-the keyboard has no rollover provisions). A note in the upper octave is played by first depressing and releasing the $U$ SHIFT key and then depressing the note key. Similarly, a note in the lower one-half octave is played by first depressing and releasing the L SHIFT key and then depressing the note key. Two other shift keys are present: UPPER and LOWER. All notes played while the UPPER key is held down will be in the upper octave. Similarly, note F \# through B when played while the LOWER key is held down will be in the lower onehalf octave. The lower octave notes $C$ through $F$ are not present and depressing any of these 6 keys while the LOWER key is held down or after depressing the L SHIFT key will play the note in the basic octave.

## 1.B. PLAY STORED TUNE

The 444L-EVAL can play four preprogrammed tunes. Depressing PLAY followed by " $1 / 8$ ", " $1 / 4$ ", " $1 / 2$ ", or " 1 " will cause one of these tunes to be played. The tunes are:
PLAY 1 -Music Box Dancer
PLAY $1 / 2$-Santa Lucia
PLAY $1 / 4$-Godfather Theme
PLAY $1 / 8$ —Theme from Tchaikowsky Piano Concerto \#1

## 1.C. RECORD A TUNE

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. A note is stored by depressing the appropriate key(s), followed by the duration of the note ( $1 / 16$ note, $1 / 8$ note, $3 / 16$ note, $1 / 4$ note, $3 / 8$ note, $1 / 2$ note, $3 / 4$ note, whole(1) note), followed by STORE. A rest is stored by selecting the duration and depressing STORE. The rests or durations of $1 / 16,3 / 16,3 / 8$, and $3 / 4$ are obtained by first depressing L SHIFT and then $1 / 8,1 / 4,1 / 2$, or 1 respectively. When the tune is complete press PLAY followed by STORE. The tune will be played for immediate audition. Subsequent depression of PLAY and then STORE will play the last stored tune.
Only one tune may be stored, regardless of length. Attempts to store a new or second tune will erase the previously stored tune. There are no editing features in this
mode. (In a "real system" of this type some form of editing would be desirable. It would not be difficult to add editing features.)
Note: The accuracy of the tones produced is a function of the oscillator accuracy and stability. The crystal oscillator, or an accurate, stable external oscillator is recommended.

### 2.0. THE 444L-EVAL AS AN UP/DOWN COUNTER/TIMER

By connecting pin L7 to $\mathrm{V}_{\mathrm{CC}}$ and providing power and oscillator the 444L-EVAL functions as an 8 digit binary/BCD up/ down counter. In addition, an approximate 1 Hz signal is produced by the device. The 444L-EVAL can drive a single digit LED display directly. With the appropriate driver (COP472, COP470, MM5450/5451) the device can drive a 4 digit LCD, VF, or LED display. Any combination of these displays can be connected at any given time.
The binary/BCD and and up/down modes are controlled by the states of input pins IN0 and IN2 as indicated below:

$$
\begin{aligned}
& \text { INO }=1 \text { (Default state) -BCD counter } \\
& \text { INO }=0 \quad \text {-Binary Counter } \\
& \text { IN2 }=1 \text { (Default state) -Count Up } \\
& \text { IN2 }=0 \quad \text {-Count Down }
\end{aligned}
$$

The up/down control may be changed at any time. Changing the binary- BCD control during operation clears the counter before counting begins in the new mode.
Pins G2 and G3 provide display control to the user. He can choose to view either the most significant 4 digits of the counter or the least significant 4 digits of the counter. Further, the user can disable the update of the 4 digit displays. The controls are as follows:

```
G2 \(=1\) (Default state) -Enable update of 4 digit displays
\(\mathrm{G} 2=0 \quad\)-Disable update of 4 digit displays
G3 \(=1\) (Default state) -Display least significant 4 digits of counter
G3 \(=0 \quad\)-Display most significant 4 digits of counter
```

The single digit LED display displays the least significant digit of the counter. (Note, the direct drive capability for the single digit LED display refers to a small LED digitNSA1541A, NSA1166k, or equivalent.)

## 2.A. I/O MODE

The 444L-EVAL has the capability to allow the user to read or write the 8 digit counter through the L port. In the I/O mode, the single digit LED display is disabled. The 4 digit displays are not affected. In this mode pins D0 and IN3 are used for the handshaking sequence. DO is a Ready/Write signal from the 444L-EVAL to the outside; IN3 is a Write/ Acknowledge from the outside to the 444L-EVAL. Data I/O is via LO-L3 with LO being the least significant bit. Data is standard BCD for the BCD counter mode or standard hex for the binary counter mode. The digit address is on pins L4-L6 with L4 being the least significant bit. Digit address


TL/DD/6937-2
FIGURE 2. 444L-EVAL In Counter Mode

0 is the least significant digit of the counter; digit address 7 is the most significant digit of the counter. The I/O modes are controlled by pins G0 and G1 as follows:

| G0 | G1 | Output data with handshake, single |
| :---: | :---: | :--- |
| 0 | 0 | Oigit LED off <br> dinput data with handshake, single <br> digit LED off |
| 1 | 1 | Auto output, no handshake, single <br> digit LED on |
| 1 | 1 | Default condition, No I/O, single digit <br> LED displays least significant digit of <br> counter |

## 2.A.1. Output Data with Handshake

With this mode selected the 444L-EVAL will output data with a handshake sequence. Note that the outputting of data is relatively slow as the device is counting and updating displays between successive digit outputs.
Before data is output, or the next digit of the counter is output, the 444L-EVAL must see IN3 (Acknowledge or ready from the external world high). The Ready/Write pin (DO) is assumed to be high at this point. With DO high and IN3 high, the device will output the data and digit address. After the data and address are output, the DO line-functioning as a write strobe here-goes low. The 444L-EVAL then expects the signal at IN3 to go low indicating that the external world has read the data. When the device sees IN3 go low, DO will be brought high indicating that the sequence
is ready to repeat as soon as IN3 goes high again. The counter digits are output sequentially from least significant digit (digit address 0) through most significant digit (digit address 7). The sequence will continuously repeat as long as this mode is selected.

## 2.A.2. Input Data with Handshake

The 444L-EVAL will take data supplied to it and load the counter. The sequence is similar to that described above for the output mode. The external device(s) supplies both the data and the digit address where that data is to be loaded.
When sending data to the 444L-EVAL, the external circuitry must test that the device is ready to receive data (DO high). Then the data and address should be presented at the $L$ port. Then the Write signal (IN3) should be driven low. The 444L-EVAL will read the data and then drive DO low. When D0 goes low, the external circuitry should bring IN3 high. After $\operatorname{IN} 3$ returns high, the 444L-EVAL will signal it is ready to receive data by sending DO high. Note that this sequence is relatively slow. The 444L-EVAL is performing several operations between successive read operations.

## 2.A.3. Automatic Output Mode

In the automatic output mode, the single digit LED is on. It is not displaying the least significant digit of the counter in this mode. The display is on so that the user can connect this LED digit, select the automatic output mode, and observe the states of the $L$ lines without having to put more sophisticated equipment or circuitry external to the 444L-EVAL. Segments a through d are pins L0 thorugh L3; segments,
e, $f, g$ are pins L4, L5, and L6. Thus the user can observe the digit address changing and observe the corresponding data.
In this mode, the state of pin IN3 is irrelevant. The 444LEVAL sequentially outputs the digits of the counter.

D0 goes high when the data and address is being changed. DO goes low when the data is valid. As in the other I/O modes, the process is slow. There is about 4 to 5 milliseconds between the successive digit outputs.


TL/DD/6937-3
FIGURE 3A. Relative TIming-Output Handshake


TL/DD/6937-4
FIGURE 3B. Relative Timing-Input Handshake


FIGURE 3C. Relative Timing-Automatic Output

### 3.0 SELECTED OPTIONS

The 444L-EVAL has the following options selected:

| GND | Option $1=0$ |  |
| :--- | :--- | :--- |
| CKO | Option $2=0$ | CKO is clock generator output to |
|  |  | crystal |

D2 Option $26=0 \quad$ Very high current standard output on D2
D1 Option $27=0 \quad$ Very high current standard output on D1
DO Option $28=0 \quad$ Very high current standard output on DO
Option $29=0 \quad$ Standard TTL input levels on L
Option $30=0 \quad$ Standard TTL input levels on IN
Option $31=0 \quad$ Standard TTL input levels on G
Option $32=0 \quad$ Standard TTL input levels on SI
Option $33=1 \quad$ Schmitt trigger inputs on RESET
Option $34=0 \quad$ CKO input levels, not used here
Option $35=0 \quad$ COP444L
Option $36=0 \quad$ Normal RESET operation

### 4.0 CONCLUSION

The 444L-EVAL demonstrates much of the capability of the COP444L. It does not indicate the limits of the device by any means. The I/O features were included to demonstrate that capability. The fact that they are slow is due strictly to the program. If such I/O capability were a necessary part of an application it could be accomplished much much faster than was done here. The counter modes are quite versatile and are generally self explanatory. It was fairly easy to provide a counter with the versatility of that included here. The music synthesis mode demonstrates clearly the program efficiency of the device.
The 444L-EVAL is intended for demonstration. There is no question that aspects of its operation could be improved and tailored to a specific application. It is unlikely that this particular combination of features would be found in any one application. It is also interesting to note that the program memory in the device is not full. There is still a significant amount of room left in the ROM. This should serve to make it clear that the capabilities of the device have not been stretched at all in order to include these demonstration functions.

## Oscillator Characteristics of COPS ${ }^{\text {Tw }}$ Microcontrollers

## Table of Contents

### 1.0 INTRODUCTION

### 2.0 RC OSCILLATOR OPTION

### 3.0 CRYSTAL OR INVERTER OPTION

3.1 COP420/COP402
3.1.1 L, LC, and RLC Networks
3.2 COP420L
3.3 COP410L
3.4 General Notes

### 4.0 CONCLUSION

### 1.0 INTRODUCTION

COPS microcontrollers will operate with a wide variety of oscillator circuits. This paper focuses on two of the oscillator options available on COPS microcontrollers: the internal RC oscillator, and the crystal or inverter oscillator. The typical behavior of the RC oscillator with temperature and voltage (and typical values of R and C ) is documented. For the crystal or inverter option, circuit configurations (RC, RL, RLC, R, LC, L) are presented which will allow the microcontroller to operate properly without the use of ceramic resonator or crystal.
The passive components used were inexpensive, uncompensated devices: standard carbon resistors, ceramic or foil capacitors, and air core or iron core inductors. To provide reasonably clear data on the characteristics of the microcontroller itself, no attempt at compensation for the external components was made.

### 2.0 RC OSCILLATOR OPTION

With the RC oscillator option selected, the graphs in Figures 1 through 6 indicate the variation of the instruction cycle time of the microcontroller with temperature and voltage. Typical R and C values, as recommended in the respective device data sheets, were used. The graphs are composite graphs reflecting the worst case variations of the devices tested. Therefore, the graphs show a percentage change of the instruction cycle time from a base or reference value. Where the results are plotted against voltage the reference is the value at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. Where the results are plotted against temperature, the reference is the value at $\mathrm{T}=20^{\circ} \mathrm{C}$. A positive percent variation indicates a longer instruction cycle time and therefore a slower oscillator frequency. Similarly, a negative percent variation indicates a shorter instruction cycle time and therefore a faster oscillator frequency.

National Semiconductor COP Note 5

The measurements were taken by holding the RESET pin of the device low and measuring the period of the waveform at pin SK. In this mode the SK period is the instruction cycle time. For divide by 4 the oscillator frequency is given by the following:

$$
\text { frequency }=\frac{4}{\text { SK period }}
$$

Measurements were taken at temperatures between $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ and at $\mathrm{V}_{\mathrm{CC}}$ values between 4.5 V and 9.5 V . However, the reader must remember that the COP400 series is specified only between $0^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$. The reader must also remember that the COP420 is specified at $V_{C C}$ levels between 4.5 V and 6.3 V only. The data here is usable for the COP300 series, which is specified at the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. However, the reader must keep in mind the generally more restricted $V_{C C}$ range for some of the various COP300 series microcontrollers.
The graphs in Figures 1 through 6 reflect the variation of the microcontroller only. The resistor and capacitor were not in the temperature chamber with the COPS device. Obviously, the results will be affected by the variation of the $R$ and $C$ with temperature. However, this can vary dramatically with the type of components used. The user will have to combine the data here with the characteristics of the external components used to determine what type of variation may be expected in his system.

### 3.0 CRYSTAL OR INVERTER OPTION

With the crystal or inverter option selected on the COPS microcontroller there is, effectively, an inverter between the CKI and CKO pins. CKI is the input to the inverter and CKO is the output. Various passive circuits were connected between CKI and CKO and the results documented. Of the operational circuits, a subset was tested over temperature with the microcontroller only in the temperature chamber. A smaller subset was tested over temperature with both the microcontroller and the oscillator network in the temperature chamber.
The data with the oscillator network in the temperature chamber is obviously highly dependent on the particular components used. This data was taken with standard, inexpensive, uncompensated components. Neither high precision nor high stability components were used. This data is included only to provide the user with some very general indication of how the oscillator frequency may vary with temperature in a real system.

### 3.1 COP420/COP402

Except for the ROM, the COP420 and COP402 are equivalent devices. The internal circuitry of each device is identical. Therefore, data taken for one of the devices is equally
applicable to the other. The following discussion will refer to the COP420 but all such references apply equally well to the COP402. Similarly, the graphs for the COP420 apply to the COP402 and vice versa.
With the crystal option selected, the COP420 oscillator circuitry will readily oscillate with almost any circuit configuration between CKI and CKO. What difficulty there is lies in finding the network of the device. With the appropriate divide option selected, oscillator frequencies between 800 kHz and 4 MHz are valid for the COP420. No data was taken for any network that produced an oscillation frequency outside the valid range.

### 3.1.1 L, LC, and RLC Networks

Various L, LC, and RLC networks were connected with varying results. Certain networks produced results much more stable than the RC networks; others were no better than the RC networks. With a single inductor connected between CKI and CKO, frequencies between 1 MHz and 4 MHz were easily obtained. However, the input gate capacitance at CKI (typically 5 pF to 10 pF ) and the series resistance of the inductance become factors that impact the oscillation frequency and its stability over temperature.
The addition of a capacitor between CKI and ground tends to reduce the effects of the internal gate capacitance. For the single L , single C network of this type, the capacitor value should be greater than about 50 pF to begin to effectively swamp out the effects of the input gate capacitance. As might be expected, LC combinations which had their resonant frequencies within the valid COP420 frequency range produced the best results.
The addition of another capacitor(s) to the basic two-component LC network, as shown in Figure III.1, produced very good results. Varying the capacitor values in these networks - especially those capacitors between CKI and ground and CKO and ground - provided a great deal of control over the oscillation frequency. In Figure III.1, varying C1 from 25 pF to $0.01 \mu \mathrm{~F}$ produced oscillation frequencies between about 3 MHz and $1.6 \mathrm{MHz}(\mathrm{C} 2=25 \mathrm{pF}, \mathrm{L}=56 \mu \mathrm{H})$. In Figure Ill.2, with $\mathrm{C} 1=330 \mathrm{pF}, \mathrm{L}=56 \mu \mathrm{H}$, and $\mathrm{C} 2=27 \mathrm{pF}$, varying C3 between 10 pF and $0.003 \mu \mathrm{~F}$ produced oscillation frequencies between about 2 MHz and 1.1 MHz . Varying C 2 in Figure 111.3 produced a similar kind of control.
As the graphs indicate, various types of RLC networks were also tried. The range of possible usable circuits here is limited only by the user's imagination and his favorite type of RLC oscillator circuit. When their resonant frequency is
within the valid frequency range of the COP420, LC and RLC networks can be a very effective substitute for a crystal. The only potential problem is that a good RLC, or even LC, oscillator circuit may not be a cost-effective substitute for a crystal in a COP420 system. The user will have to make that determination.

### 3.2 COP420L

The valid input frequency range for the COP420L, with the appropriate divide option selected, is between 200 kHz and 2.097 MHz . With the crystal option selected the COP420L oscillated much less readily than the COP420.
The LC networks gave outstanding results with the COP420L. With the simple two-component LC network shown in the graphs, holding C at 50 pF and varying L from $200 \mu \mathrm{H}$ to $700 \mu \mathrm{H}$ gave oscillation frequencies from about 2 MHz to 1 MHz . Holding L at $390 \mu \mathrm{H}$ and varying C from 10 pF to 700 pF gave oscillation frequencies of about 2 MHz to 1.6 MHz . Similar results were obtained when a capacitor was placed in parallel with the inductance.

### 3.3 COP410L

The COP410L has a valid input frequency range of 200 kHz to 530 kHz .
The LC networks also gave very good results. With the simple LC network shown in the graphs, holding L at $4700 \mu \mathrm{H}$ and varying C from 25 pF to $0.003 \mu \mathrm{~F}$ gave oscillation frequencies of about 460 kHz to 225 kHz .

### 3.4 GENERAL NOTES

With the crystal or inverter option selected on COPS microcontrollers, a wide variety of networks may be used in place of the ceramic resonator or crystal.
LC and RLC networks can be used in any of the devices. Appropriately designed, these networks will provide a stable oscillation frequency for the microcontroller. The user will have to allow for the variation of the external components with temperature when using these networks. The problems with networks such as these is that they may not be cost-effective alternatives to the crystal or resonator, especially if high stability, temperature compensated components are used. The user will have to make the determination of costeffectiveness.
A final note is that all of these networks place a load on the CKO output. If the signal from CKO is needed elsewhere in the system and a circuit similar to one of those discussed in this document is used, it will probably be necessary to buffer the CKO output.

### 4.0 Conclusion

The networks described are generally simple and inexpensive and have all been observed to be functional.
The results obtained provide greater flexibility in the oscillator selection in a COPs system and gives the user some general indication as to what may be expected with the various circuits described.

## COP Microcontroller Pinouts





Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period $=$ instruction cycle time.
FIGURE 1. COP310L/COP410L RC Oscillator Variation with VCc


FIGURE 2. COP310L/COP410L RC Oscillator Variation with Temperature


Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 3. COP320/COP420 RC Oscillator Variation with VCC


Note 1: $20^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period $=$ instruction cycle time.
FIGURE 4. COP320/COP420 RC Osclllator Varlation with Temperature


Note 1: Base period at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period = instruction cycle time.
FIGURE 5. COP320L/COP420L RC Oscillator Variation with VCC


Note 1: $20^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RC variation with temperature.
Note 3: SK period $=$ instruction cycle time.
FIGURE 6. COP320L/COP420L RC Oscillator Variation with Temperature


FIGURE III. 1


FIGURE III. 2


FIGURE III. 3


FIGURE 7


Note 1: $25^{\circ} \mathrm{C}=$ base period.


TL/DD/6938-11
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature. No measurable variation over temperature.

FIGURE 9
COP420


TL/DD/6938-12
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 11
COP402


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 13
COP402


Note 1: $25^{\circ} \mathrm{C}=$ base period
Note 2: Device variation only. Graph does not include LC variation with temperature.


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
*No variation at 6 V .
FIGURE 15


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RL variation with temperature.


TL/DD/6938-19
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RLC variation with temperature.
FIGURE 17
COP402


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include RLC variation with temperature.


FIGURE 19
COP402



Note 2: LC in oven with COP402.
FIGURE 21
COP420L


Note 1: No measurable variation for all three circuits above.
Note 2; $25^{\circ} \mathrm{C}=$ base period
Note 3: Device variation only. Graph does not include LC variation with temperature.

COP420L


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: LC in oven with COP420L.
FIGURE 23
COP410L


Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 24


TL/DD/6938-30
Note 1: $25^{\circ} \mathrm{C}=$ base period.
Note 2: Device variation only. Graph does not include LC variation with temperature.
FIGURE 25
COP410L


Note 1: $\mathbf{2 5}^{\circ} \mathrm{C}=$ base period.
Note 2: LC in oven with COP410L.
FIGURE 26

# Triac Control Using the COP400 Microcontroller Family 

## Table of Contents

### 1.0 TRIAC CONTROL

1.1 Basic Triac Operation<br>1.2 Triggering<br>1.3 Zero Voltage Detection<br>1.4 Direct Couple<br>1.5 Pulse Transformer Interface<br>1.6 False Turn-on

### 2.0 SOFTWARE TECHNIQUES

2.1 Zero Voltage Detection
2.2 Processing Time Allocations

Half Cycle Approach
Full Cycle Approach
2.3 Steady State Triggering
3.0 TRIAC LIGHT INTENSITY CONTROL CODE

### 3.1 Triac Light Intensify Routine


$1^{+}$


III ${ }^{+}$

National Semiconductor COP Note 6

### 1.0 Triac Control

The COP400 single-chip controller family members provide computational ability and speed which is more than adequate to intelligently manage power control. These controllers provide digital control while low cost and short turnaround enhance COPSTM desirability. The COPS controllers are capable of $4 \mu \mathrm{~s}$ cycle times which can provide more than adequate computational ability when controlling 60 Hz line voltage. Input and output options available on the COPS devices can contour the device to apply in many electrical situations. A more detailed description of COPS qualifications is available in the COP400 data sheets.
The COPS controller family may be utilized to manage power in many ways. This paper is devoted to the investigation of low cost triac interfaces with the COP400 family microcontroller and software techniques for power control applications.

### 1.1 BASIC TRIAC OPERATION

A triac is basically a bidirectional switch which can be used to control AC power. In the high-impedance state, the triac blocks the principal voltage across the main terminals. By pulsing the gate or applying a steady state gate signal, the triac may be triggered into a low impedance state where conduction across the main terminals will occur. The gate signal polarity need not follow the main terminal polarity; however, this does affect the gate current requirements. Gate current requirements vary depending on the direction of the main terminal current and the gate current. The four trigger modes are illustrated in Figure 1.

The breakover voltage $\left(V_{B O}\right)$ is specified with the gate current ( $\mathrm{I}_{\mathrm{G} T}$ ) equal to zero. By increasing the gate current supplied to the triac, $\mathrm{V}_{\mathrm{BO}}$ can be reduced to cause the triac to go into the conduction or on state. Once the triac has entered the on state the gate signal need not be present to sustain conduction. The triac will turn itself off when the main terminal current falls below the minimum holding current required to sustain conduction $\left(I_{H}\right)$.
A typical current and voltage characteristic curve is given in Figure 2. As can be seen, when the gate voltage and the main terminal 2 (MT2) voltages are positive with respect to MT1 the triac will operate in quandrant 1 . In this case the trigger circuit sources current to the triac ( $1+$ MODE).


TL/DD/6939-2
FIGURE 2. Voltage-Current Characteristics
After conduction occurs the main terminal current is independent of the gate current; however, due to the structure of the triac the gate trigger current is dependent on the direction of the main terminal current. The gate current requirements vary from mode to mode. In general, a triac is more easily triggered when the gate current is in the same direction as the main terminal current. This can be illustrated in the situation where there is not sufficient gate drive to cause conduction when MT2 is both positive and negative. In this case the triac may act as a single direction SCR and conduction occurs in only one direction. The trigger circuit must be designed to provide trigger currents for the worst case trigger situation. Another reason ample trigger current must be supplied is to prevent localized heating within the pellet and speed up turn-on time. If the triac is barely triggered only a small portion of the junction will begin to conduct, thus causing localized heating and slower turn-on. If an insufficient gate pulse is applied damage to the triac may result.

### 1.2 TRIGGERING

Gate triggering signals should exceed the minimum rated trigger requirements as specified by the manufacturer. This is essential to guarantee rapid turn-on time and consistent operation from device to device.

Triac turn-on time is primarily dependent on the magnitude of the applied gate signal. To obtain decreased turn-on times a sufficiently large gate signal should be applied. Faster turn-on time eliminates localized heat spots within the pellet structure and increases triac dependability.
Digital logic circuits, without large buffers, may not have the drive capabilities to efficiently turn on a triac. To insure proper operation in all firing situations, external trigger circuitry might become necessary. Also, to prevent noise from disturbing the logic levels, AC/DC isolation or coupling techniques must be utilized. Sensitive gate triacs which require minimal gate input signal and provide a limited amount of main terminal current may be driven directly. This paper will focus on $120 V_{A C}$ applications of power control.

### 1.3 ZERO VOLTAGE DETECTION

In many applications it is advantageous to switch power at the $A C$ line zero voltage crossing. In doing this, the device being controlled is not subjected to inherent AC transients. By utilizing this technique, greater dependability can be obtained from the switching device and the device being switched. It is also sometimes desirable to reference an event on a cyclic basis corresponding to the AC line frequency. Depending on the load characteristics, switching times need to be chosen carefully to insure optimal performance. Triac controlled AC switching referenced to the AC 60 Hz line frequency enables precise control over the conduction angle at which the triac is fired. This enables the COPS device to control the power output by increasing or decreasing the conduction angle in each half cycle.
A wide variety of zero voltage detection circuits are available in various levels of sophistication. COPS devices, in most cases, can compensate for noisy or semi-accurate ZVD circuits. This compensation is utilized in the form of debounce and delay routines. If a noisy transition occurs near zero volts the COPS device can wait for a valid transition period specified by the maximum amount of noise present. Some software considerations are presented in the software section and are commented upon. The minimal detection circuit is shown in Figure 9.

### 1.4 DIRECT COUPLE

Isolation associated problems can be overcome by means of direct AC coupling. One such method is illustrated in Figure 3. This circuit incorporates a half-wave rectifier in conjunction with a filter capacitor to provide the logic power supply. The positive half-cycle is allowed to drop across the zener diode and be filtered by the capacitor. This creates a low cost line interface; however, only a limited supply current is available. In order to control the current capabilities of this circuit the series resistor must be modified. However, as more current is required, the power that must be dissipated in the series resistor increases. This increases the power dissipation requirements of the series resistor and the system cost. For applications which require large current sources an alternative method is advisable. In order to assure consistent operation, power supply ripple must be mini-
mized. COPS devices can be operated over a relatively wide power supply range. However, excessive ripple may cause an inadvertent reset operation of the device.


FIGURE 3. AC Direct Couple

### 1.5 PULSE TRANSFORMER INTERFACE

Digital logic control of triacs is easily accomplished by triggering through pulse transformers or optical coupling. The energy step-up gained by using a pulse transformer should provide a more than adequate gate trigger signal. This complies with manufacturers' suggested gate signal requirements. Pulse transformers also provide AC/DC isolation necessary in control logic interfaces. Minimal circuit interface to the pulse transformer is required as shown in Figure 4. Optical coupling circuits provide isolation, and in some cases adequate gate drive capabilities.


TL/DD/6939-4
FIGURE 4. Pulse Transformer Interface
A logic controlled pulse is applied to the base of the transistor to switch current through the primary of the pulse transformer. The transformer then transfers the signal to the secondary and causes the triac to fire. The energy transfer that is now available on the secondary is more than adequate to turn on the triac in any of its operating modes. When the pulse transformer is switched off a reverse EMF is generated in the primary coil which may cause damage to the transistor. The diode across the primary serves to protect the collector junction of the switching transistor. Another major advantage is AC isolation; the gate of the triac is now completely isolated from the logic portion of the circuit.

### 1.6 FALSE TURN-ON

When switching an inductive load, voltage spikes may be generated across the main terminals of the triac which have
the potential of a non-gated turn-on of the triac. This creates the undesirable situation of limited control of the system. In a system with an inductive load the voltage leads the current by a phase shift corresponding to the amount of inductance in the motor. As the current passes near zero, the voltage is at a non-zero value, offset due to the phase shift. When the principal current through the triac pellet decreases to a value not capable of sustaining conduction the triac will turn off. At this point in time the voltage across the terminals will instantaneously attain a value corresponding to the phase shift caused by the inductive load. The rapid decay of current in the inductor causes an $\mathrm{L} \mathrm{dl} / \mathrm{dT}$ voltage applied across the terminals of the triac. Should this voltage exceed the blocking voltage specified for the triac, a false turn-on will occur.
In order to avoid false turn-on, a snubber network must be added across the terminals to absorb the excess energy generated by this situation. A common form of this network is a simple RC in series across the terminals. In order to select the values of the network it is necessary to determine the peak voltage allowable in the system and the maximum $\mathrm{dV} / \mathrm{dT}$ stress the triac can withstand. One approach to obtaining the optimal values for $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{S}}$ is to model the effective circuit and solve for the triac voltage. The snubber in conjunction with the load can now be modeled as an RLC network. Due to the two storage elements (L motor, C snubber) a second order differential equation is generated. Rather than approach this problem from a computer standpoint it becomes much easier to obtain design curves generated for rapid solution of this problem. These design curves are available in many triac publications. (For instance, see RCA application note AN 4745.)

### 2.0 Software Techniques

### 2.1 ZERO VOLTAGE DETECTION

In order to intelligently control triacs on a cyclic basis, an accurate time base must be defined. This may be in the form of an AC, 60 Hz sync pulse generated by a zero voltage detection circuit or a simple real time clock. The COP400 series microcontrollers are suited to accommodate either of these time base schemes while accomplishing auxiliary tasks.
Zero voltage detection is the most useful scheme in AC power control because it affords a real time clock base as well as a reference point in the AC waveform. With this information it is possible to minimize RFI by initiating poweron operations near the $A C$ line voltage zero crossing. It is also possible to fire the triac for only a portion of the cycle, thus utilizing conduction angle manipulation. This is useful in both motor control and light intensity control.
Sophisticated zero voltage detection circuits which are capable of discriminating against noise and switch precisely at zero crossing are not necessary when used in conjunction with a COPS device. COPS software is capable of compensating for noisy or semi-accurate zero voltage detection circuits. This can be accomplished by introducing delays and debounce techniques in the software routines. With a given reference point in the AC waveform it now becomes easy
to divide the waveform to efficiently allocate processing time. These techniques are illustrated in the code listing at the end of this paper.


TL/DD/6939-5
FIGURE 5. Current Lag Caused by Inductive Load, Snubber Circult

### 2.2 PROCESSING TIME ALLOCATIONS

## Half Cycle Approach

In order to accomplish more than triac timing, dead delay time must be turned into computation time. It appears that the controller is occupied totally by time delays, which leaves a very limited amount of additional control capability. There are, however, many ways to accomplish auxiliary tasks simultaneously.
On each half cycle an initial delay is incorporated to space into the cycle. This dead time may be put to use and very little voltage to the load is sacrificed. For example, if the load is switched on at $\pi / 4$ RAD, the maximum applied RMS voltage to the load is $114 \mathrm{~V}_{\text {RMS }}$ (assuming $\mathrm{V}_{\text {SUPPLY }}=$ $120 V_{\text {RMS }}$ ). This is illustrated in the figure below.


TL/DD/6939-6

If a delay of $\pi / 4$ RAD ( 45 degrees) is inserted after each zero crossing detection the RMS voltage to the load can be determined in the following manner:

$$
\begin{aligned}
& V_{\text {LOAD }}=\sqrt{\frac{(120 \sqrt{2})^{2}}{(2) \pi}}(2) \int_{\pi / 4}^{\pi} \sin ^{2}(a) d a \\
& V_{\text {LOAD }}=\sqrt{\frac{(120 \sqrt{2})^{2}}{(2) \pi}}(2)(1.428) \\
& V_{\text {LOAD }}=114.4 V_{\text {RMS }} \\
& \pi / 4 \text { RAD }=45 \text { degrees } @ 60 \mathrm{~Hz} \quad t=2.08 \mathrm{~ms}
\end{aligned}
$$

As can be seen the dead time on each half cycle can be 2.08 ms and the load will still see $114.4 \mathrm{~V}_{\text {RMS }}$ of a $\mathrm{V}_{\text {SUPPLY }}$ of $120 \mathrm{~V}_{\mathrm{RMS}}$. If this approach is implemented the initial delay of 2.08 ms can be used as computation time. The number of instructions which can be executed when operating at $4 \mu \mathrm{~s}$ instruction cycle time is:

$$
\begin{gathered}
2.08 \mathrm{~ms} / 4 \mu \mathrm{~s}=520 \text { instructions } \\
\text { (130 instructions at } 16 \mu \mathrm{~s} \text { cycle time) }
\end{gathered}
$$

## Full Cycle Approach

The methods of half cycle and full cycle triggering are very similar in procedure. The main difference is that all timing is referenced from only one (of the two) zero voltage detection transition in each full AC cycle. For most all applications, when varying the conduction angle it is desirable to fire at the same conduction angle each half cycle to maintain a symmetric applied voltage. In order to accomplish this the triac may be fired twice from one reference point. When applying this technique an 8.33 ms delay must be executed to maintain the symmetric applied voltage. This approach provides the most auxiliary computation time in that the 8.33 ms delay may be turned into computational time. The basic flow for this technique is illustrated below.


TL/DD/6939-7
FIGURE 7. Full Cycle Approach
In the above example the zero crossing pulse is debounced on the one-to-zero transition, thus marking the beginning of a full cycle. Once this transition has been detected, an ini-


FIGURE 8. Steady State Triggering
tial delay of $\pi / 4$ RAD is incorporated and the triac is fired. At this time exactly 8.33 ms is available until the triac need be triggered again. This will provide a symmetric voltage to the load only if the delay is 8.33 ms . During this period the number of instructions which can be executed when operating at $4 \mu \mathrm{~s}$ is:

$$
8.33 \mathrm{~ms} / 4 \mu \mathrm{~s}=2082
$$

( 520 instructions at $16 \mu \mathrm{~s}$ )
An alternative approach may be to take the burden from the COPS device by using peripheral devices such as static display controllers, external latches, etc.

### 2.3 STEADY STATE TRIGGERING

It is possible to trigger a triac with a steady state logic level. This is accomplished by allowing the triac gate to sink or source current during the desired on-time. When utilizing this method it becomes easier to trigger the triac and leave it on for many cycles without having to execute code to retrigger. This approach is advantageous when the triac must be fired is for relatively long periods and conduction angle firing is not desired, thus more time is available to accomplish auxiliary tasks. A steady state on or off signal and external circuitry can accomplish triac firing and free the processor for other tasks. If it is desired to use a pulse
transformer, an external oscillator must be gated to the triac to provide the trigger signal. A pulse train of 10 to 15 kHz is adequate to fire the triac each half cycle. This calls for external components and is relatively costly. If isolation associated problems can be tolerated or overcome (dual power supply transformers, direct AC coupling, etc.), a simple buffer may be utilized in triggering the triac. This method is illustrated in Figure 8. The National Semiconductor DS8863 display driver is capable of steady state firing of the triac. National offers many buffers capable of driving several hundred milliamps, which are suitable for driving triacs. On the market today there are many suppliers of sensitive gate triacs which may be triggered directly from a COPS device or in conjunction with a smaller external buffer.
The DS8863 display driver is capable of sinking up to 500 mA , which is adequate to drive a standard triac. In the off state the driver will not sink current. When a logic " 1 " is applied to the input the device will turn on. Keeping the device off (output " 1 ") will prevent the triac from turning on because the buffer does not have the capability of sourcing current. A series resistor limits the current from the triac gate and the diode isolates the negative spikes from the gate. Since the drive circuit will only sink current in this configuration, the triac will be operating in the I- and III- modes.

### 3.0 Triac Light Intensity Control Code

The following code is not intended to be a final functional program. In order to utilize this program, modifications must be made to specialize the routines. This is intended to illustrate the method and is void of control code to command a response such as intensify or deintensify. The control is up to the user and full understanding of the program must be attained before modifications can be implemented.
This program is a general purpose light intensifying routine which may be modified to suit light dimmer applications. The delay routines require a $4.469 \mu$ s cycle time which can be attained with a 3.578 MHz crystal (CKI/16 option). This program divides the half cycle of a 60 Hz power line into 16 levels. Intensity is varied by increasing or decreasing the conduction angle by firing the triac at various levels. The program will increase the conduction angle to a maximum specified intensity in a fixed amount of time. The time required to intensify to the maximum level is dependent on the number of fire-times per level that is specified (FINO). This code illustrates a half cycle approach and relies on the parameters specified by the programmer in the control selection.
Zero crossings of the 60 Hz line are detected and software debounced to initiate each half cycle; thus the triac is serviced on every half cycle of the power line. A level/sublevel approach is utilized to vary the conduction angle and provide a prolonged intensifying period. The maximum intensity is specified by the "LEVEL" RAM location and time required to get to that level is specified by the "FINO" RAM location.

Once a level has been specified, the remaining time in the half cycle is then divided into sublevels. The sublevels are increased in steps to the maximum level. The "FINO" RAM location contains the number of times that the triac will be fired per sublevel, thus creating the intensity time base. There are 15 valid sublevels and up to 15 fire-times per sublevel. Both these parameters may be increased to provide better resolution and longer intensify periods. To make the triac de-intensity (dim) the sublevels need only to be decremented rather than incremented. If this is done, the conduction angle will start out at the maximum level and dim by means of stepping down the sublevels. When modifying this routine to incorporate more resolution or increased versatility, care must be taken to account for transfer of control instructions to and from the delay routines.
The following is a schematic diagram of the COPS interface to $120 \mathrm{~V}_{\mathrm{AC}}$ lamps. The program will intensify or de-intensify the lamps under program control.

### 3.1 TRIAC LIGHT INTENSIFY ROUTINE

This program intensifies a light source by varying the conduction angle applied to the load. The maximum level of intensity is stored in "LEVEL," and the time to get to that level is specified by "FIND." Both these parameters may be altered to suit specific applications. To cause the program to de-intensify the light source, the sublevels must be decremented rather than incremented.


TL/DD/6939-9
FIGURE 9. Triac Interface for COPS Program

| ; TRIAC LIGHT INTENSIFY ROUTINE |  |  |  |  | JP | LO | ; FALSE ALARM, TRY AGAIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| : |  |  |  | DELL: | CLRA |  | ; DO A DELAY TO COMPENSATE |
| ; |  |  |  | DEL: | NOP |  |  |
| ; THIS PROGRAM INTENSIFIES A LIGHT SOURCE BY VARYING THE |  |  |  |  | NOP |  | ; FOR NON SYMMETRIC ZC |
| ; CONDUCTION ANGLE APPLIED TO THE LOAD. THE MAX LEVEL |  |  |  |  | NOP |  |  |
| ; OF INTENSITY IS STORED IN 'LEVEL' AND THE TIME TO GET TO |  |  |  |  | AISC |  |  |
| ; THAT LEVEL IS SPECIFIED BY 'FIND'. BOTH THESE PARAMETERS |  |  |  |  | JP | DEL | ; KEEP DELAY GOING |
| ; MAY BE ALTERED TO SUIT SPECIFIC APPLICATIONS. TO CAUSE |  |  |  |  | JP | DOIT | ; GO TO MAIN ROUTINE |
| ; THE PROGRAM TO DE-INTENSIFY THE LIGHT SOURCE, THE |  |  |  |  |  |  |  |
| ; SUBLEVELS MUST BE DECREMENTED RATHER THAN |  |  |  |  | .FORM |  |  |
| ; INCREMENTED. |  |  |  |  | .PAGE | 1 |  |
| ; |  |  |  | ; |  |  |  |
| ; |  |  |  | ; |  |  |  |
|  | TEMP1 | $=1,0$ | ; TEMPORARY DELAY COUNTER | : THIS IS THE MAIN ROUTINE FOR THE INTENSIFY/DE-INTENSIFY |  |  |  |
|  | FIND | =0,9 | ; NUMBER OF FIRE TIMES | ; OPERATIONS. TRANSFER OF CONTROL TO THIS SECTION |  |  |  |
|  | LEVEL | $=0,0$ | ; MAX LEVEL | ; OCCURS AFTER ZERO VOLTAGE CROSSING EACH HALF CYCLE. |  |  |  |
|  | SUbLeV | $=1,10$ | ; SUBLEVEL COUNT | ; THIS MAKE USE OF TEMP REGISTERS THUS PARAMETERS |  |  |  |
|  | TEMP | $=1,11$ | ; TEMPORARY DELAY COUNTER | ; NEED NOT BE REDEFINED FOR EACH OPERATION. |  |  |  |
| ; HERE THE OPERATING PARAMETERS ARE DEFINED AND LEVEL ; INITIATION IS SPECIFIED |  |  |  | ; |  |  |  |
|  |  |  |  | : |  |  |  |
|  |  |  |  | INT: | CLRA |  |  |
| : |  |  |  |  | ADT |  | ; DELAY INTO WAVEFORM |
|  | .FORM |  |  |  | LBI | TEMP | ; USE TEMP REG |
|  | .PAGE | 0 |  |  | x |  |  |
|  | CLRA |  | ; REQUIRED |  | JSRP | PORT | ; DO DELAY |
| CLRAM: | LBI | 3,15 | ; ROUTINE TO CLEAR ALL RAM | POINT: | LDD | LEVEL | ; POINT TO LEVEL TO INITIATE |
| CLR; | CLRA |  |  |  |  |  | ; DELAY |
|  | XDS |  |  |  |  |  | ; DELAY TO MAX LEVEL |
|  | JP | CLR |  |  | XAD | TEMP | ; USE TEMP DIGIT TO DELAY |
|  | XABR |  |  | TAMP: | LBI | TEMP |  |
|  | AISC | 15 |  |  | LD |  |  |
|  | JP | BEGG |  |  | AISC | 15 | ; ARE WE AT THE LEVEL ? |
|  | XABR |  |  |  | JP | ATLEV | ; MADEIT TO ThE LEVEL |
|  | JP | CLR |  |  | X |  | ; NO |
| : THIS SECTION INITIATES CONTROL ON POWER UP OR RESET |  |  |  |  | JSRP | DE5 | ; DO SERIES OF . 5 MS TO GET |
|  |  |  |  |  |  |  | ; THERE |
| ; AND SYNCHRONIZES THE COPS DEVICE TO THE 60 HZ AC LINE |  |  |  |  | JP | TAMP | ; KEEP DOING IT |
| BEGG: |  |  |  | ATLEV: | LDD | SUBLEV | ; AT MAX FIRE LEVEL |
|  | OGI | 15 | ; OUTPUT 15 TO G PORTS TO PULL |  | XAD | TEMP | ; INIT FOR SUBLEVEL DELAY |
|  |  |  | ; UP ZERO CROSSER INPUT | JK: | LBI | TEMP |  |
|  | LBI | LEVEL | ; SPECIFY MAXLEVEL |  | LD |  |  |
|  | STII | 7 |  |  | AISC | 1 | ; AT SUB LEVEL ? |
|  | JSR | OUT | ; COPY TO TEMP1 |  | JP | TRE | ; NO DO DELAY |
| BEG: | SKGBZ | 0 | ; SYNCUPTO 60 HZ |  | JP | SBLEV | ; YES |
|  | JP | Hi | ; READY NOW | TRE: | X |  |  |
|  | JP | BEG | ; WAIT TILL G IS 1 |  | JSRP | SPDL | ; VARIABLE DELAY |
| ; |  |  |  |  | JP | JK |  |
| : THIS SECTION PROVIDES THE DEBOUNCE FOR THE ZERO |  |  |  | SBLEV: | LBI | FIND |  |
| ; VOLTAGE DETECTION INPUT AND COMPENSATES FOR THE |  |  |  |  | JSRP | DEC | ; DEC FIRE NUMBER |
| ; OFFSET OF THE DETECTION CIRCUIT |  |  |  |  | AISC | 1 | ; TEST IF FIND AT 15 |
| [ H : |  |  |  | MAXLEV: | JMP | FIRE | : NO KEEP FIRING AT THAT LEVEL |
|  | SKGBZ | 0 | ; TEST GOFOR ZERO CROSS |  | LBI | SUBLEV | ; YES INC SUBLEVEL |
|  | JP | HI | ; HIGHLEVEL |  | CLRA |  |  |
| ; GETS HERE ON FIRST TRANSITION |  |  |  |  | AISC | 14 | ; IS MAX SUBLEV REACHED |
| CLRA |  |  | ; START OF DEBOUNCE DELAY |  | SKE |  |  |
|  | AISC | 1 |  |  | JP | THERE | ; NO INCSUBLEV |
|  | JP | . -1 |  |  | JP | MAXLEV | ; YES FIREIT |
| ; DID A LITTLE DELAY, IS IT STILLO |  |  |  | THERE: | JSRP | INC | ; GOTONEXT SUBLEVEL |
|  | SKGBZ | 0 | ; TEST FOR 0 |  | LBI | FIND |  |
|  | JP | HI | ; FALSE ALARM |  | STII | 14 | ; SET FIRE TIME |
| ; MUST HAVE HAD SOME NOISE GO BACK AND WAIT FOR TRUE ZC |  |  |  |  | JP | MAXLEV | ; GOFIRE |
| DOIT: | JMP | INT | ; VALID TRANSITION, SERVICE |  |  |  |  |
|  |  |  | ; TRIAC |  | .FORM |  |  |
| LO: | SKGBZ | 0 | : DEBOUNCEINOTO 1 |  | .PAGE | 2 |  |
|  | JP | DDD | ; MAY HAVE SOMETHING THERE |  |  |  |  |
|  | JP | LO | ; NO WAIT HERE FOR A BIT |  |  |  |  |
| DDD: | CLRA |  | ; GOING TO WAIT AND SEE |  |  |  |  |
|  | AISC | 1 |  |  |  |  |  |
|  | JP | . -1 |  |  |  |  |  |
|  | SKGBZ | 0 | ; WELL, DO WE HAVE A CLEAN |  |  |  |  |
|  |  |  | ;TRANSITION |  |  |  |  |
|  | JP | DELL | ; YES, GOTO MAIN ROUTINE |  |  |  |  |


| :SUBROUTINE PAGE |  |  |  |  | NOP |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| inc: | CLRA |  |  |  | NOP |  |  |
|  | AISC | 1 |  |  | LBt | 0,0 |  |
|  | JP | ADEX | ; GO ADD ONE TO DIGIT |  | OBDSKBGZ |  |  |
| DEC: | CLRA |  | ;OTOA |  |  | 0 | ; TEST Which debounce is ; NEEDED |
|  | COMP |  | ;CREATEA 15 |  |  |  |  |
| ADEX: | ADD |  |  |  | JMP | HI | ; debounce one tozero |
|  | x |  | ; PUT BACK (D - 1 INANOW) |  | JMP | LO | ; DEBOUNCE ZERO TO ONE <br> ; TEMP1 IS A TEMPREG |
|  | REt |  |  | SPDL: | LBI | TEMP1 |  |
| DE5: | LBI | 0.10 | ; DELAY ROUTINE | PORT: | LD |  | ; VALUE IN TEMP1 DICTATES ;THE AMOUNT OF DELAY |
|  | CLPA |  | ; WILL be replaced later |  | AISC | 1 |  |
|  | AISC | 3 |  |  | JP | For |  |
|  | Jp | .-1 |  | OUT: | LBI | Level | ; ALSOUSED TO COPY LEVEL |
|  | LD |  |  |  | Lo | 1 | ; RESTORELEVEL |
|  | XIS |  |  |  | x |  |  |
|  | JP | .-5 |  |  | RET |  |  |
|  | RET |  | ; Donedelay | FOY: | x |  |  |
| FIRE: | LBI | 0,15 | ;PULSEDOUTPUT | ror. | Jp | PORT |  |
|  | OBD |  |  |  | .END |  |  |
|  | NOP |  |  |  |  |  |  |

## Testing of COP400 Family Devices

## Table of Contents

### 1.0 INTRODUCTION

### 2.0 PHILOSOPHY

### 3.0 BUILT-IN TEST FEATURES

3.1 Sync between DUT and Tester
3.2 Internal Logic Test
3.3 RAM Test
3.4 ROM Dump

This note will provide some insight into the test mode, the mechanics of testing, and the philosophy of how to implement a test of the COP-400 microcontrollers. Other than the obvious, (verifying that the part meets the specifications), the reason for the test must be considered. Somewhat different criteria may hold, depending on the objective. The manufacturer wafer sort or final test can differ from an incoming inspection at the user's plant, or a field reject test. The first two tests have limited interest as this is not a justification of the testing done on the part during manufacture. Rather, this is a guide for those doing user functional testing.

### 1.0 INTRODUCTION

Since the introduction of the very first semiconductor devices, testing has been a major problem and expense in their production and use. As the complexity has risen, testing has become a more significant factor. With today's single chip microcontrollers like the COPSTM devices this is particularly true as one has a complete computer system in a chip. In order to reduce the testing burden, the facilities to ease the testing have been built into the COPS devices. With the test ability built into the device for production test, the user need only follow set procedures to verify the chip at incoming inspection or field test.

### 2.0 PHILOSOPHY

The basic test philosophy requires that four major areas be exercised. These areas are:

1) Synchronize the device and tester.
2) Test the internal logic and $I / O$.
3) Test the RAM.
4) Verify the ROM program.

If the devices perform all of these four properly, the device is good. This is a reasonable assumption with a standard device that has a debugged test routine and is ROM programmed. A custom circuit just going into production might not have the accumulated test background. By attacking the problem on a "sum of the parts" approach, one need not do any exhaustive functional test on routine production parts. This will be a major gain where lengthy time consuming or time dependent routines are involved. If one attempts to do a functional test of the chip, a sequence that is unique to the application is needed. Thus, a test program must be written and debugged for each ROM pattern. Further, a test box/board must be designed, built, debugged, documented, and maintained for each one. If testing has been considered from the beginning, the chip will have built-in capabilities to exercise the various parts of it. The different functional parts and instructions are tested to verify proper operation at the voltage and frequency limits.

### 3.0 BUILT-IN TEST FEATURES

The first step in testing the COP400 devices is to understand the built-in test control features. This will involve the SI/O and the L lines. The SO pin has been designed to be the control node for testing. The pin will normally be in an active low state and when forced high externally, places the chip in the test mode. It should be noted that this output can sink considerable current and one should not force the pin to the $V_{C C}$ rail. By limiting the voltage to the 2.0/3.0 V range one can not damage the device where the application of a higher voltage could. When forced into the test mode the SI pin controls the sub mode of the chip. With SI high the data placed on the L port is used as an instruction. When SI is low (and the L output is enabled) the contents of the ROM will be dumped out through the $L$ port. Certain other internal functions have been implemented to allow these modes but these are not part of the basic operation. Included in this category is the activation of the skip signal to prevent the program counter from jumping out of sequence by executing a program control instruction.

### 3.1 Sync Between Tester and DUT

In order to be able to test a COPS chip, the tester must be in sync with the device under test (DUT). By using an external oscillator the two may be run at the same frequency. This is true regardless of the option or type of oscillator chosen for the chip. Even the RC configuration may be overridden with an external signal that meets the level requirements. In addition to running at the same frequency, the chip and tester must be in sync on a bit basis. See Figure 1. The supportive features mentioned above include the condition of the SK signal being a bit (instruction) clock until stopped by software in the program. Hence, one can start the tests based on an edge change of SK. It is important that this be accurate because all data I/O changes will be relative to the SK timing (see the appropriate device data sheet).
It should also be noted that the oscillator frequency is programmed to a rate of 4-32 higher than SK. If one is building a test fixture for more than one device, some method must be available to enter this number. If one is testing a COP420 or COP421 near its upper limit it would be wise to do the SK sync operation at a lower rate and then increase the input frequency. This is desirable because the phase relationship is close to TTL propagation delays at the upper limit. Implementation of the area could be a preset counter that is gated on after a zero to one transition is seen on SK. Continual comparison could be made but once in sync, there should not be any need for the comparison as they should remain in sync.
The basic use of this "sync counter" is to derive the proper timing for loading data and instructions into the chip and verify the outputs. The COP402 data sheet should be used as a guide for these times, modified properly for the $L$ and $C$ parts. For those designing testers, it is suggested that one not attempt to test worse case timing changes as these could be very difficult to implement. Like other parametric tests these should in general be left to the professional test equipment.

### 3.2 Internal Logic Test

With the device and the tester in sync, actual testing may begin. See the sequence control circuit of Figure 2. To place the chip into the test mode the SO output is pulled to a one level (between 2.0 and 3.0 volts). It should be pulled with a circuit that will limit the upper voltage to 3 V as this output can have a significant current sink capability. On power up (or after reset) the SO line is set to a zero by the internal logic. An internal sense line will detect the forced condition and provide test control. A delay of 10 ms should be taken after power-up to allow the power on reset circuit to time out before instructions can be executed. If the reset pin is activated in mid-program for some reason, several instructions cycle times should be ignored to insure complete operation. The tester should at this point force instructions into the $L$ port. These instructions will be executed as if they were from the ROM. The sequence of the instructions is not particularly critical. Table I gives an example sequence. The main steps are to be able to detect an output change (OGI) early to verify connection/operation. It is much better to find a problem before going through the steps of loading RAM and then finding that the chip doesn't work. All instructions should be exercised although certain ones should be postponed. Enabling the Q register to the L port is an example. This would interfere with the insertion of instructions on the L port. Another problem is the SO test which could be set up with an XAS and then released from the test mode to check proper data output.
Certain commands will require more effort than others. To check the program counter during JMP's and sub-routine operation will require that known info at the new address be available. One should execute a JSRP at some known address and release the test mode to see that the operation in the subroutine (e.g., SC) is done and that a return is made to $N+1$. At this point test mode can be re-established to continue the test. The main point to remember is to provide a positive indication of the success of that specific test.


TL/DD/6940-1
FIGURE 1. Tester Clock Generation and Synchronization Circuit


TL/DD/6940-2
FIGURE 2. Tester Mode Sequencer

### 3.3 RAM Test

The verification of RAM is a part of the internal logic test, but is treated separately here. One must check both the RAM and its address register to find all faults. An example of this testing would be to load RAM with a string of STII commands. By then going back and reading this data to the outside (through an OMG instruction in a loop) the tester could verify both RAM and address were functional. One could then load RAM with all 6's and 9's (or 5's and 10's) sequentially to insure that all bits were functional and adjacent bits not shorted. Other similar tests could be run at the discretion of the user to do further testing. All of these tests would utilize the output of data via the $G$ ports to validate the data. See the comparator circuit Figure 3.

### 3.4 ROM Dump

Successful operation of the internal logic tests and RAM will lead to the final test phase, ROM comparison. In order to
check the ROM contents, the ROM dump mode must be entered. One should force a JMP to an address near the end of the ROM space (3FF for a 420 chip, 1FF for a 410). A desirable point might be 3FA. The program counter will step ahead on each instruction cycle unless a program control is executed. The next step is to load the Q register with a non-conflicting value so that the enabling of the L outputs will not destroy the second byte of the LEI instruction as control is passed into the ROM dump mode. After going to this address, one should execute an enable of the $L$ lines to the output port (LEI 4). Having done this the external buffers should be disabled and the SI pin taken low. This will allow data out and remove potential level conflicts. By letting the PC step ahead to address zero one can then begin the byte by byte comparison of data. In this mode the controller is not executing the code because the skip line is enabled throughout the sequence. By halting a counter on a failure, one could determine the questionable address.


TL/ DD/8940-3
FIGURE 3. Functional Logic and RAM Comparison Circuit


|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ |  |  | STII 2 |  |  |
| OMG | $\mathrm{G}(10>7)$ | NO SKIP | STII 9 |  |  |
| SKMBZ 2 |  |  | STII 0 |  |  |
| X |  | WON'T SKIP | LBI 3,0 |  |  |
| OMG | $\mathrm{G}(7 \times 10)$ |  | STII 7 |  |  |
| INIL |  | SEE THAT L LATCHES RESET | STII 14 |  |  |
| ININ |  | ASSUME G - > I | STII 5 |  |  |
| SKE |  |  | STII 12 |  |  |
| X1 |  | $\mathrm{Br}>1$ | STII 3 |  |  |
| OMG |  | SHOULD BE EQUAL | STII 10 |  |  |
| INIL |  | : | STII 1 |  |  |
| X |  | : | STII 8 |  |  |
| SKMBZ 3 |  | : | STII 15 |  |  |
| OBD | $D(15>0)$ | :INIL TEST | STII 6 |  |  |
| OGI 1 |  | : | STII 13 |  |  |
| LBI 3,11 |  | : | STII 4 |  |  |
| OGIO |  | : | STII 11 |  |  |
| INIL |  | : | STII 2 |  |  |
| X |  | : | STII 9 |  |  |
| SKMBZ 0 |  | : | STII 0 |  |  |
| OBD | $D(0>11)$ | : |  |  |  |
| NOP |  |  | INSTRUCTION | RESULT | COMMENTS |
| XAS |  | : |  |  |  |
| X |  | :XAS TEST | LBI 0,0 |  | CHECK FOR RAM DATA |
| OMG | $\mathrm{G}(10>9)$ | : | OMG |  | OUTPUT DATA |
|  |  |  | LD |  |  |
| INSTRUCTION | RESULT | COMMENTS | XIS |  | :MOVE TO NEXT DIGIT |
|  |  |  | OMG |  | OUTPUT DATA |
| LBI 0,0 |  | LOAD RAM WITH | LD |  | , |
| STII 7 |  | CONSTANTS USING | XIS |  | :MOVE TO NEXT DIGIT |
| STII 14 |  | STII | OMG |  | OUTPUT DATA |
| STII 5 |  |  | LD |  |  |
| STII 12 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 3 |  |  | OMG |  | OUTPUT DATA |
| STII 10 |  |  | LD |  |  |
| STII 1 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 8 |  |  | OMG |  | OUTPUT DATA |
| STII 15 |  |  | LD |  |  |
| STII 6 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 13 |  |  | OMG |  | OUTPUT DATA |
| STII 4 |  |  | LD |  |  |
| STIN 11 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 2 |  |  | OMG |  | OUTPUT DATA . |
| STII 9 |  |  | LD |  |  |
| STII 0 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| LBI 1,0 |  |  | OMG |  | OUTPUT DATA |
| STIl 7 |  |  | LD | . |  |
| STIl 14 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 5 |  |  | OMG |  | OUTPUT DATA |
| STII 12 |  |  | LD |  |  |
| STIl 3 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 10 |  |  | OMG |  | OUTPUT DATA |
| STIl 1 |  |  | LD |  |  |
| STII 8 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 15 |  |  | OMG |  | OUTPUT DATA |
| STII 6 |  |  | LD |  |  |
| STII 13 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 4 |  |  | OMG |  | OUTPUT DATA |
| STII 11 |  |  | LD |  |  |
| STII 2 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 9 |  |  | OMG |  | OUTPUT DATA |
| STIIO |  |  | LD |  |  |
| LBI 2,0 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 7 |  |  | OMG |  | OUTPUT DATA |
| STII 14 |  |  | LD |  |  |
| STII 5 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 12 |  | , - . | OMG |  | OUTPUT DATA |
| STII 3 |  |  | LD |  |  |
| STII 10 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 1 |  |  | OMG |  | OUTPUT DATA |
| STII 8 |  |  | LD |  |  |
| STII 15 |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| STII 6 |  |  |  |  |  |
| STII 13 |  |  | INSTRUCTION | RESULT | COMMENTS |
| INSTRUCTION | RESULT | COMMENTS | LBI 1,0 OMG |  | CHECK FOR RAM DATA OUTPUT DATA |
| STII 4 |  |  | LD |  |  |
| STII 11 |  |  | XIS |  | :MOVE TO NEXT DIGIT |


| INSTRUCTION | RESULT | TABLE I. Typical Test Sequence (Continued) COMMENTS <br> INSTRUCTION |  | RESULT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  |  | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  |  | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA |  |  |  |
| LD |  |  | INSTRUCTION | RESULT | COMMENTS |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |
| OMG |  | OUTPUT DATA | LBI 3,0 |  | CHECK FOR RAM DATA |
| LD |  |  | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  | : | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  |  | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  | . | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  |  | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  | : | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  | : | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
| OMG |  | OUTPUT DATA | XIS |  | :MOVE TO NEXT DIGIT |
| LD |  |  | OMG |  | OUTPUT DATA |
| XIS |  | :MOVE TO NEXT DIGIT | LD |  |  |
|  |  |  | XIS |  | :MOVE TO NEXT DIGIT |
| INSTRUCTION | RESULT | COMMENTS | OMG LD |  | OUTPUT DATA |
| LBI 1,0 |  | CHECK FOR RAM DATA | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  | : |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  |  | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | : | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA | OMG |  | OUTPUT DATA |
| LD |  | . | LD |  |  |
| XIS |  | :MOVE TO NEXT DIGIT | XIS |  | :MOVE TO NEXT DIGIT |
| OMG |  | OUTPUT DATA |  |  |  |
| LD | . |  | INSTRUCTION | RESULT | COMMENTS |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |
| OMG |  | OUTPUT DATA | JMP X | INITIALIZ | SELECT ADDRESS X |
| LD |  |  |  | FOR OGI | OMG (SELECT LBI |
| XIS |  | :MOVE TO NEXT DIGIT |  | FOR KNO | DATA) |
| OMG |  | OUTPUT DATA | RELEASE TEST MODE | OBD (SEL | T B FOR KNOWN |
| LD |  |  |  |  | CHECKS JMP |
| XIS |  | :MOVE TO NEXT DIGIT |  |  |  |

TABLE I. Typlcal Test Sequence (Continued)
INSTRUCTION RESULT COMMENTS

SET TEST MODE
JPX-2
JSR Y
RELEASE TEST MODE
EXECUTE CODE ( $)$
CHECK JP \& JSR
" Y " SHOULD CHANGE THE OUTPUT CONDITIONS OF " X "

SET TEST MODE
RET
RELEASE TEST MODE
EXECUTE "X" AGAIN
SET TEST MODE
JPX-2
JSRP Z
RELEASE TEST MODE
EXECUTE CODE

## SET TEST MODE

RETSK
RELEASE TEST MODE
EXECUTE
SET TEST MODE
LOAD A\&M TO
VALUE OF ADDRESS
TOGOTO
OUTPUT CHANGE
JID
RELEASE TEST MODE
EXECUTE OUTPUT
SET TEST MODE
LOADA\&M
LaID

CQMA
OMG
X
OMG
INL
OMG
X
OMG

X064 ;OR USE THIS CAUSE THE DATA COMES
CHECK JSRP \& RETSK
" $Z$ " SHOULD CHANGE " $x$ " OUTPUT CONDITIONS

DON'T CHANGE Z CONDITIONS RETSK

FIND VALUE OF ADDRESS IN BLOCK (4 PAGES)
AT OR JUST BEFORE AN OUTPUT CHANGE SET A\& $M$ TO ADDRESS
of "VALUE"
CHECKS JID

LOAD A \& M WITH A UNIQUE ADDRESS SUCH THAT CONTENTS OF THAT ADDRESS WILL BE SEEN ON G
;OR USE THIS CAUSE THE DATA
;FROM YOUR TESTER ANYWAY
LQUID \& CQMA CHECKED
.•
G->2 INL TEST (COPY OF 2nd BYTE)
G->E:

This test sequence is not to be taken as a recommended test routine and is only shown as an example of what might be done to test various COPS parts. It is also advisable to approach measurements in the test mode with some caution. As stated earlier, one can force a large current into the SO node to place the chip in the test mode. Not only can this current do damage if unlimited, but it can also cause local current overloading such that some I/O conditions may be adversely affected. Obviously this will be more pronounced at higher $V_{\text {CC }}$ voltages. A specific example is that the L output current sink test should only be tested at a $V_{\text {OUT }}$ of 0.4 V and 0.36 mA as the more stringent tests can exceed power limits when combined with the SO current.

## MICROWIRETM

National's super-sensible MICROWIRE serial data exchange standard allows interfacing to any number of specialized peripherals using an absolute minimum number of valuable I/O pins; this leaves more I/O lines available for system interfacing and/or may permit the COPS controller to be packaged in a smaller (and even lower cost) package. (MICROWIRE peripherals may also be used with non-COPS controllers). For further applications information, refer to COPS Briefs 8 and 9. MICROWIRE makes sense.
The example below illustrates the power and versatility of MICROWIRE via an extreme example-using one of each type of peripheral with a single controller.


## COP431 SERIES, 8-BIT A/D <br> CONVERTERS

The COP431 series is an 8 -bit successive approximation A/D converter with a serial I/O and configurable input multiplexer with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE serial data exchange standard for easy interface to the COPS family of processors, and can interface with standard shift registers or other $\mu \mathrm{Ps}$.
The 2,4 or 8 channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.
The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

## COP452L FREQUENCY/COUNTER PERIPHERAL

The COP452L contains 2 independent 16 -bit counter/register pairs, and is well suited to a wide variety of tasks involving the measurement and/or generation of times and/or frequencies. Included are multiple tones, precise duty cycles, event counting, waveform measurement, "white noise" generation, and A-D/D-A conversions. An on-chip zero-crossing detector can trigger a pulse with a programmed delay and duration.

## COP472-3 LIQUID CRYSTAL DISPLAY CONTROLLER

The COP472-3 Liquid Crystal Display (LCD) Controller drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472-3 contains an on-chip oscillator and generates all
the multilevel waveforms for backplanes and segment outputs on a triplex display. One COP472-3 can drive 36 segments multiplexed as $3 \times 12$ ( $41 / 2$ digit display). Two COP472-3 devices can be used together to drive 72 segments ( $3 \times 24$ ) which could be an $81 / 2$ digit display.

## COP494 256-BIT SERIAL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY

The COP494 is a 256 -bit non-volatile memory. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register is serially read or written by the COP400 Family Controller. Written information is stored in a floating gate cell with at least 10 years of retention.

## COP498/COP499 LOW POWER CMOS RAM AND TIMER

The COP498 low power CMOS Random-Access Memory and Timer is an external memory and timer chip with the simple MICROWIRE serial interface. The device contains 256 bits of read/write memory divided into 4 registers of 64 bits each. The COP498 also contains a crystal-based timer for timekeeping purposes, and can provide a "wake-up" signal to turn on a COPS controller.
The COP498 can be used for low power standby memory and can also be used for low power operation by turning the controller off and on, on a duty cycle basis.
The COP499 Low Power CMOS Random-Access Memory is an external memory and switch chip with the simple MICROWIRE serial interface. The device contains 256 bits of read/write memory divided into 4 registers of 64 bits each. The COP499 also contains circuitry that enables the user to turn a controller on and off while maintaining the integrity of the memory.

## Current Consumption in NMOS COPSTM <br> Microcontrollers



## THE EFFECT OF VOLTAGE

The operating voltage of the microcontroller has a slightly greater effect on current consumption than the operating current. Current consumption increases with increasing operating voltage. On examining the MOS device equations, one finds that the device current is proportional to the square of a voltage term:

$$
I \alpha\left(V_{G S}-V_{T}\right)^{2}
$$

where:
$I=$ device current
$\mathrm{V}_{\mathrm{GS}}=$ device gate to source voltage
$\mathrm{V}_{\mathrm{T}}=$ device threshold voltage.

In the N-channel COPS devices, current is consumed primarily by the load devices. Most of these devices, though not all, are depletion mode devices with the gate and source tied together. Thus, $\mathrm{V}_{\mathrm{GS}}$ is 0 . Therefore, the primary mechanism for current consumption as related to voltage is variation in $V_{\mathrm{T}}$. The depletion mode load devices in the COPS NMOS microcontrollers have geometries (length is much greater than width) which tend to minimize variations in threshold voltage. There are additional second order effects related to operating voltage, such as effective channel lengths shortening due to increased voltage, which affect current consumption. These effects, however, do not have a major impact on current consumption. Note also that the threshold voltage is affected by process variation. This is one of the areas where the process variation contributes to the device-to-device variation in current consumption. The user can typically expect to see a $5 \%$ to $10 \%$ variation in current due to operating voltage with the maximum current consumption occurring at maximum operating voltage.

## THE EFFECT OF TEMPERATURE

Of the three operating parameters affecting current consumption in the NMOS COPS microcontrollers, temperature has by far the greatest impact. The relationship is given by the following simplified, empirical equation:

$$
1(T)=I_{0}\left(T / T_{0}\right)^{-3 / 2}
$$

where:
$\mathrm{T}_{\mathrm{O}}=$ reference junction temperature in ${ }^{\circ} \mathrm{K}$
$\mathrm{T}=$ device junction temperature in ${ }^{\circ} \mathrm{K}$
$\mathrm{I}_{\mathrm{O}}=$ device current at temperature $\mathrm{T}_{\mathrm{O}}$
$I(T)=$ device current at temperature $T$.
Although this equation is for a single transistor, it can be applied to the entire microcontroller since all the devices are made with the same process and will exhibit the same
characteristics. It should also be noted that the temperatures involved are device junction temperatures. The junction temperature is essentially a function of two items:

$$
T_{j}=F\left(T_{A}, \theta_{j A}\right)
$$

where:
$T_{j}=$ junction temperature
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature
$\theta_{\mathrm{jA}}=$ package thermal characteristic.
The preceding relationship indicates that the package for the device will affect current because the package affects junction temperature. This should not come as a surprise. One need only consider the differences between ceramic and plastic packages to find support for this claim.
For purposes of discussion, it will be assumed that junction temperature is given by the following:

$$
T_{j}=T_{A}+25^{\circ} K
$$

where $T_{j}$ and $T_{A}$ are as defined previously. Note that this is an approximation. It is not necessarily true for all packages, or any package. The relationship between junction temperature and ambient temperature is also not necessarily linear. However, the approximation is reasonable and provides a workable framework.
Substituting the junction temperature relationship into the current equation, the following equation results:
$I\left(T_{A}\right) \cong I_{O}\left(\frac{T_{A}+25}{T_{A O}+25}\right)^{-3 / 2}$
where:
$T_{A O}=$ reference ambient temperature, ${ }^{\circ} \mathrm{K}$
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature, ${ }^{\circ} \mathrm{K}$
$I_{O}=$ current at ambient temperature $T_{A O}$
$I\left(T_{A}\right)=$ current at ambient temperature $T_{A}$.

## AN EXAMPLE

The COP320L has a specified maximum current of 10 mA . In this process, maximum current occurs at minimum temperature, which is $-40^{\circ} \mathrm{C}$ in this case. It is desired to find the maximum current at $25^{\circ} \mathrm{C}$. Therefore,

$$
\begin{aligned}
& T_{A O}=-40^{\circ} \mathrm{C}=233^{\circ} \mathrm{K} \\
& T_{A}=25^{\circ} \mathrm{C}=298^{\circ} \mathrm{K} \\
& I_{O}=10 \mathrm{~mA} \\
& I\left(T_{A}\right) \text { to be determined } \\
& I\left(T_{A}\right) \cong I_{O}\left(\frac{T_{A}+25}{T_{A O}+25}\right)^{-3 / 2} \\
& \cong 10 \mathrm{~mA}(323 / 258) \\
& \cong 7.14 \mathrm{~mA} .
\end{aligned}
$$

Thus the maximum current for the COP320L at $25^{\circ} \mathrm{C}$ is approximately 7 mA .

## CONCLUSION

A means is provided to the user to approximate the current variation of the NMOS COPS microcontroller over its valid operating range. A given device will consume its maximum current at maximum operating voltage, maximum operating frequency, and minimum operating ambient temperature. Conversely, minimum current will be consumed at minimum operating voltage, minimum operating frequency, and maximum operating ambient temperature.
The user should remember that this document is intended as a guide only. The values produced here are reasonable but they are approximations and are not guaranteed values. The user should also remember that the equations and methods discussed here do not involve process variation. The numbers calculated approximate the worst-case maximum current values at a given set of operating conditions. The user should be prepared to see a wide range of values over the course of volume production.

## Further Information on Testing of COPS ${ }^{\text {TM }}$ Microcontrollers

COP Note 7 describes the basic approach and philosophy for testing COPS microcontrollers. This application brief is intended to complement and expand COP Note 7. It is assumed that the reader is familiar with and has access to COP Note 7.

## TEST MODE

On COPS microcontrollers, test mode is entered by forcing the SO output to a logic " 1 " when it should otherwise be a logic " 0 ". The easiest way to do this is to hold the COPS device in reset, hold the RESET pin low, and pull SO up to a logic " 1 " level. WARNING: Do not force more than 3.OV on SO, as damage to the device may occur. SO should be forced to approximately 2.5 V to guarantee entry into test mode and to protect the device from damage.
Once the device is in test mode, the state of the SI input controls the type of test. SI at a logic " 1 " (high level) conditions the device to accept instructions from an external source via the L port. In test mode, when SI is high, the internal ROM is disabled. SI at a logic " 0 " (low level) forces the device to dump the internal ROM to the L port where the user can read and verify the ROM contents.

## INSTRUCTION INPUT

With the device in test mode and SI at a logic "1", the microcontroller will read the data at the $L$ port as instructions. The instructions must be presented at the beginning of each cycle time and must remain valid during the whole cycle time. The chip SK output is the instruction cycle clock in test mode and can be used as the timing reference. Figure 1 indicates the timing for instruction input using the chip's SK output as the reference. A new instruction must be valid at the $L$ inputs within approximately 200 ns of the rising edge of SK. The user should make every effort to make this time (t2 in Figure 1) as short as possible.
It is possible to create an external SK signal which more closely duplicates the internal SK. This requires building a divider from CKI and synchronizing the resultant signal with the device under test. This is significant because it is the internal version of the SK signal which is the master timing signal for the microcontroller. The short time from the rising edge of the SK output to instruction valid is necessary because the actual objective is to provide new instructions at the rising edge, or close to it, of the internal timing signal. If the user creates the external timing signal, the 200 ns time is not applicable. A new instruction, or ROM word, would be presented at each rising edge of the external signal. A method for generating and using this external SK is described in COP Note 7.

## ROM DUMP

With SI at logic " 0 " in test mode, the microcontroller will dump the ROM to the L port. ROM will be dumped sequentially, one word at a time, starting at whatever value the

National Semiconductor Application Brief 4
Len Distaso

program counter contains. A new ROM word appears at the L lines every falling edge of the chip SK signal. The output timing ( t 1 in Figure 1) is the L output timing as found in the various device data sheets. The device will remain in ROM dump mode as long as SI is at logic " 0 " in test mode. The program counter will wrap around from the maximum address to 000 and ROM dump will continue.
To get a ROM dump, the user cannot simply enter test mode and force SI to logic " 0 ". Some conditioning of the device is necessary. This requires that the user first go into instruction input mode and set up the device. The suggested sequence is as follows:

1. Enter test mode-pull RESET low, force SO to about 2.5 V .
2. Force SI to logic " 1 " and force Os on L lines-RESET still low.
3. Force RESET high and input the following sequence to the device:

CLRA
JMP 3FC (modify for ROM size)
LQID
O44H
LEI 4
NOP
4. During the NOP, change SI from high to low as shown in Figure 2. The ROM dump should start at address 000 H at the time shown in Figure 2.
Figure 3 presents a general timing diagram for the entire sequence above. The jump instruction (JMP 3FC) in the sequence is used merely to position the program counter so that the ROM dump will begin at a specified location. That jump will be modified to reflect different ROM sizes or different desired starting locations for the ROM dump.

## CHANGING BETWEEN INSTRUCTION INPUT AND ROM DUMP

The change from instruction input to ROM dump is accomplished according to the timing in Figure 2. It is necessary to do this to perform a valid ROM dump. However, it is not recommended to go the other direction, from ROM dump to instruction input, "on the fly". The instruction input mode should only be entered while the device is reset, $\overline{\mathrm{RESET}}$ line low, to guarantee proper timing.

## CONCLUSION

With COP Note 7 and this application brief, the user should be able to create a workable functional test for his COPS microcontroller. The relative timing is presented here and general techniques and sequences are provided in COP Note 7.

$t 1=\mathrm{L}$ output timing (tpD1, tpoo) as found in data sheet
t2 ~ 200 ns max

FIGURE 1. Basic Test Mode Timing

$\mathrm{t} 4 \approx \mathrm{t} 3 \sim 1 \mu \mathrm{~s}$ min for $4 \mu \mathrm{~s}$ devices $t 4 \approx t 3 \sim 4 \mu \mathrm{~s}$ min for $16 \mu \mathrm{~s}$ devices

TL/DD/5146-2
FIGURE 2. Timing for Changing from Instruction Input to ROM Dump-Test Mode


TL/DD/5146-3
FIGURE 3. Relative Timing for Suggested Sequence to Generate ROM Dump

## COPS ${ }^{\text {TM }}$ Interrupts

This brief describes in detail the timing requirements pertinent to COPS interrupts. Figure 1 shows a typical enable-interrupt sequence in relation to the SK (Instruction Cycle) Clock. The SK clock is actually derived afrom the $\phi 1$ clock which is $180^{\circ}$ out of phase with the $\phi 2$ clock. It is the $\phi 1$ and $\phi 2$ clocks to which all operation is referenced but for our purposes the SK will suffice. Program instructions are read on a rising $\phi 1$ edge and executed during the $\phi 1, \phi 2$ cycle time. Here we see the EN register interrupt enable bit EN2 being set with an LEI instruction. Interrupts are actually enabled on the $\phi 2$ leading edge of the second byte of the instruction point (3. Timing for an INTERRUPT DISABLE is essentially the same.
The interrupt line is sampled on the leading edge of $\phi 1$ as shown and interrupts are recognized if the minimum setup and hold times shown are satisfied. Note that the guaranteed times are longer than the typicals. The interrupt signal conditioning circuitry contains a falling edge detection circuit (a one shot) which requires that in addition to meeting the setup and hold times, the enable interrupt bit EN1 must have been turned on sometime before the end of the WINDOW of OPPORTUNITY shown. If not, the interrupt will be missed and another high to low IN1 transition will be required. EN1 is automatically disabled upon interrupt recognition at point ©. Note that although the interrupt is recog-
nized at point (4) it will not be acted upon until all successive transfer of control instructions are executed as defined in the data sheets.
Because of gate delays it is doubtful that if an interrupt had been generated in time to meet the leading $\phi 1$ edge at point (2) that the EN1 enable bit would have been on in time to meet the WINDOW of OPPORTUNITY.
By doing a worst case analysis one can see that in order to guarantee reception of an asynchronous interrupt IN1 must remain low for at least 2 instruction cycles. The analysis is as follows. Assuming that interrupts had been enabled prior to point (1), if the interrupt arrives a little after point (1) it will not satisfy the minimum setup requirements bringing us up to a point (5) our total elapsed time becomes (5) - (1) $=2$ tcyc.
In a dual COPS the interrupt sequence is the same except that now an instruction cycle time is made up of both a Processor $X$ and a Processor $Y$ instruction execution cycle. With one $\phi 1$ and $\phi 2$ clock per processor execution cycle itne instruction cycle time is made up of $2 \phi 1$ 's and $\phi 2$ 's. Therefore 1 instruction cycle time in a dual COPS is equivalent to 2 instruction cycle times in a single COPS as far as $\phi 1$ 's, $\phi 2$ 's and interrupts are concerned.


TL/DD/5180-1
FIGURE 1. COP Interrupt Dlagram

| Parameter | Min | Typ | Max |
| :---: | :---: | :---: | :---: |
| $t_{\mathrm{s}}$ | $1 / 2 \mathrm{t}_{\mathrm{CYC}}$ | 200 ns |  |
| $\mathrm{t}_{\mathrm{n}}$ | $1 / 2 \mathrm{t}_{\mathrm{CYC}}$ | 200 ns |  |
| $\mathrm{t}_{\text {wo }}$ | $-\infty$ | $1 / 2 \mathrm{t}_{\mathrm{CYC}}-600 \mathrm{~ns}$ | 0 |

## Protecting Data in Serial EEPROMs

National offers a broad line of serial interface EEPROMs which share a common set of features:

- Low cost
- Single supply in all modes ( $+5 \mathrm{~V} \pm 10 \%$ )
- TTL compatible interface
- MICROWIRETM compatible interface
- Read-Only mode or read-write mode

This Application Brief will address protecting data in any of National's Serial Interface EEPROMs by using read-only mode.
Whereas EEPROM is non-volatile and does not require $V_{C C}$ to retain data, the problem exists that stored data can be destroyed during power transitions. This is due to either uncontrolled interface signals during power transitions or noise on the power supply lines. There are various hardware design considerations which can help eliminate the problem although the simplest most effective method may be the following programming method.
All National Serial EEPROMs, when initially powered up are in the Program Disable Mode*. In this mode it will abort any requested Erase or Write cycles. Prior to Erasing or Writing
it is necessary to place the device in the Program Enable Modet. Following placing the device in the Program Enable Mode, Erase and Write will remain enabled until either executing the Disable instruction or removing $\mathrm{V}_{\mathrm{C}}$. Having $\mathrm{V}_{\mathrm{CC}}$ unexpectedly removed often results in uncontrolled interface signals which could result in the EEPROM interpreting a programming instruction causing data to be destroyed.
Upon power up the EEPROM will automatically enter the Program Disable Mode. Subsequently the design should incorporate the following to achieve protection of stored data.

1) The device powers up in the read-only mode. However, as a backup, the EWDS instruction should be executed as soon as possible after $V_{C C}$ to the EEPROM is powered up to ensure that it is in the read-only mode.
2) Immediately preceding a programming instruction (ERASE, WRITE, ERAL or WRAL), the EWEN instruction should be executed to enable the device for programming; the EWDS instruction should be executed immediately following the programming instruction to return *EWDS or WDS, depending on exact device. tEWEN or WEN, depending on exact device.


TL/D/7085-1
FIGURE 1. EWEN, EWDS Instruction Timing


TL/D/7085-2
*EWDS must be executed before $V_{C C}$ drops below 4.5 V to prevent accidental data loss during subsequent power down and/or power up transients.
FIGURE 2. Typical Instruction Flow for Maximum Data Protection
the device to the read-only mode and protect the stored data from accidental disturb during subsequent power transients or noise.
3) Special care must be taken in designs in which programming instructions are initiated to store data in the EEP. ROM after the main power supply has gone down. This is usually accomplished by maintaining $V_{C C}$ for the EEP. ROM and its controller on a capacitor for a sufficient amount of time (approximately 50 ms , depending on the clock rate) to complete these operations. This capacitor
must be large enough to maintain $V_{C C}$ between 4.5 and 5.5 volts for the total duration of the store operation, INCLUDING the execution of the EWDS instruction immediately following the last programming instruction. FAILURE TO EXECUTE THE LAST EWDS INSTRUCTION BEFORE VCC DROPS BELOW 4.5 VOLTS MAY CAUSE INADVERTENT DATA DISTURB DURING SUBSEQUENT POWER DOWN AND/OR POWER UP TRANSIENTS.

## A Users Guide to COPSTM Oscillator Operation

The following discussion is an overview of the COPS oscillator circuits meant to give the reader a working knowledge of the circuits. Although the descriptions are very general and light on detail; a background in complex frequency analysis is necessary. For additional information the references cited should be consulted as well as the many works on oscillator theory.
There are 2 basic circuits from which all of the COPS oscillator options are provided. (See option lists in individual data sheets.) The first and simplest in description is the astable one shot of Figure 1 which gives us our RC oscillator option. A1 and A2 are inverters with A1 possessing a Schmitt trigger input. T1 is a large N channel enhancement MOS FET. Operation with the external R-C shown is as follows. Assuming $C$ is initially discharged the CKI pin is low forcing T1 off. As C charges through A the trigger point of A 1 is eventually reached at which time $T 1$ is turned on discharging $C$ and beginning a new cycle. Although almost any combination of R-C could be chosen, we would ideally like to have as short a discharge time as possible thereby eliminating the high variability in T1 drain current from device to device as a timing factor. For this reason R is chosen very large and $C$ very small. This choice also leads to minimum R-C power dissipation. For the CKI Schmitt trigger clock input option the T1 MOS FET is merely mask disabled from the oscillator circuit.


FIGURE 1. R-C Oscillator

The second oscillator circuit is the classic phase shift oscillator depicted in Figure 2. Found not only on COPS but on most other microprocessor circuits it is the simplest oscillator in terms of component complexity but the most difficult to analyze.

The conditions under which the circuit will oscillate are described by the Barkhausen Criterion which states that oscillation will occur at the frequency for which the total loop phase shift from $x_{i}$ to $x_{f}$ is $0^{\circ}$ or a multiple of $360^{\circ}$ (i. e., $x_{f}$ is identical to $x_{i}$ ). In addition the total loop gain must be $>1$ to insure self propagation. The inverting amplifier shown between $x_{i}$ and $x_{0}$ provides $180^{\circ}$ of phase shift thus leaving the feedback network to supply the other $\pm 180^{\circ}$. The feedback network can be comprised of active or passive components but highly effective oscillators are possible using only passive reactive components and the general configuration of Figure 3.
If you work out the feedback loop equations for Figure 3 it can be shown that in order to achieve $\pm 180^{\circ}$ phase shift:

$$
\begin{equation*}
X_{1}+X_{2}+X_{3}=0 \tag{1}
\end{equation*}
$$

$X 1$ and $X 2$ must both be inductors or capacitors
therefore $X 3$ is inductive if $X 1$ is capacitive and vice versa if $X 1$ and $X 2$ are capacitors it is a Colpitts Oscillator X 1 and X 2 are inductors it is a Hartley Oscillator


TL/DD/5139-3
FIGURE 3. Typical Feedback Configuration

The Colpitts configuration is commonly shown in microprocessor oscillator circuits (Figure 5) with the inductive X3 replaced by a crystal for reasons we shall soon see. The equivalent electrical model of a crystal is shown in Figure $4 b$ and a plot of its Reactance versus Frequency shown in Figure 4c. R-L-C represent the electro-mechanical properties of the crystal and $\mathrm{C}_{0}$ the electrode capacitance. There are 2 important points on the reactance curve labeled $f_{a}$ and $f_{b}$.
At $f_{a}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}}$
the crystal is at series resonance with $L$ and $C$ canceling each other out leaving only a nonreactive R for 0 phase shift. This mode of operation is important in oscillator circuits where a non-inverting amplifier is used and $0^{\circ}$ phase shift must be preserved.

At $f_{b}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}+\frac{1}{L C_{C}}}$
which is just a little higher than $f_{a}$ the crystal is at parallel resonance and appears very inductive or capacitive. Note that the cyrstal will only appear inductive between $f_{a}$ and $f_{b}$ and that it becomes highly inductive very quickly. In addition $f_{b}$ is only a fraction of a percent higher than $f_{a}$. Therefore the only time that the crystal will satisfy the $\mathrm{X} 3=-(\mathrm{X} 1+$ X2) condition in the Colpitts configuration of Figure 5 is when the circuit is oscillating between $\mathrm{f}_{\mathrm{a}}$ and $\mathrm{f}_{\mathrm{b}}$. The exact frequency will be the one which gives an inductive reactance large enough to cancel out:
$\mathrm{X}_{1}+\mathrm{X}_{2}=\frac{1}{\omega \mathrm{C} 1}+\frac{1}{\omega \mathrm{C} 2}=\frac{1}{\omega}\left[\frac{1}{\mathrm{C} 1}+\frac{1}{\mathrm{C} 2}\right]=\frac{1}{2 \pi f}\left[\frac{1}{C_{L}}\right]$
Therefore by varying C 1 or C 2 we can trim slightly the oscillator frequency.


TL/DD/5139-5

c. Reactance Versus Frequency

FIGURE 4. Quartz Crystal


TL/DD/5139-7
FIGURE 5. Colpitts Oscillator

The Q of a circuit is often bounced around in comparing different circuits and can be viewed graphically here as the slope of the reactance curve between $\mathrm{f}_{\mathrm{a}}$ and $\mathrm{f}_{\mathrm{b}}$. Obviously the steeper the curve the smaller the variation in f necessary to restore the Barkhausen Phase Shift Criterion. In addition a lower $Q$ (more $R$ ) means that the reactance curve won't peak as high at $f_{b}$, necessitating a smaller $X 1+X 2$. When selecting crystals the user should be aware that the frequency stamped on the cans are for either parallel or series resonance, which, although very close, may matter significantly in the particular application.
An actual MOS circuit implementation of Figure 5 is shown in Figure 6. It consists of a MOS inverter with depletion load and the crystal $\pi$ network just presented. External to the COPS chips are the $R_{f}$ and $R_{g}$ resistors. $\mathrm{R}_{\mathrm{f}}$ provides bias to the MOS inverter gate $V_{g}=V_{0}$. Since the gate draws no current $R_{f}$ can be very large ( $M \Omega$ ) and should be, since we do not wish it to interact with the crystal network. $\mathrm{R}_{\mathrm{g}}$ increases the output resistance of the inverter and keeps the crystal from being over driven.

Of course the feedback network doesn't have to have the configuration of Figure 3 and can be anything so long as the Barkhausen Phase Shift Criterion is satisfied. One popular configuration is shown in Figure 7 where the phase shift will be $180^{\circ}$

$$
\text { at } f=\frac{1}{(2 \pi R C \sqrt{6})}
$$



TL/DD/5139-9 FIGURE 7. R-C Phase Shift Osclllator


TL/DD/5139-8
FIGURE 6. MOS Oscillator

## REFERENCES

1. Crystal/INS8048 Oscillator, AN-296, March 1982, Na- 4. Handbook of Electronics Calculations, Chapter 9, Kauftional Semiconductor
2. Oscillator Characteristics of COPS Microcontrollers, CN-5, Feb. 1981, National Semiconductor man and Seidman 1979
3. 1982 COPS Microcontroller Databook, National Semiconductor
4. Integrated Electronics, Chapter 14, Millman and Halkias 1972


## Implementing an 8-Bit Buffer in COPS ${ }^{\text {™ }}$



Sometimes a COP microcontroller must input and/or output 8 -bit data; for instance, when handling ASCII data. In some applications, the processor must also provide temporary storage for 8 -bit data before it is output. The COP instruction set and RAM structure lend themselves very nicely to providing a 32 digit, 8 -bit buffer for a solution to these applications.
Such a large buffer is possible using a COP440 or a COP444L. The other members of the COP400 family with half as much RAM as these two would provide a 16 digit 8bit buffer using the techniques described in this example.
Four adjacent RAM registers ( 16 digits each) are required. Referring to Figure 1, registers 4, 5, 6, and 7 are used for the buffer. Each RAM location contains 4 bits, so 2 locations will be used to store a byte of data. But these RAM locations are not adjacent to each other. You will note that the MSD of digit number OA hex is in RAM location (4, A) while the LSD of the same digit is in RAM location ( $6, \mathrm{~A}$ ).
The 2 RAM locations CHARM and CHARL are used for temporary storage of an 8-bit value.
In addition, 4 RAM locations are used for buffer pointers: those labelled IPM and IPL are the MSD and LSD of the
input pointer, and those labelled OPM and OPL are the MSD and LSD of the output pointer. Each pointer's function is to store an 8 -bit counter whose value ranges from 00 hex thru 1F hex. The input pointer's value is used for storing the temporary storage buffer contents into the digit with the same number. For example, if the input pointer equals 14 hex, then the contents of CHARM would be stored in RAM location $(5,4)$ and the contents of CHARL would be stored in RAM location (7,4). The output pointer's value is used for retrieving a digit from the buffer and putting it in CHARM and CHARL. For instance, if the output pointer equals 05 hex, then the contents of RAM location $(4,5)$ would be transferred to CHARM and the contents of RAM location $(6,5)$ would be transferred to CHARL.
A simple example of one possible application of the buffer is flowcharted in Figure 2. In this example, data is input to CHARM and CHARL, then stored in the buffer. An output device (a printer) is checked to see if it is ready to receive data. If it is, data is brought out of the buffer and put in CHARM and CHARL for output to the printer.
Pages 3 and 4 contain a listing of the subroutines needed to perform the data transfers in the 32-digit, 8-bit buffer.


FIGURE 1. 8-Bit Buffer RAM Map


FIGURE 2. Buffer Example Flowchart

```
COP CROSS ASSEMBLER PAGE: 1
BUFFER
```

```
l
```

l
2
2
3
3
4
4
5
5
6
7
8 0lBC .CHIP 444
9 .TITLE BUFFER
10 O02D CHARM = 2,13 ;TEMPORARY STORAGE BUFFER MSD
11 002C CHARL = 2,12 ;TEMPORARY STORAGE BUFFER LSD
12 002F IPM = 2,15 ;INPUT POINTER MSD
13 O02E IPL = 2,14 ;INPUT POINTER LSD
14 O03F OPM = 3,15 ;OUTPUT POINTER MSD
15 003E OPL = 3,14 ;OUTPUT POINTER LSD
6000 00
0080 .PAGE 2
;MTOC IS A SUBROUTINE THAT TRANSFERS M(OPM) AND M(OPL) TO
;CHARM AND CHARL
MTOC: LDD OPL ;LOAD LSD OUTPUT POINTER
082 50 CAB ;WHICH IS BD
083 233F LDD OPN
085 54
086 12
087 25
088 23AD
08A 05
08B 23AC
08D 48
RET
;
;
;CTOM IS A SUBROUTINE THAT TRANSFERS CHARM AND CHARL TO
;M(IPM) AND M(IPL)
4 08E 232E CTOM: LDD IPL ;LOAD LSD INPUT POINTER
500 50
091 232F
093 54
094 12
095 232D
09726
l O98 232C
09A 06
09B 48
CAB
LDD IPM
;WHICH IS BD
;LOAD MSD INPUT POINTER FOR BR
;MAKE BR = 4 OR 5
;LOAD MSD TEMP STORAGE

```
```

COP CROSS ASSEMBLER PAGE: 2

```
COP CROSS ASSEMBLER PAGE: 2
BUFFER
    46 .FORM
    47 ;INCREMENTS INPUT POINT OR OUTPUT POINTER, ROLLS OVER
    48 ;AT lF HEX
    49 09C 2D INCIP: LBI IPL ;POINT TO LSD OF POINTER
    5 0 ~ 0 9 D ~ 3 D ~ I N C O P : ~ L B I ~ O P I ~
    51 09E 22 S
    52 09F 00 CLRA
    53 OAO 30 ASC
    54 OAl 44 NOP
    55 OA2 04 XIS
    56 OA3 00 CLRA
    57 OA4 30 ASC
    58 OA5 44 NOP
    59 OA6 06 X
    60 0A7 45 RMB
    61 0A8 48 RET
    62 ;
    63 ;
    64 .END
COP CROSS ASSEMBLER PAGE: 3
BUFFER
\begin{tabular}{llllllll} 
CHARL & 002C & CHARM & 002D & CTOM & 008E * & INCIP & 009C * \\
INCOP & 009D * & IPL & 002 E & IPM & \(002 F\) & MTOC & 0080 *
\end{tabular}
OPL 003E OPM 003F
NO ERROR LINES
    42 ROM WORDS USED
COP 444 ASSEMBLY
SOURCE CHECKSUM = C6A5
INPUT FILE 6:RBUFFC. SRC VN: 5
```


## Designing with the NMC9306/COP494 a Versatile Simple to Use E2 PROM

This application note outlines various methods of interfacing an NMC9306/COP494 with the COPSTM family of microcontrollers and other microprocessors. Figures 1-6 show pin connections involved in such interfaces. Figure 7 shows how parallel data can be converted into a serial format to beinputted to the NMC9306; as well as how serial data outputted from an NMC9306 can be converted to a paraliel-format.
The second part of the application note summarizes the key points covering the critical electrical specifications to be kept in mind when using the NMC9306/COP494.
The third part of the application note shows a list of various applications that can use a NMC9306/COP494.

## GENERIC CONSIDERATIONS

A typical application should meet the following generic criteria:

1. Allow for no more than 10,000 E/W cycles for optimum and reliable performance.
2. Allow for any number of read cycles.
3. Allow for an erase or write cycle that operates in the $10-30 \mathrm{~ms}$ range, and not in the tens or hundreds of ns range as used in writing RAMs. (Read vs write speeds are distinctly different by orders of magnitude in E2PROM, not so in RAMs.)
4. No battery back-up required for data-retention, which is fuily non-volatile for at least 10 years at room-ambient.

## SYSTEM CONSIDERATIONS

When the control processor is turned on and off, power supply transitions between ground and operating voltage may cause undesired pulses to occur on data, address and control lines. By using WEEN and WEDS instructions in conjunction with a LO-HI transition on CS, accidental erasing or writing into the memory is prevented.
The duty cycle in conjunction with the maximum frequency translates into having a minimum Hi-time on the SK clock. If the minimum SK clock high time is greater than $1 \mu \mathrm{~s}$, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max. On the low side no limit exists on the minimum frequency. This makes it superior to the COP499 CMOS-RAM. The rise and fall times on the SK clock can also be slow enough not to require termination up to reasonable cable-lengths.
Since the device operates off of a simple 5V supply, the signal levels on the inputs are non-critical and may be operated anywhere within the specified input range.


TL/D/5286-2
FIGURE 2. NMC93O6 - Standard $\mu$ P Interface Vla COP Processor


TL/D/5286-3

$$
\left.\begin{array}{rl}
\text { PAO } & \rightarrow \text { SK } \\
\text { PA1 } & \rightarrow \text { DI/DO }
\end{array}\right\} \quad \text { Common to all 9306's }
$$

* SK is generated on port pins by bit-set and blt-clear operations in software. A symmetrical duty cycle is not critical.
* CS is set In software. To generate $\mathbf{1 0 - 3 0 ~ m s ~ w r i t e / e r a s e ~ t h e ~ t i m e r / c o u n t e r ~ i s ~ u s e d . ~ D u r i n g ~ w r i t e / e r a s e . ~ S K ~ m a y ~ b e ~ t u r n e d ~ o f f . ~}$

FIGURE 3. NSC800TM to NMC9306 interface (also Valid for 8085/8085A and 8156)

(3)
$\left.\begin{array}{ll}\text { Z80-P10 } & 9306 \\
\text { A0 } & \text { SK } \\
\text { A1 } & \text { DI/DO }\end{array}\right\}$ Common to all 9306's (Bank 1)

| A2-A7 |
| :--- |
| * Only used if priority interrupt daisy chain is desired |
| - Identical connection for Port B |

FIGURE 4. Z80 - NMC9306 Interface Using Z80-PIO Chip


TL/D/5286-5

* SK and DI are generated by software. It should be noted that at $2.72 \mu \mathrm{~s} / \mathrm{Instruction}$. The minimum SK period achlevable will be $10.88 \mu \mathrm{~s}$ or 92 kHz , well within the NMC9306 frequency range.
- DO may be brought out on a separate port pin If desired.

FIGURE 5. 48 Series $\mu \mathrm{P}$ - NMC9306 Interface


TL/D/5286-6
Expander outputs

|  | $\left.\begin{array}{ll}\text { DI } \\ & \text { SK }\end{array}\right\} \quad$ (COMMON) |
| :--- | :--- |
| Port 4 | CS1 |
|  | CS2 |
| Port 5-6 | CS3-CS10 |
| Port 7 | DO (COMMON) |

FIGURE 6. 8048 I/O Expansion


TL/D/5286-7
FIGURE 7. Converting Parallel Data Into Serial Input for NMC9306/COP494


| Min | Max |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{t} Y \mathrm{CLE}} 0$ | 250 kHz |
| $\mathrm{t}_{\text {DIS }} 400$ | ns |
| $\mathrm{t}_{\mathrm{DIH}} 400$ | ns |
| $\mathrm{t}_{\mathrm{CSS}} 200$ | ns |
| $\mathrm{t}_{\mathrm{CSH}} 0$ | ns |
| $\mathrm{t}_{\text {PDO }}$ | $2 \mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {PD1 }}$ | $2 \mu \mathrm{~s}$ |

## THE NMC9306/COP494

Extremely simple to interface with any $\mu \mathrm{P}$ or hardware logic. The device has six pins for the following functions:

| Pin 1 | CS* | HI enabled |
| :--- | :--- | :--- |
| Pin 2 | SK | Serial Clock input <br> Pin 3 |
| DI | For instruction or data <br> input |  |
| Pin 4 | DO** | For data read, TRI-STATE ${ }^{*}$ <br> otherwise |
| Pin 5 | GND |  |
| Pin 8 | VCC | For 5V power |
| Pins 6-7 | No Connect | No termination required |

*Following an E/W instruction feed, CS is also toggled low for 10 ms (typical) for an E/W operation. This internally turns the VPP generator on (HI-LO on CS) and off (LO-HI on CS).
**DI and DO can be on a common line since DO is TRISTATED when unselected DO is only on in the read mode.

## USING THE NMC9306/COP494

## The following points are worth noting:

1. SK clock frequency should be in the $0-250 \mathrm{kHz}$ range. With most $\mu$ Ps this is easily achieved when implemented in software by bit-set and bit-clear instructions, which take 4 instructions to execute a clock or a frequency in the 100 kHz range for standard $\mu \mathrm{P}$ speeds. Symmetrical duty cycle is irrelevant if SK HI time is $\geq$ $2 \mu \mathrm{~s}$.
2. CS low period following an E/W instruction must not exceed the 30 ms max. It should best be set at typical or minimum spec of 10 ms . This is easily done by timer or a software connect. The reason is that it minimizes the 'on time' for the high $\mathrm{V}_{\mathrm{PP}}$ internal voltage, and so maximizes endurance. SK-clock during this period may be turned off if desired.
3. All E/W instructions must be preceded by EWEN and should be followed by an EWDS. This is to secure the stored data and avoid inadvertent erase or write.
4. A continuously 'on' SK clock does not hurt the stored data. Proper sequencing of instructions and data on DI is essential to proper operation.
5. Stored data is fully non-volatile for a minimum of ten years independent of $\mathrm{V}_{\mathrm{CC}}$, which may be on or off. Read cycles have no adverse effects on data retention.
6. Up to $10,000 \mathrm{E} / \mathrm{W}$ cycles/register are possible. Under typical conditions, this number may actually approach 1 million. For applications requiring a large number of cycles, redundant use of internal registers beyond 10,000 cycles is recommended.
7. Data shows a fairly constant E/W Programming behavior over temperature. In this sense E2PROMs supersede EPROMs which are restricted to room temperature programming.
8. As shown in the timing diagrams, the start bit on DI must be set by a ZERO - ONE transition following a CS enable (ZERO - ONE), when executing any instruction. ONE CS enable transition can only execute ONE instruction.
9. In the read mode, following an instruction and data train, the DI can be a don't care, while the data is being outputted i.e., for next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
10. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI till another CS LO-HI transition starts a new instruction cycle.
11. When a common line is used for DI and DO , a probable overlap occurs between the last bit on DI and start bit on DO.
12. After a read cycle, the CS must be brought low for 1 SK clock cycle before another instruction cycle can start.
All commands, data in, and data out are shifted in/out on rising edge of SK clock.
Write/erase is then done by pulsing CS low for 10 ms .
All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.
READ - After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE - Write command shifted in followed by data in ( 16 bits) then CS pulsed low for 10 ms minimum.

| Instruction | SB | Opcode | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 01 | $10 \times x$ | A3A2A1AO |  | Read Register A3A2A1AO |
| WRITE | 01 | $01 \times x$ | A3A2A1A0 | D15-D0 | Write Register A3A2A1AO |
| ERASE | 01 | $11 \times X$ | A3A2A1A0 |  | Erase Register A3A2A1AO |
| EWEN | 01 | 0011 | XXXX |  | Erase/Write Enable |
| EWDS | 01 | 0000 | XXXX |  | Erase/Write Disable |
| ERAL | 01 | 0010 | XXXX |  | Erase All Registers |
| WRAL | 01 | 0001 | XXXX | D15-D0 | Write All Registers |

NMC9306 has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4 -bit address for 1 of 16,16 -bit registers. X is a don't care state.
The following is a list of various systems that could use a
NMC9306/COP494
A. Airline terminal

Alarm system
Analog switch network
Auto calibration system
Automobile odometer
Auto engine control
Avionics fire control
B. Bathroom scale

Blood analyzer
Bus interface
C. Cable T.V. tuner

CAD graphics
Calibration device
Calculator-user programmable
Camera system
Code identifier
Communications controller
Computer terminal
Control panel
Crystal oscillator
D. Data acquisition system

Data terminal
E. Electronic circuit breaker

Electronic DIP switch
Electronic potentiometer
Emissions analyzer
Encryption system
Energy management system
F. Flow computer

Frequency synthesizer
Fuel computer
G. Gas analyzer

Gasoline pump
H. Home energy management Hotel lock
I. Industrial control Instrumentation
J. Joulemeter
K. Keyboard -softkey
L. Laser machine tool
M. Machine control

Machine process control
Medical imaging
Memory bank selection
Message center control
Mobile telephone

Modem
Motion picture projector
N. Navigation receiver

Network system
Number comparison
O. Oilfield equipment
P. PABX

Patient monitoring
Plasma display driver
Postal scale
Process control
Programmable communications
Protocol converter
Q. Quiescent current meter
R. Radio tuner

Radar dectector
Refinery controller
Repeater
Repertory dialer
S. Secure communications system

Self diagnostic test equipment
Sona-Bouy
Spectral scanner
Spectrum analyzer
T. Telecommunications switching system

Teleconferencing system
Telephone dialing system
T.V. tuner

Terminal
Test equipment
Test system
TouchTone dialers
Traffic signal controller
U. Ultrasound diagnostics

Utility telemetering
V. Video games

Video tape system
Voice/data phone switch
W. Winchester disk controller
X. X-ray machine

Xenon lamp system
Y. YAG-laser controller
Z. Zone/perimeter alarm system

## A Study of the Crystal Oscillator for CMOS-COPS ${ }^{\text {™ }}$

## INTRODUCTION

The most important characteristic of CMOS-COPS is its low power consumption. This low power feature does not exist in TTL and NMOS systems which require the selection of low power IC's and external components to reduce power consumption.
The optimization of external components helps decrease the power consumption of CMOS-COPS based systems even more.
A major contributor to power consumption is the crystal oscillator circuitry.
Table I presents experimentally observed data which compares the current drain of a crystal oscillator vs. an external squarewave clock source.
The main purpose of this application note is to provide experimentally observed phenomena and discuss the selection of suitable oscillator circuits that cover the frequency range of the CMOS-COPS.
Table I clearly shows that an unoptimized crystal oscillator draws more current than an external squarewave clock. An RC oscillator draws even more current because of the slow rising signal at the CKI input.
Although there are few components involved in the design of the oscillator, several effects must be considered. If the requirement is only for a circuit at a standard frequency which starts up reliably regardless of precise frequency stability, power dissipation and etc., then the user could directly consult the data book and select a suitable circuit with proper components. If power consumption is a major requirement, then reading this application note might be helpful.

## WHICH IS THE BEST OSCILLATOR CIRCUIT?

The Pierce Oscillator has many desirable characteristics. It provides a large output signal and drives the crystal at a low power level. The low power level leads to low power dissipation, especially at higher frequencies. The circuit has good short-term stability, good waveforms at the crystal, a frequency which is independent of power supply and temperature changes, low cost and usable at any frequency. As compared with other oscillator circuits, this circuit is not disturbed very much by connecting a scope probe at any point in the circuit, because it is a stable circuit and has low impedance. This makes it easier to monitor the circuit without any major disturbance. The Pierce oscillator has one disadvantage. The amplifier used in the circuit must have high gain to compensate for high gain losses in the circuitry surrounding the crystal.

National Semiconductor Application Note 400 Abdul Aleaf

TABLEI
A. Crystal oscillator vs. external squarewave COP410C change in current consumption as a function of frequency and voltage, chip held in reset, CKI is $\div 4$.
$\mathrm{I}=$ total power supply current drain (at $\mathrm{V}_{\mathrm{CC}}$ ).
Crystal

| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{f}_{\mathbf{c k I}}$ | Inst. cyc. <br> time | $\mathbf{I} \mu \mathbf{A}$ |
| :---: | :---: | :---: | :---: |
| 2.4 V | 32 kHz | $125 \mu \mathrm{~s}$ | 8.5 |
| 5.0 V | 32 kHz | $125 \mu \mathrm{~s}$ | 83 |
| 2.4 V | 1 MHz | $4 \mu \mathrm{~s}$ | 199 |
| 5.0 V | 1 MHz | $4 \mu \mathrm{~s}$ | 360 |

External Squarewave

| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{f}_{\mathbf{c k I}}$ | Inst. cyc. <br> time | $\mathbf{I}$ |
| :---: | :---: | :---: | :---: |
| 2.4 V | 32 kHz | $125 \mu \mathrm{~s}$ | $4.4 \mu \mathrm{~A}$ |
| 5.0 V | 32 kHz | $125 \mu \mathrm{~s}$ | $10 \mu \mathrm{~A}$ |
| 2.4 V | 1 MHz | $4 \mu \mathrm{~s}$ | $127 \mu \mathrm{~A}$ |
| 5.0 V | 1 MHz | $4 \mu \mathrm{~s}$ | $283 \mu \mathrm{~A}$ |

## WHAT IS A PIERCE OSCILLATOR?

The Pierce is a series resonant circuit, and its basic configuration is shown below.


TL/DD/8439-1
FIGURE 1
For oscillation to occur, the Barkhausen criteria must be met: (1) The loop gain must be greater than one. (2) The phase shift around the loop must be $360^{\circ}$.

Ideally, the inverting amplifier provides $180^{\circ}$, the $\mathrm{R}_{1} \mathrm{C}_{1}$ integration network provides a $90^{\circ}$ phase lag, and the crystal's impedance which is a pure resistance at series resonance together with $\mathrm{C}_{2}$ acts as a second integration network which provides another $90^{\circ}$ phase lag. The time constants of the two RC phase shifting networks should be made as big as possible. This makes their phase shifts independent of any changes in resistance or capacitance values. However, big RC values introduce large gain iosses and the selected amplifier should provide sufficient gain to satisfy gain requirement. CMOS inverters or discrete transistors can be used as amplifiers. An experimental evaluation of crystal oscillators using either type of amplifier is given within this report.

## CRYSTAL OSCILLATORS USING CMOS-IC

The use of CMOS-IC's in crystal oscillators is quite popular. However, they are not perfect and could cause problems. The input characteristics of such IC's are good, but they are limited in their output drive capability.
The other disadvantage is the longer time delay in a CMOSinverter as compared to a discrete transistor. The longer this time delay the more power will be dissipated. This time delay is also different among different manufacturers.
As a characteristic of most CMOS-IC's the frequency sensitivity to power supply voltage changes is high. As a group, IC's do not perform very well when compared with discrete transistor circuits.
But let us not be discouraged. Low component count which leads to low cost is one good feature of IC oscillators.
As a rule, IC's work best at the low end of their frequency range and poorest at the high end.
Several types of crystal oscillators using CMOS-IC's have been found to work satisfactorily in some applications.

## CMOS—TWO INVERTER OSCILLATOR

The two inverter circuit shown in Figure 2 is a popular one. The circuit is series resonant and uses two cascaded inverters for an amplifier.


FIGURE 2
Each inverter has a DC biasing resistor which biases the inverter halfway between the logic " 1 " and " 0 " states. This will help the inverters to amplify when the power is applied and the crystal will start oscillation.
The 74C family works better as compared with other CMOSIC's. Will oscillate at a higher frequency and is less sensitive to temperature changes. The CMOS-COPS data sheet states that a crystal oscillator will typically draw $100 \mu \mathrm{~A}$ more than an external clock source. However, the crystal oscillator described above will draw approximately as much
current as an external squarewave clock. The experimental data presented below shows the comparison:

Chip held in Reset, $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$
$f=455 \mathrm{kHz}$, COP444C, CKI is $\div 8$
Instruction cycle time $=17.5 \mu \mathrm{~s}$
$I=$ total power supply ( $V_{\mathrm{CC}}$ ) current drain

| Osclllator Type | I (current drain) |
| :---: | :---: |
| Crystal Osc. <br> (data sheet) | $950 \mu \mathrm{~A}$ |
| Crystal Osc. <br> (two inverter) | $810 \mu \mathrm{~A}$ |
| Ext. Clock | $790 \mu \mathrm{~A}$ |

## PIERCE IC OSCILLATOR

Figure 3 shows a Pierce oscillator using CMOS inverter as an amplifier.


TL/DD/8439-3
FIGURE 3
The gain of CMOS inverter is low, so the resistor $R_{1}$ should be made small. This reduces gain losses. The output resistance of the inverter (Ro) can be the integrating resistor for the RoC phase lag network.
Omitting $\mathrm{R}_{1}$ or with a small value of $\mathrm{R}_{1}$, the crystal will be driven at a much higher voltage level. This will increase power dissipation.
For lower frequencies (i.e., 32 kHz ), $\mathrm{R}_{1}$ must be large enough so that the inverter won't overdrive the crystal. Also, if $R_{1}$ is too large we won't get an adequate signal back at the inverter's input to maintain oscillation. With large values of $R_{1}$ the inverter will remain in its linear region longer and will cause more power dissipation. Typically for $32 \mathrm{kHz}, \mathrm{R}_{1}$ should be constrained by the relation.

$$
\frac{1}{2 \pi \mathrm{R}_{1} \mathrm{C}_{1}} \ll 32 \mathrm{kHz}
$$

At higher frequencies, selection of $R_{1}$ is again critical. In order to drive a heavy load at high frequency, the amplifier output impedance must be low. In order to isolate the oscillator output from $\mathrm{C}_{1}$ so it can drive the following logic stages, then $\mathrm{R}_{1}$ should be large. But again, $\mathrm{R}_{1}$ must not be too large, otherwise it will reduce the loop gain.

The value of $R_{1}$ is chosen to be roughly equal to the capacitive reactance of $\mathrm{C}_{1}$ at the frequency of operation, or the value of load impedance $Z_{L}$.
Where $Z_{L}=\frac{X_{C 1}^{2}}{R_{L}}$

$$
R_{L}=R_{S}=\text { series resistance of crystal }
$$

The small values of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ will help minimize the gain reduction they introduce.

$$
\text { typically: } \begin{aligned}
\mathrm{C}_{1} & =\mathrm{C}_{2}=220 \mathrm{pF} \text { at } 1 \mathrm{MHz} \\
\mathrm{C}_{1} & =\mathrm{C}_{2}=330 \mathrm{pF} \text { at } 2 \mathrm{MHz}
\end{aligned}
$$

## DISCRETE TRANSISTOR OSCILLATOR

As mentioned earlier, a discrete transistor circuit performs better than an IC circuit. The reason for this is that in a discrete transistor circuit it is easier to control the crystal's source and load resistances, the gain and signal amplitude.
A discrete transistor circuit has shorter time delay, because it uses one or two transistors. This time delay should always be minimized, since it causes more power dissipation and shifts frequency with temperature changes. Figure 4 shows a basic Pierce oscillator using a transistor as an amplifier.


FIGURE 4
The basic phase shift network consists of $\mathrm{C}_{\mathrm{A}_{1}}, \mathrm{C}_{\mathrm{B}_{2}}$ and the crystal which looks inductive and is series resonant with $\mathrm{C}_{\mathrm{A}_{1}}$ and $\mathrm{C}_{\mathrm{B}_{1}}$. The phase shift through the transistor is $180^{\circ}$ and the total phase shift around the loop is $360^{\circ}$. The condition of a unity loop gain must also be satisfied.

$$
\begin{aligned}
& \frac{V_{A}}{V_{B}}=-\left(\frac{C_{B}}{C_{A}}\right) \\
& \frac{V_{A}}{V_{B}}=-\left(\frac{X_{C A}}{X_{C B}}\right)
\end{aligned}
$$

For oscillation to occur, the transistor gain must satisfy the relation

$$
G\left(\frac{V_{A}}{V_{B}}\right) \geq, 1
$$

where $\mathrm{G}=-\mathrm{g}_{\mathrm{f}} \mathrm{Z}_{\mathrm{L}}$
$\mathrm{g}_{\mathrm{f} e}$ is the transconductance of the transistor
$Z_{L}$ is the load seen by the collector

$$
Z_{L}=\frac{X_{B}^{2}}{R_{\theta}}, \quad X_{B}=-\frac{1}{W C_{B}}
$$

Re is the crystal's effective series resistance.
The crystal's drive level

$$
P_{d}=\frac{V_{B} R_{R e}}{X_{B} 2}
$$

This drive level should not exceed the manufacturer's spec.
Certain biasing conditions might cause collector saturation. Collector saturation increases oscillator's dependence on the supply voltage and should be avoided.
The circuit of Figure 5 has been tested and has a very good performance.


FIGURE 5
This circuit will oscillate over a wide range of frequencies $2-20 \mathrm{MHz}$.

$$
\begin{aligned}
& \text { Voltage }\left(\mathrm{V}_{1}\right)=\frac{(5)(1.5)}{1.5+4.7}=1.21 \mathrm{~V} \\
& \text { Base Current }=\frac{1.21-V_{\mathrm{BE}}}{39 \mathrm{k}}=15.6 \mu \mathrm{~A} \\
& \text { At Saturation }\left(\mathrm{V}_{\mathrm{CE}}=0\right) \\
& \qquad \mathrm{I}_{\mathrm{C}}(\mathrm{SAT})=\frac{5}{1.2}=4.2 \mathrm{~mA}
\end{aligned}
$$



FIGURE 6

Having $15.6 \mu \mathrm{~A}$ of base current, for saturation to occur

$$
h_{F E}=\frac{4.2 \mathrm{~mA}}{15.6 \mu \mathrm{~A}}=269
$$

The DC beta for 3904 at 1 mA is 70 to 210, so no problem with saturation, even at lower supply voltages.
The current consumption (power supply $\mathrm{V}_{\mathrm{CC}}$ current drain) of COP444C using the above oscillation circuit is around $267 \mu \mathrm{~A}$.
The circuit of Figure 6 is another configuration of discrete transistor oscillator.
The performance of above circuit is also good. The only drawback is that it does not provide larger output signal.

## CONCLUSION

As discussed within this report, a discrete transistor circuit gives better performance than an IC circuit. However, oscillators using discrete transistors are more expensive than those using IC's when assembly labor costs are included. So, the selection of either circuit is a trade-off between better performance and cost.
The data and circuits presented here are intended to be used only as a guide for the designer. The networks described are generally simple and inexpensive and have all been observed to be functional. They only provide greater flexibility in the oscillator selection for CMOS-COPS systems.

## Selecting Input/Output Options On COPS ${ }^{\text {TM }}$ Microcontrollers

## INTRODUCTION

There are a variety of user selectable input and output options available on COPS when the ROM is masked. These options are available to help the user tailor the I/O characteristics of the Microcontroller to the application. This application note is intended to provide the user a guide to the options: What are they? When and how to use which ones? The paper is generally written without reference to a specific device except when examples are given. It must be remembered that any given generic COPS Microcontrolier has a subset of all the possible options available and that a given pin might not have all possible options. A reference to the device data sheet will determine which options are available for a specific device and a specific pin of that device.

## INPUT/OUTPUT OPTIONS

Table I summarizes the I/O capability of NMOS-COPS, in general. However, some of the options have different configuration in CMOS-COPS. Data sheets provide information on the I/O options associated with the CMOS-COPS.

## I. OUTPUTS

The following discussion provides detailed information on the capabilities of the mask-programmable output options available on COPS.

## A. STANDARD OUTPUT

This option is a simple, straightforward, logic compatible output used for simple logic interface. It is available on SO, SK and all D and G outputs, It is recommended to be used as a default option for all but SO, SK outputs.


FIGURE 1. Standard Output
Figure 1 shows the standard output configuration. The enhancement mode device to ground is good at sinking current (sinks $1-2 \mathrm{~mA}$ ) and is compatible with the

National Semiconductor
Application Note 401
Abdul Aleaf

sinking requirement of 1 TTL load ( 1.6 mA at 0.4 V ). It will meet the "low" voltage requirement of CMOS logic. All output options use this device (device \#1) for current sinking. On the other hand, the relatively high impedance depletion-mode device (device \#2) to $V_{C C}$ provides low current sourcing capability ( $100 \mu \mathrm{~A}$ at 2.4 V ). This pullup is sufficient to provide the source current for a TTL high level and will go to $V_{C C}$ to meet the "high" voltage requirements of CMOS logic. An external resistor to $V_{C C}$ may be required to interface to other external devices requiring higher sourcing capability.
An interface example to a common emitter NPN transistor is given below:


FIGURE 2
$R_{B}$ is needed to limit transistor's base current if $I_{\text {source }}>I_{B(\text { max })}$.
$R_{p}$ helps generate base drive if the $I_{\text {source }}$ is not sufficient. The disadvantage of $R_{p}$ is the introduction of more power dissipation. The temperature effects on the reverse saturation current $I_{C B O}$ causes $I_{C}$ to shift. ${ }^{\text {I CBO }}$ approximately doubles for every $10^{\circ} \mathrm{C}$ temperature rise. The effect of changes in $\mathrm{I}_{\mathrm{CBO}}$ reduces off state margin and increases power dissipation in the off state.
However, in a typical device, the current supplied by $R_{p}$ will swamp out any effects on IcBo. Another parameter found to be decreasing linearly with temperature is $V_{B E}$ :

$$
\Delta V_{B E}=V_{B E_{2}}-V_{B_{1}}=-k\left(T_{2}-T_{1}\right)
$$

where $\mathrm{k} \approx 2 \mathrm{mV} /{ }^{\circ} \mathrm{C}, \mathrm{T}$ in ${ }^{\circ} \mathrm{C}$.
Now let's consider a practical example:
LOW SOURCE CURRENT OUTPUT:
Standard output, COP420, device \#2.
The selected transistor is 2N3904.
DESIGN CONSIDERATIONS:
a. Q is in saturation during ON -state.
b. Q 's collector current $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}$

|  | Default | Standard | Push-Pull | High Sink | Very High Sink | LED | Hi-Current | TRI-STATE ${ }^{\text {® }}$ Push-Pull | Hi Current TRI-STATE Push-Pull | Open Drain |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SO | Push-Pull | Logic Compatible; Non MICROWIRETM | MICROWIRE Higher Drive, Faster X'sition |  |  |  |  |  |  | External Pull Up |
| SK | Push-Pull | Logic <br> Compatible; <br> Non <br> MICROWIRE | MICROWIRE <br> Higher Drive Faster Transition |  |  |  |  |  |  | External Pull Up |
| D | Standard | Logic Compatible |  | L Parts Only 15 mA | $\begin{aligned} & \text { L Parts Only } \\ & 30 \mathrm{~mA} \end{aligned}$ |  |  |  |  | External <br> Pull Up, <br> Standard, Hi <br> Sink or V.H.S. <br> Pull Down |
| G | Standard | Logic Compatible; Inputs | - | L Parts Only 15 mA | L Parts Only 30 mA |  |  |  |  | External <br> Pull-Up, <br> Standard, Hi <br> Sink or V.H.S. <br> Pull Down |
| L | Standard | Logic Compatible; Inputs, TRI-LEVEL |  |  |  | Hi Source 1.5 mA TRI-LEVEL | L Parts Only Higher Source 3 mA TRI-LEVEL | MICROBUSTM <br> Meets TRI-STATE Spec. TRI-LEVEL | L Parts Only Meets TRI-STATE Spec. TRI-LEVEL | External <br> Pull Up <br> TRI-LEVEL |
| H | Standard | Logic Compatible Inputs |  |  |  |  |  |  |  | External Pull Up |
| R | Standard | Logic Compatible; Inputs, TRI-LEVEL | Higher Drive Faster Transition TRI-LEVEL |  |  |  |  | Meets TRI-STATE Spec TRI-LEVEL | . | External <br> Pull Up <br> TRI-LEVEL |

c. Assuming a "forced" of 10 for $Q$. This is a standard value for $\beta$ to insure saturation.
For an $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \beta=10$, we have $\mathrm{I}_{\mathrm{B}} \geq 10 \mathrm{~mA}$. The low current standard output certainly cannot provide $I_{B} \geq 10 \mathrm{~mA}$. Therefore, a pullup resistor ( $R_{p}$ ) is required.
d. Now we need to select the minimum allowed value for $R_{p}$. The sinking ability of COPS output will determine $R_{p}$. We must sink the pullup current to a $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{BE}}$ in order to hold Q off. Also, note that

$$
\frac{\Delta V_{B E}}{\Delta T}=-2 \mathrm{mV} /{ }^{\circ} \mathrm{C} .
$$

e. Assuming the worst case is at $\mathrm{V}_{\mathrm{CC}}$ (max) and Hightemperature (let $\Delta T=20^{\circ} \mathrm{C} \Rightarrow \Delta \mathrm{V}_{\mathrm{BE}}=-40 \mathrm{mV}$ ). From $\mathrm{V}_{\mathrm{BE}(\mathrm{ON})} \mathrm{Vs}$. IC curve, Figure 3 :


TL/DD/8440-3
FIGURE 3. 2N3904 I/V
at $100 \mathrm{~mA}, 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BE}} \cong 0.85 \mathrm{~V}$.
So, our $\mathrm{V}_{\mathrm{BE}\left(45^{\circ} \mathrm{C}\right)}=0.85-0.04 \cong 0.81 \mathrm{~V}$.
There is not margin here for process $V_{B E}$ variations so we can allow 200 mV of slope,

$$
V_{B E}=0.61 \mathrm{~V} \text { (worst case) }
$$

f. Having $V_{B E}=0.61 \mathrm{~V}$, we go to COPS sink graph and draw a vertical line at $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{BE}}=0.61 \mathrm{~V}$. Figure 4 below:

Output Sink Current


TL/DD/8440-4
FIGURE 4

This will tell us, at $V_{\text {out }}=V_{B E}$, how much current can be sinked to keep Q "OFF". The intersection of $V_{C C}=6.3(\mathrm{MIN})$ and $\mathrm{V}_{\mathrm{BE}}=0.61 \mathrm{~V}$ gives us $I_{\text {sink }}=4 \mathrm{~mA}$.
g. Now calculate $\mathrm{R}_{\mathrm{p}}$.
$R_{p} \geq \frac{6.3-0.61}{4} k \geq 1.42 k$
the actual standard $R_{p}( \pm 10 \%)=\frac{1.42}{0.9}$

$$
=1.6 \mathrm{k} \pm 10 \%
$$

$h$. Using the value of $R_{p}$, let's calculate the current through $R_{p}$ at $\mathrm{V}_{C C}=4.5 \mathrm{~V}(\mathrm{MIN})$.
$I_{R_{P}}=\frac{4.5-0.61}{1.42} \mathrm{~mA}=2.74 \mathrm{~mA}$
Which is less than sink ability of device ( 3 mA from Figure 4) at $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.61 \mathrm{~V}$.
i. Now calculate the available source current. Here we use $V_{B E(\max )}$ which is the worst case, and low temperature.
Let $T$ (ambient) $=10^{\circ} \mathrm{C}$.
From $\mathrm{V}_{\mathrm{BE}}$ vs. IC curve, Figure 3:
$V_{B E} \cong 0.83 V$ at $25^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{BE}} \cong 0.83+2 \mathrm{mv} /{ }^{\circ} \mathrm{C} \times 15=0.86 \mathrm{~V}$ at $10^{\circ} \mathrm{C}$.
Using this value of $\mathrm{V}_{\mathrm{BE}}$, we go to COP420 Standard Output source current curve (Figure 5), and draw a vertical line at $\mathrm{V}_{\mathrm{BE}}=0.86 \mathrm{~V}$. The intersection of this line and $\mathrm{V}_{\mathrm{CC}}=4.5(\mathrm{MIN})$ gives an $\mathrm{I}_{\text {source }}=325 \mu \mathrm{~A}$.


TL/DD/8440-5
FIGURE 5
This is low but typical of N-channel low current standard output.
Contribution of $\mathrm{R}_{\mathrm{p}}$
$I_{R_{P}}=\frac{4.5-0.86}{\underbrace{(1.6)(1.1)}_{R_{p(\max )}}}=2.07 \mathrm{~mA}$
$\mathrm{I}_{\mathrm{B}}(\mathrm{min}) \cong 2.07+0.325=2.3 \mathrm{~mA}$

This is our worst case base drive, but we needed 10 mA .
What can we do to get the base drive we need?

1. We can use above design and allow $Q$ to come out of saturation. The disadvantage is that Q's power dissipation increases.
2. Or use a Darlington configuration (Process 05). In such a configuration only first stage of Darlington can be saturated (not output stage). This will introduce a slightly higher power dissipation. Note that for a process 05 transistor, the forced $\beta$ is 1000.
3. Use a high source type output such as TRISTATE output. If we draw a vertical line at $V_{B E}=0.86$, we get a source current of $\approx 6 \mathrm{~mA}$ at $V_{C C}=4.5(\mathrm{MIN})$ Figure 6, which gives us a worst case

$$
\mathrm{I}_{\mathrm{B}(\mathrm{~min})}=8.07 \mathrm{~mA} .
$$

## TRI-STATE Output

Source Current


CAUTION On TRI-STATE graph the intersection of $V_{\text {out }}=B_{B E}=0.86 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=6.3 \mathrm{~V}(\mathrm{MAX})$ curve (Figure 6) would result in an $\mathrm{I}_{\mathrm{B}(\text { Max })}=50-60 \mathrm{~mA}$, which is way too much to handle. In this case there is a need for a series current limiting $R_{B}$ to kill some of the worst case $\mathrm{I}_{\mathrm{B}(\text { max })}$.
4. There is a high current Standard-L option on some COPS (i.e., COP4XL, L-port) which provides sufficient source current.
5. N -channel output can generally sink better than source. PNP transistor can be used instead of NPN. The same analysis applies and in general will show better overdirve capabilities.
As shown in Figure 7, the $D_{0}$ output which has a standard output option, is driving the base of the PNP transistor. Assuming $V_{C C}=4.5 \mathrm{~V}$ (for COP402), $\mathrm{V}_{\mathrm{BE}}=1.0 \mathrm{~V}$, and a worst case base drive requirement of 3.0 mA . We see that we must supply $200 \mu \mathrm{~A}$ to the base-emitter resistor to turn the transistor on:

$$
1.0 \mathrm{~V} / 5.1 \mathrm{k}=200 \mu \mathrm{~A}
$$



FIGURE 7. PNP Drive
From the output sink current curve on the COP402 data sheet, we find that, at 1.0 V the D-line can sink 3.2 mA . To calculate the value of the current limiting resistor,

$$
R=\left(V_{C C}-V_{B E}-V_{D O}\right) / I
$$

When $V_{C C}=6.3 \mathrm{~V}$, the $D 0$ output can sink more than enough current at 0.3 V , and if the $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$, we can calculate the maximum $D_{0}$ output current:

$$
\begin{aligned}
I & =\left(V_{C C}-V_{B E}-V_{D}\right) / R \\
& =(6.3-0.7-0.3) / 780=6.3 \mathrm{~mA} .
\end{aligned}
$$

## Using the Standard Output Option for

 Bidirectional I/O (G-port)The standard output is good at sinking current, but rather weak at sourcing it. Therefore, by using the Standard Drive configuration and outputting 1's to the port, an external source may easily overdrive the port drivers with the added bonus of a built-in pullup. While the depletion-mode device provides sufficient current for a TTL high level, yet can be pulled low by an external source, thus allowing the same pin to be used as an input and output. Data written to the ports is statically latched and remains unchanged until rewritten. As inputs the lines are non-latching (Figure 8).


FIGURE 8. G Port Characteristics


FIGURE 9

When writing a " 0 " to the port, the enhancement-mode device to ground overcomes the high pullup and provides TTL current sinking capability. While writing a "1" the depletionmode device behaves as internal pullup maintaining the " 1 " level indefinitely. In this situation, an input device capable of overriding the small amount of current supplied by the pullup device can be read. This feature provides maximum user flexibility in selecting input/output lines with minimum external components.
In CMOS-COPS the low current push-pull output has even much weaker source current capability and this make it easier to be overriden.
Referring to Figure 9.
Note that $\mathrm{l}_{\mathrm{OL}}>\mathrm{I}_{\mathrm{OH}}$, otherwise transistors or buffers must be used.
For COP424C/444C, standard push-pull

$$
\begin{array}{r}
@ V_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}(\text { min })}=30 \mu \mathrm{~A} \\
\mathrm{I}_{\mathrm{OH}(\text { max })}=330 \mu \mathrm{~A} \\
@ \mathrm{~V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}(\text { min })}=6 \mu \mathrm{~A} \\
\mathrm{I}_{\mathrm{OH}(\text { max })}=80 \mu \mathrm{~A}
\end{array}
$$

While in NMOS (COP420L), Standard output:

$$
\begin{array}{r}
@ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \begin{array}{r}
\mathrm{l}_{\mathrm{OH}(\text { min })}=30 \mu \mathrm{~A} \\
\mathrm{l}_{\mathrm{OH}(\text { max })}=250 \mu \mathrm{~A} \\
\varrho \mathrm{~V}_{\mathrm{CC}}=6.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}(\text { min })}=75 \mu \mathrm{~A} \\
\mathrm{l}_{\mathrm{OH}(\text { max })}=480 \mu \mathrm{~A}
\end{array}
\end{array}
$$

As we see, both in CMOS and NMOS it is easier to override IOH. Note that the standard output option is available with standard, high, or very high sink current capability ("L" parts only). The pulldown device is bigger for the high/very high current standard output. The sourcing current is the same. These three choices provide some control over current capability.

## B. OPEN-DRAIN OUTPUT

This option uses the same enhancement-mode device to ground as the standard output with the same current sinking capability. It does not contain a load device to $\mathrm{V}_{\mathrm{CC}}$, allowing external pullup as required by the user's application. The sinking ability of device \# 1 determines the minimum allowed external pullup. The analysis discussed earlier for Standard Output options equally applies here. Available on SO, SK, and all D, G, and L outputs.


TL/DD/8440-10
FIGURE 10. Open-Drain Output
The open-drain option makes the ports $G$ and $L$ very easy to drive when they are used as inputs. This option is commonly used for high noise margin inputs, unusual logic level inputs as from a diode isolated keyboard, analog channel expansion, and direct capacitive touchpanel interface. Available with standard, high or very high sink capability ("L" parts only).
C. PUSH-PULL OUTPUT

The push-pull output differs from the standard output configuration in having an enhancement-mode device in parallel with the depletion-load device to $\mathrm{V}_{\mathrm{CC}}$, providing greater current sourcing capability (better drive) and faster rise and fall times when driving capacitive loads.


FIGURE 11. Push-Pull Output
If a push-pull output is interfaced to an external transistor, a current-limiting resistor must be placed in series with the base of the transistor to avoid excessive source current flow out of the push-pull output. This option is generally for MICROWIRE Serial Data exchange.

It is available on SO, SK only and is recommended to be used as a default option for these outputs. A few points must be kept in mind when using SO, SK for MICROWIRE interface.
The data sheet specifies the propagation delay for a certain test condition (i.e., $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.4 \mathrm{~V}$, Loading $=50 \mathrm{pF}$, etc.).
In practice, actual delay varies according to actual input capacitive loading (typical $7-10 \mathrm{pF}$ per IC input), total wire capacitance and PCB stray capacitance connected to the SI input. Thus, if actual total capacitive loading is too large to satisfy the delay time relationships ( $\mathrm{t}_{\mathrm{d}}=\mathrm{t}_{\mathrm{SK}}-\mathrm{t}_{\mathrm{r}} \mathrm{t}_{\mathrm{d}}=$ actual delay time, $\mathrm{t}_{\mathrm{sk}}=$ the instruction cycle time, $t_{r}=$ the finite SK rise time), either slow down SK cycle time or add a pullup resistor to speed up SK " 0 " to "1" transition or use an external buffer to drive the large load. Besides the timing requirement, system supply and fan-out/fan-in requirements have to be considered, too.
If devices of different types are connected to the same serial interface, the output driver of the controller must satisfy all the input requirements of each device. Briefly, for devices that have incompatible input levels or source/sink requirements to exchange data, external pullups or buffers are necessary to provide level shifting or driving. Unreliable operation might occur during data transfer, otherwise. For a 100 pF load, a standard COPS Microcontroller may use a 4.7 k external resistor, with the output "low" level increased by less than 0.2V. For the same load the low power COPS may use a 22 k resistor; with the SO, SK output "low" level increased by less than 0.1 V .
D. STANDARD L OUTPUT

Same as Standard Output, but may be disabled. Available on L-outputs only.


TL/DD/8440-12
FIGURE 12. Standard L Output
When this option is implemented on the L-port and the L-drivers are disabled to use the $L$ lines as inputs, the disabled depletion-mode device cannot be relied on to source sufficient current to pull an input to a logic high. There are two ways to use $L$ lines as inputs (having standard L option):
The first method requires that the drivers be disabled. In this case the lines are floating in an undefined state. The external circuitry must provide good logic levels both high and low to the input pins. The inputs are then read by the INL instruction. The second method is similar to the technique used for the G-port. The drivers are enabled and a " 1 " must be written to the Q register.
The external circuitry will then be required only to pull the lines low to a logic " 0 ". The line will pull up to a " 1 " itself. The INL instruction is used as before to read the lines.

## E. LED DIRECT DRIVE OUTPUT

In this configuration, the depletion-load device to $V_{C C}$ is paralleled by an enhancement-mode device to $V_{C C}$ to allow for the greater current sourcing capacity required by the segments of an LED display. Source current is clamped to prevent excessive source current flow.

(AIS DEPLETION DEVICE)
TL/DD/8440-13
FIGURE 13. LED (L output) NMOS-COPS
This configuration can be disabled under program control by resetting bit 2 ( $E N^{2}$ ) of the enable register to provide simplified display segment blanking.
However, while both enhancement-mode devices are turned off in the disabled mode, the depletion-load device to $V_{C C}$ will still source up to 0.125 mA . As in the case of Standard L output, again this current is not sufficient to pull an input to a logic "1".
The drivers must be disabled and the lines must be pulled high and low externally, whenever they are used as inputs.

## Example \#1:

When COPS outputs are used to drive loads directly, the power consumed in the outputs must be considered in the maximum power dissipation of the package.
Figure 14 shows an LED segment obtaining its source current from $L_{0}$ output and $D_{0}$ sinking the current. In this configuration all the power required to drive the LED with the exception of the portion consumed by the LED itself, is consumed within the chip. Assuming COP404L is the driving device:


TL/DD/8440-14
FIGURE 14. LED Drive

If we assume the $\mathrm{V}_{\text {source }}$ is not inserted, the device has a $V_{C C}$ of 9.5 V , and that the voltage drop across the LED is 2.0 V .
We can calculate the power dissipation in these outputs. The minimum current that $D_{0}$ can sink at 1.0 V is 35 mA (COP404L data sheet). $\mathrm{L}_{0}$ can source up to 35 mA at 3.0 V . Therefore, the power dissipation for the $L_{0}$ output could be: $(9.5-3.0)(0.035)=227 \mathrm{~mW}$. The power in the $D_{0}$ output is (1)(0.035) $=35 \mathrm{~mW}$.
Now let us calculate the current limiting resistor. Referring to COP404L $L_{0}-L_{7}$ output source current curves, at $V_{C C}=9.5 \mathrm{~V}$ the minimum current curve peaks at $\mathrm{I}=6.0 \mathrm{~mA}$ and $\mathrm{V}_{\text {source }}=4.8 \mathrm{~V}$. The current curve is actually very flat between 4.0 and 5.0 volts. For maximum current, we need to set the voltage on the L pin equal to 4.8 V at 6.0 mA . The D line will sink this current at 0.4 V . Therefore, the resistor and LED must make up the difference:

$$
\begin{aligned}
V_{1} & =V_{D}+I R+V_{L E D} \\
4.8 & =0.4+0.006 R+2.0 \\
R & =400 \Omega
\end{aligned}
$$

At the other end of the curve, when the $L$ line sources the maximum current, assume the LED and the D line will have the same voltage drop.

$$
\begin{aligned}
& V_{1}=0.4+I R+2.0 \\
& V_{1}=2.4+I R
\end{aligned}
$$

From the current curve, we see that at 6.4 V the L line will source 10 mA . Therefore: $\mathrm{V}_{1}=2.4+(0.01)(400)$ $=6.4 \mathrm{~V}$.
Example \#2:
Let's consider a different configuration.


Now we calculate the series current limiting resistor R. The circuit has two non-linear devices to be considered; the output device and the LED.
The LED in this example is NSC5050. Looking at I/V curve, the device has a threshold 1.6V. Also, note that for $V_{\text {LED }}>1.6 \mathrm{~V}$ the I/V curve is very linear (Figure 17 ). Because of this, the LED characteristic can be modeled as a sharp threshold device with a non-zero source resistance (normally I/V curve is LOG looking). From ON part of curve,

$$
R_{S}=\frac{1.9-1.7}{0.05}=4 \Omega
$$

We can neglect $R_{S}$ as well (only $R_{S}<R$ ). Our model is simply a voltage source for the LED when
$\mathrm{I}=0$ for $V_{\mathrm{LED}}<\mathrm{V}_{\mathrm{TH}}$
$\mathrm{I}=\infty$ for $\mathrm{V}_{\mathrm{LED}}>\mathrm{V}_{\mathrm{TH}}$

Design Procedure:

1. $\mathrm{I}_{\mathrm{LED}(\text { min })}=\frac{\mathrm{V}_{\mathrm{S}(\text { min })}-\left(\mathrm{V}_{\mathrm{LED}(\text { max }}+\mathrm{V}_{\mathrm{OUT}(\text { max })}\right)}{\mathrm{R}(\text { max })}$

We need endpoints of the load line.
a. $@ V_{\text {out }}=0 \Rightarrow L_{\text {LED(min) }}=\frac{V_{S(\text { min })}-V_{\text {LED }(\text { max }}}{R(\max )}$
b. $\Theta V_{\text {out }}+V_{\text {LED(max) }}=V_{S} \Rightarrow I=0$

$$
\left(\mathrm{V}_{\mathrm{LED}(\max )}=2 \mathrm{~V}\right)
$$

2. Plot a and b

Assuming an $I_{\text {min }}=7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}_{(\text {min })}}=4.5 \mathrm{~V}$
from $1 R_{(\text {max })}=357 \Omega$
Draw the load line with slope $-1 / 357$ crossing
$\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{LED}(\max )}=4.5-2=2.5 \mathrm{~V}$.
(Figure 16).


TL/DD/8440-16
FIGURE 16. COP420


TL/DD/8440-17
FIGURE 17. LED I/V Characteristic
Theintersection of thisload line and $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}(\mathrm{~min})$ curve, we find an actual value of $I_{(\min )}=4.25 \mathrm{~mA}$.
To determine $I_{\text {max }}$ (at $R=357 \Omega$ ) we draw a parallel load line intersecting $V_{\text {out }}=6.3-2.0=4.3 \mathrm{~V}$ and find that $@ V_{C C}=6.3 \mathrm{~V}, I_{(\text {max })}=13 \mathrm{~mA}$.
3. From above calculations we observe that our $I_{\text {(min) }}$ (actual) is way off. Let's try to rotate our first load line around $V_{\text {out }}=2.5 \mathrm{~V}$ to increase $I_{\text {min }}$ and then check $I_{\text {max }}$ and R. (Figure 18).
Let's go for an $I_{\text {min }}$ (actual) $=6 \mathrm{~mA}$. This will give us $R=89 \Omega$ and the max. plot goes off the graph to $=36 \mathrm{~mA}$.

Output Sink Current


TL/DD/8440-18
FIGURE 18. COP420
Comments:

1. The design must be a compromise between the two extremes (battery life should also be considered).
2. The lower the LED threshold the better. (The load line moves further up the device curve.)

## F. TRI-STATE PUSH-PULL OUTPUT

This option is specifically available to meet the specifications of National's MICROBUS, outputting data over the data bus to a host CPU. It has two enhancementmode devices to ground and $\mathrm{V}_{\mathrm{CC}}$.


TL/DD/8440-19
FIGURE 19. TRI-STATE Push Pull (L output)
The TRI-STATE logic can disable both enhancementmode devices to free the MICROBUS data lines for input operation.
CAUTION Never try to pull against the TRI-STATE Output (too much source current) with the drivers enabled and $Q$ register previously loaded with " 1 ". The choices we have are mentioned earlier. Either TRISTATE L-port or use Standard L output option.
II. INPUTS

COPS inputs may be programmed either with a depletion load device to $\mathrm{V}_{\mathrm{CC}}$ or floating ( $\mathrm{Hi}-\mathrm{Z}$ input). All inputs are TTL/CMOS compatible. Hi-Z inputs should not be left floating; they should be connected to the output of a "high" and "low" driving device if active or to $\mathrm{V}_{\mathrm{CC}}$ and ground if unused. Especially when using CMOS COPS (very high impedance inputs), the open inputs can float to any voltage. This will cause incorrect logic function and more power dissipation. Also, the CMOS inputs are more susceptible to static charge which causes gate oxide rupture and destroys the device. Unlike inputs, the outputs should be left open to allow the output switch without drawing any DC current. Another precaution is powering up the device. Never apply power to inputs or TRI-STATE outputs before both $\mathrm{V}_{\mathrm{CC}}$ and ground are connected. This will forward bias input protection diodes, causing excessive diode currents. It will also power the device.
Special care must be practiced when interfacing a CMOS-COPS input to an analog IC, powered by different supply voltages. Avoid overvoltage conditions resulting



TL/DD/8440-21
FIGURE 21
from such situations. As an example, consider the interface of a CMOS-COPS with the LF111 voltage comparator:
When the low level " -5 V " appears on the comparator's output, the COPS input is pulled low below "logic low" of " OV ". This will cause damage if the comparator sinks enough current. The use of a current-limiting resistor in series with the input is helpful. A better solution is to use a voltage divider as shown in Figure 20. Any time a low level appears on the comparator's output, a total voltage drop of 10 V will appear across both resistors each dropping 5 V , causing the input to sit at 0 V . Whenever the output goes high, the resistors will not drop any voltage (no current through the resistors) and a logic high of 5 V will appear on the input. To reduce power dissipation introduced by resistors, the resistor value must be high ( $>100 \mathrm{k}$ ), because the CMOS inputs have very high input impedance.

## RESET INPUT

All COPS Microcontroller have internal reset circuitry. Internally there is an AND gate with one input coming from the $\overline{R E S E T}$ input, and the second input connected to a charge pump circuitry. In the Charge pump circuit, a tiny capacitor is being charged upon execution of each internal instruction cycle. When the voltage across this inter-
nal capacitor reaches a high logic level, the second input of the AND gate is released.
The Reset logic will initialize (clear) the device upon pow-er-up if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. With a slowly rising power supply, the part may start running before $\mathrm{V}_{\mathrm{CC}}$ is within the guaranteed range. In this case, the user must provide an external RC network and diode shown in Figure 21 above. The external RC network is there to hold the RESET pin below $V_{\text {IL }}$ until $V_{C C}$ reaches at least $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$. The desired response is shown in Figure 22.


TL/DD/8440-22
FIGURE 22

$$
\begin{aligned}
& t=500-600 \text { instruction cycles }(8 \mathrm{msec}) \\
& \quad \text { for COPxxxL } \\
& t=900-1000 \text { instruction cycles }(4 \mathrm{msec}) \\
& \\
& \quad \text { for COPxoxC }
\end{aligned}
$$

The diode is included in the reset circuitry to cause a "forced Reset" when the power supply goes away and recovers quickly. In such a situation the diode helps discharge the capacitor quickly. Otherwise, if the power failure occurs for a short time, the capacitor will not be fully discharged and the chip will continue operation with incorrect data.
Note that on the CMOS COPS, the internal charge pump circuitry can be disabled when using a very slow clock ( $<32 \mathrm{kHz}$ ) [option $23=1$ ]. This is necessary, because one can run from DC to $4 \mu \mathrm{~s}$ instruction cycle time (fully static). In such a situation external RC network discussed earlier must be used.

## INPUT PROTECTION DEVICES

All inputs and I/O pins have input protection circuitry. This circuitry is there regardless of any option selected. It is the first circuitry encountered at the pin.

MPVT ONLY PNS:


TL/DD/8440-23
FIGURE 23
For NMOS and XMOS devices, the circuits are of the form:


TL/DD/8440-24
FIGURE 24
This is a standard circuit defined for the process. $R_{1}$ is on the order of $200 \Omega . \mathrm{R}_{2}$ is around $300 \Omega$ (note that the R values are not precise).
This circuit is functionally equivalent to:


TL/DD/8440-25
FIGURE 25
The zener breakdown is around $10-15 \mathrm{~V}$; the gate breakdown is 50 V .

## CONCLUSION

All COPS Microcontrollers have a number of 1/O options necessary to implement dedicated control functions in a wide variety of applications. The flexibility to select different options allows the user to tailor within limits, the I/O characteristics of the Microcontroller to the system. Thus, the user can optimize COPS for the system, thereby achieving maximum capability and minimum cost. This application note deals with the basic functionality of COPS I/O characteristics and does not address electrical differences among the various COPS devices.

# New CMOS Vacuum Fluorescent Drivers Enable Three Chip System to Provide Intelligent Control of Dot Matrix VF Display 

## INTRODUCTION

Vacuum Fluorescent (VF) displays are becoming more and more common in a variety of applications. Manufacturers of everything from Automobiles to Video Recorders have taken advantage of these easy to read displays. VF displays are available in a wide variety of configurations; clock displays, calculator displays, multi-segment, and dot matrix displays are readily available at a low cost. This application note develops and covers in some detail a small CMOS system consisting of a single chip microcontroller and two display drivers which control a 20 character, $5 \times 7$ dot matrix VF display.
Figure 1 shows the schematic of the system. The microcontroller, a COPSTM 424C, receives a character in ASCII form from the host system, stores the ASCII value of the character in its onboard RAM, converts the ASCII value to a 5 byte data word suitable for the display drivers and displays it on the VF display. The COPS also refreshes the display continuously while performing character update, much like a dumb terminal. Not including the address decoding logic, this application requires only the onboard RAM and ROM of the COPS424C, and National's MM58341 and MM58348 VF display drivers. If a steady message or a scrolling sentence is desired, only small changes in the COPS software are re-
quired. In this case the messages could be stored in the ROM of the COPS and the need for a host system would be eliminated.

## VF DISPLAY AND VF DISPLAY DRIVER REQUIREMENTS

The display used in this application was an Itron \#DC205G2. This 20 segment, $5 \times 7$ dot matrix, multiplexed display required a filament voltage of 5.7 Vac and a filament current of 37 mAac. The anode and grid voltages were supplied by the display drivers. The voltage and current requirements vary considerably for different displays depending on the size and number of characters, and the configuration (dot matrix, 7 segment, 14 segment, etc.). To determine the voltage requirements for a particular display, a simple calculation can be made. If maximum possible brightness of the display is desired, the following equation must be true:
$E_{t} \geq E_{b}+E_{k}+\left(l_{b}\right)\left(R_{o n}\right)$ where:
$E_{t}$ is the total Voltage of the display drvier or $\left|V_{\text {dis }}\right|+V_{d d}$ $E_{k}$ is the display Cathode Bias Voltage
$\mathrm{E}_{\mathrm{b}}=\mathrm{E}_{\mathrm{c}}$ is the typical Anode or Grid Voltage ( $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ )
$I_{b}$ is the typical anode current (mAp-p)
$R_{o n}$ is the display driver output impedance ( $\Omega$ )


TL/F/8683-1
FIGURE 1. System Diagram Showing the Basic 3-Chip Display Controller and the Interface to a Microprocessor System

If the maximum brightness is not desired, the following equation can be used: $\left(E_{t}\right)(1.2) \geq E_{b}+E_{k}+\left(I_{b}\right)\left(R_{o n}\right)$. In this application, the calculated $E_{t}$ was 42.25 V , however, the display was legible under normal lighting conditions, with an $\mathrm{E}_{\mathrm{t}}$ as low as 25 V . If your display requires more than the 35 V output of the MM58341 and MM58348, pin for pin compatible 60V VF Display Drivers (MM58241, MM58248) are available.
Figure 2 shows the relationship between the required VF display voltages. The cut-off voltage ( $\mathrm{E}_{\mathrm{k}}$ ) is set by the Zener diode on the center tap of the filament transformer. This value is given in the VF display data sheet.

## Avoiding Flicker and Pulsing

There are two different conditions which may cause the display to appear to flicker. The first is the refresh rate. This is particularly a problem on displays where the micro-controller must up-date more than 25 characters. Since the human
eye begins to notice flicker at about 40 Hz , a display with a refresh rate less than that will appear to be flashing on and off.
The second type of flicker occurs when the refresh rate is between 40 Hz and 90 Hz . In this case, the display will appear to be rolling rather than flashing. This condition occurs when the refresh rate and the filament frequency are close together. If a character is only on during the time when the filament voltage is negative, it will appear to be slightly brighter than the character next to it which may only be on during the positive cycle of the filament voltage. If this is the case, as it was in this application, the simplest solution is to increase the frequency of the filament. A DC oscillator circuit, such as the one shown in Figure 3, can be used to replace the $A C$ voltage source. The filament frequency can be easily adjusted to eliminate this condition.


FIGURE 2. Voltage Levels for VF Display


TL/F/8683-3
FIGURE 3. Filament Oscillator Circult

## VF Display Drivers

Two high voltage display drivers were needed to control the VF display．A MM58341，was used to control the grids and a MM58348 was used to control the individual pixels or an－ odes．Both of these drivers receive serial information and output 32 and 35 segments of data respectively．
The MM58341 has three control pins which make it ideal for controlling the grids of a VF display．The blanking control pin will turn off all segments of the display when a logic＇ 1 ＇is applied to this pin．This is particularly important for reducing ghosting，and controlling brightness．Ghosting is a condition where the last characters shadow appears behind the char－ acter being displayed．The enable pin acts as an envelope for the input signal．Only while it is at a logic＇ 1 ＇level will the circuit accept clock inputs．When the pin goes low，all the data is latched and displayed．A data out pin is also provid－ ed for cascading．If the display has more than 32 grids，a second grid driver can be cascaded by connecting the data out pin to the input data for the second grid driver．
The MM58348 is a 35 bit shift register and latch which is used to control each pixel or dot．When a leading 1，fol－
lowed by 35 bits of data，is received，the data is latched and displayed．The chip is automatically reset upon power up．

## MULTIPLEXED DISPLAY REFRESH TIMING

Considering first the digit driver（MM58341），it becomes clear that the digits must be enabled or refreshed sequen－ tially and that this process must be continuous regardless if the display data has changed．The data for the MM58341 is simply a 1 followed by 19 zeroes where the 1 is shifted through the internal registers of the MM58341．As each digit is enabled，the corresponding segment data is displayed．To insure that no ghosting effects are seen during the transition between digits，the blanking control is activiated just before the data is latched into the dot or anode driver and deacti－ vated just after the data has been latched．During this time when the blanking control is activated，the grid driver is clocked shifting the 1 to the next location．Figure 4 shows the micro－controller waveforms and the resultant display waveforms for the 20 character display．


In between digit strobes, the segment data is updated. The first 34 bits of segment data are set up in the dot driver and the blanking signal is activated to disable all 20 digits. The 35th bit of data is clocked in, updating the segments. Since the MM58348 resets its internal shift register each time the data is latched, it can accept all but the final data bit while still displaying the previous digit. The digit driver is then clocked, shifting the digit strobe to the next position. The enable is then brought low, enabling the next digit. Finally blanking control is deactivated and the data displayed.
During the time which the blanking control is high, the order in which the segments or the digits are updated is not critical. Since this occurs while the display is blank. The digit driver may be clocked first, or the segments could be changed first. In general, the philosophy for the driving this VF multiplexed display is outlined in Figure 5.

## HOST INTERFACE AND PROGRAMMING

With a minimal amount of address decoding and an eight bit latch, COPS can be interfaced with a common microprocessor bus. When a character has been input into the host to be displayed, the ASCII value of that character is latched into the eight bit latch (MM74HC373) and is read on the L port (L0-6) of the COPS. The MSB of the ASCII value must be a logic 1. This MSB is the signal to the COPS that a new character is being presented. Once the character has been stored, an interrupt is sent from the COPS to the host through the D-0 port. The COPS checks for a new character being input every $200 \mu \mathrm{~s}$. If a character is being sent, 1 ms is required to store that character in the RAM of the COPS. With the COPS controlling the display, the host micro-processor is not being tied down with character look-up and display refresh. A simple flowchart of the host requirements is shown in Figure 6.

## COPS SOFTWARE

There are four main sections of the COPS software. The first section, the initialization of the RAM, sets up the RAM as shown in Figure 7. A ' 0 ' is stored in all of the LSB positions and a ' 2 ' is stored in all of the MSB positions. Since the COPS is in a constant display loop, this is necessary to insure a blank display. 20 H is the ASCII value of a space. With the RAM set up in this way, a maximum of 28 characters can be stored in RAM. Since the display in this application is only 20 characters long, RAM locations M1,4 to M1,11 and M3,4 to M3,11 are not used. RAM locations 1,12 to 1,15 and 3,12 to 3,15 are used as temporary storage throughout the program and cannot be used for character storage.
The second part of the program, stores the new characters sent by the host CPU in RAM. Once a character has been sent, this section of the program checks the ASCII value of that character to see if it is a control character or a display character. If it is a display character, the character is stored in RAM and an interrupt is sent to the host. There are three control characters which the COPS program will recognize. Cursor forward (ASCII value 08H) moves the cursor forward without destroying the data, cursor backwards (ASCII value 0 CH ) moves the cursor backwards without destroying the data, and return (ASCII value ODH) will clear the display and put the cursor at the beginning of the display. To recognize and store a character, 1 ms is required.
The third part of the program, the display loop, is the heart of the program. Unless a new character has been detected, the program is always in this loop. This section does the


FIGURE 6. Host System Flowchart

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB <br> Chr 1 | LSB <br> Chr 2 | $\begin{aligned} & \text { LSB } \\ & \text { Chr } 3 \end{aligned}$ | LSB <br> Chr 4 | $\begin{gathered} \text { LSB } \\ \text { Chr } 5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { LSB } \\ \text { Chr } 6 \end{array}$ | LSB <br> Chr 7 | $\begin{array}{c\|} \hline \text { LSB } \\ \text { Chr } 8 \end{array}$ | $\begin{array}{c\|} \hline \text { LSB } \\ \text { Chr 9 } \end{array}$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 10 \end{array}\right\|$ | LSB | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 12 \end{array}\right\|$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 13 \end{array}\right\|$ | $\begin{gathered} \text { LSB } \\ \text { Chr } 14 \end{gathered}$ | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 15 \end{array}\right\|$ | LSB <br> Chr 16 |
| MSB <br> Pointer | $\begin{array}{\|c} \text { LSB } \\ \text { Pointer } \end{array}$ | Temp. ASCII STORAGE |  |  |  |  |  |  |  |  |  | LSB <br> Chr 17 | LSB Chr 18 | $\left\|\begin{array}{c} \text { LSB } \\ \text { Chr } 19 \end{array}\right\|$ | LSB Chr 20 |
| $\begin{aligned} & \text { MSB } \\ & \text { Chr } 1 \end{aligned}$ | MSB Chr 2 | MSB <br> Chr 3 | MSB Chr 4 | $\begin{aligned} & \text { MSB } \\ & \text { Chr } 5 \end{aligned}$ | $\left.\begin{aligned} & \text { MSB } \\ & \text { Chr } 6 \end{aligned} \right\rvert\,$ | MSB <br> Chr 7 | MSB <br> Chr 8 | $\begin{aligned} & \text { MSB } \\ & \text { Chr } 9 \end{aligned}$ | $\begin{gathered} \text { MSB } \\ \text { Chr } 10 \end{gathered}$ | MSB <br> Chr 11 | MSB Chr 12 | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 13 \\ \hline \end{array}$ | $\left\|\begin{array}{c} \text { MSB } \\ \text { Chr } 14 \end{array}\right\|$ | $\left.\begin{array}{\|c\|} \text { MSB } \\ \text { Chr } 15 \end{array} \right\rvert\,$ | $\begin{array}{\|c\|} \hline \text { MSB } \\ \text { Chr } 16 \end{array}$ |
| Temp. Storage of Pointer |  |  |  |  |  |  |  |  |  |  |  | MSB Chr 17 | MSB Chr 18 | $\left\|\begin{array}{c} \text { MSB } \\ \text { Chr } 19 \end{array}\right\|$ | $\begin{gathered} \text { MSB } \\ \text { Chr } 20 \end{gathered}$ |

FIGURE 7. COPS RAM Map

| Matrix | PAD | Column 1 | Column 2 | Column 3 | Column 4 | Column 5 | PAD |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary | 0001001111101010001001000010100000111110 |  |  |  |  |  |  |
| Hex. | 13 | EA | 24 | 28 | $3 E$ |  |  |

## FIGURE 8

character font look-up, shifts the character data out the COPS serial port to the MM58348, and controls the MM58341 through the four bit parallel port (G0-4). Because the most significant nibble of the program counter is used as part of some COPS instructions, it is important that parts of the program are located at specific locations in ROM.
The final part of the program is the data. Each character is represented by a 5 byte data word. Each byte of the data word is stored at a different location in ROM. Fonts for characters with the ASCII values from $20 \mathrm{H}-5 \mathrm{AH}$ have already been stored in ROM. These characters can be changed or more characters can be added. The only limitation to the number of characters is the amount of available ROM.

## CREATING THE 5 BYTE DATA WORD

Any number or combination of pixels or dots can be turned on at a time. To create a new character, it is easiest to first create a binary string which represents the character. A ' 1 ' in the binary string will turn on the pixel, a ' 0 ' will turn it off. To create this string, start in the upper left corner of the matrix and go down the columns.
The letter 'A' (Figure 9) would have a binary string shown in Figure 8. The data must be padded to make it an even 5 bytes in length. The pad at the beginning of the data (0001) is used as the leading 1 for the MM58348. The one bit pad at the end of the binary string must be a 0 . If a 1 were sent as the pad, it would be used as the start bit for the next character.
The 5 byte data word that would be stored in ROM and represent the letter ' $A$ ' would then be 13EA24283E.

## STORING THE DATA IN ROM

The 5 bytes of data are stored in 5 different locations in ROM. The first byte of data will be stored, LSB first, at location 200 H plus the ASCII value of the character. For example, the ASCII value of the letter ' $A$ ' is 41 H . The first byte of data for the letter ' $A$ ' would be stored, least significant bit first, at 241 H . The second byte of data is stored at the location of the first data byte plus 60 H or in this case at 2A1H. The location of the third byte is 40 H plus the location of the
second byte. In this case, the third byte of data would be stored at 2 E 1 H . The fourth byte of data is stored at 300 H plus the ASCII value of the character or at 341 H for the letter ' $A$ '. The final byte of data is stored 40 H from the fourth byte or at 381 H . Remember the LSB of each byte is stored first. Table I shows the locations in ROM and the values stored in them for the letter ' $A$ '.
This application shows a VF display controller designed with a minimum number of IC's. If additional information about VF displays or VF display drivers is required, refer to Application Note AN-371 (The MM58348/ 342/341/248/242/241 direct drive Vacuum Fluorescent (VF) Displays.

TABLE I. Character Data of ' $A$ ' and Its Locations in ROM

| Address <br> In ROM | Data <br> Stored |
| :---: | :---: |
| 0241 H | 31 |
| 02 A 1 H | AE |
| 02 E 1 H | 42 |
| 0341 H | 82 |
| 0381 H | E 3 |



TL/F/8683-7
FIGURE 9. $5 \times 7$ Character as Stored in ROM
.CHIP 424C ;DEFINES COPS CHIP
;THIS SECTION INITIALIZES THE RAM IN THE COPS BY LOADING A ;2 IN THE MSB AND A 0 IN THE LSB LOCATIONS OF EACH CHARACTER. ;IT ALSO STOPS THE CLOCK AND SETS THE POINTER AT THE FIRST ;CHARACTER OF THE DISPLAY.

| RESET : | CLRA |  |
| :---: | :---: | :---: |
|  | LBI 3,15 | ;LOADS A 2 IN ALL |
|  | JSR CLEAR2 | ;MSB LOCATIONS |
|  | LBI 2,15 | ;LOADS A 2 IN ALL |
|  | JSR CLEAR2 | ;MSB LOCATIONS |
|  | LBI 1,15 | ;LOADS A O IN ALL |
|  | JSR CLEAR | ;LSB LOCATIONS |
|  | LBI 0,15 | ;LOADS A 0 IN ALL |
|  | JSR CLEAR | ;LSB LOCATIONS |
|  | CLRA | ;LOADS POINTER IN RAM |
|  | XAD 1,15 | ;MSB IN L,OF |
|  | CLRA |  |
|  | AISC 15 | ;LSB IN 1,OE |
|  | XAD 1,14 |  |
|  | RC | ;RESETS CARRY TO |
|  | XAS | ; STOP CLOCK |
|  | JMP START |  |
| CLEAR: | CLRA | ;CLEARS REGISTORS |
|  | XDS 0 |  |
|  | JMP CLEAR |  |
|  | RET |  |
| CLEAR2: | CLRA | ;PUTS A 2 IN REGISTORS |
|  | AISC 02 |  |
|  | XDS 0 |  |
|  | JMP CLEAR2 |  |
|  | RET |  |

Section 2 of COPS Software
;THIS SECTION OF CODE IS ONLY EXECUTED WHEN A NEW ;CHARACTER HAS BEEN ENTERED. IF THE CHARACTER IS ;A CONTROL CHARACTER, THE CURSOR IS MOVED ACCORDINGLY, ;OTHERWISE THE CHARACTER IS STORED IN THE RAM OF THE COPS.
;NEW CHARACTER HAS BEEN ENTERED
NEW: LBI 1,OC ;DUMMY POINTER
INL ;READS ASCII FROM
XIS $0 \quad$;DATA BUS
X 0
LDD 1,OD
RC ;CHAR. MSB=0 THEN YES
AISC 15 ;MSB $<>0$ THEN NO
JMP SPECIAL
AISC 01
LDD 1,OE ;STORE ASCII IN RAM
CAB
LDD 1,0F
XABR
LDD 1,0C ;MSB IN 1,0C
X 2
LDD 1,OD ;LSB IN 1, OD
X 0


## Section 3 of COPS Software

;THIS IS THE DISPLAY LOOP OF THE PROGRAM. UNLESS A NEW CHARACTER ;HAS BEEN ENTERED AND IS BEING STORED, THE PROGRAM IS ALWAYS IN ;THIS DISPLAY LOOP. IT LOOKS UP THE CHARACTER FONT, SHIFTS THE ;CHARACTER DATA OUT THE SERIAL PORT AND CONTROLS THE GRID DRIVER.

START:

| LBI 2,15 | ;DISPLAY LOOP POINTER |
| :--- | :--- |
| JSR HERE | ;GOTO DISPLAY LOOP |
| LBI 3,03 | ;SECOND DISPLAY LOOP POINTER |
| JSR HERE | ;GOTO DISPLAY LOOP |
| OGI O9 | ;LOADS A I IN GRID DRIVER |
| OGI OD |  |
| OGI O9 |  |
|  |  |
| JMP START |  |

;CHECKS FOR NEW CHAR

## HERE: RC

ININ
AISC 15
JMP OLDCHR JMP NEW
;DISPLAY LOOP FOR OLD CHAR AND ; LOOK UP


| POINTER: | LEI 01 | ;COUNTER MODE |
| :---: | :---: | :---: |
|  | XAS | ;A IN SIO |
|  | XABR | ;BR IN A |
|  | AISC 02 | ;ADD 2 |
|  | XAD 3,14 | ;A IN 1,0 |
|  | CBA | ;BD IN A |
|  | XAD 3,13 | ;A IN 1,1 |
|  | LBI 3,15 |  |
|  | XAS | ;SIO IN A |
|  | LEI 08 | ;SERIAL MODE |
|  | JMP RIGHT |  |
|  | TS OUT SER | ORT |

SHIFT:
LEI 08 ;THIS ROUTINE SHIFTS THE DATA SC XAS ;THE SERIAL PORT WITH EACH NOP ;CLOCK CYCLE NOP RC XAS RET
. $=0200$
DATA3: LQID JMP RIGHT
DATA4: LQID JMP POINTER .$=0300$
DATA3: LQID JMP RIGHT

## Section 4 of COPS Software

;THE CHARACTER FONTS FOR THE CHARACTERS WITH ASCII VALUES BETWEEN 20 H AND 5AH HAVE BEEN STORED IN THIS SECTION OF THE PROGRAM.
;DATA FOR FIRST 2 BYTES OF EACH
; CHAR.
. $=0220$
.WORD 001, 001, 001, 021, 021, 0C1, 061, 001
.WORD 031, 001, 041, 011, 001, 011, 001, 001 .WORD 071, 001, 041, 081, 011, OE1, 031, 081 .WORD 061, 061, 001, 001, 001, 021, 001, 041 .WORD 071, 031, 081, 071, 081, OF1, OF1, 071 .WORD OF1, 081, 081, OF1, OF1, OF1, OF1, 071 .WORD OF1, 071, OF1, 061, 081, OF1, OF1, OF1 -WORD OCl, OCl, 081
;DATA FOR SECOND 2 BYTES OF EACH
; CHAR.
. $=0280$
.WORD 000, 000, OCl, OF9, OA4, 095, 02D, 000 .WORD 088, 000, 054, 020, 000, 020, 000, 014 .WORD 01D, 082, 003, 005, 058, 045, OAC, 001 .WORD 02D, 023, 000, 000, 020, 058, 001, 001 .WORD OOD, OAE, OF3, OOD, OF3, 02F, 02F, OOD .WORD O2E, OO3, OOD, O2E, OOE, O8E, O8E, OOD .WORD O2F, OOD, O2F, 025, 001, 00C, 008, 00C .WORD 056, 040, 017
;THIRD 2 BYTES OF DATA FOR EACH CHAR.
. $=02 \mathrm{CO}$
.WORD 000, OE3, 000, OAC, OFB, 040, OA5, 083 .WORD 00A, 002, OF3, OF1, 034, 040, 008, 040 .WORD 046, OF7, O2E, 046, 021, 086, 046, O2E . WORD 046, 046, OAO, OB4, OAO, OAO, 015, 022 .WORD OE6, 042, O4E, 006, OOE, 046, 042, 046 .WORD 040, OF7, O06, OAO, 004, 080, OE0, 006 .WORD 042, 026, 062, 046, OF3, 004, 008, 034 .WORD 040, 070, 046
;FOURTH TWO BYTES OF DATA FOR EACH CHAR.
. $=0320$
.WORD 000, 008, 007, OF7, OAA, 031, 028, 000 .WORD 008, 02A, 049, 080, 000, 080, 000, 001 .WORD 01D, 018, 09C, 09D, OF7, 01D, 09C, 084 .WORD 09C, OAC, 000, 000, 022, 041, 041, 08C .WORD ODC, 082, 09C, 01C, 01C, 09C, 084, 09C .WORD 080, O1C, OEF, 022, 018, 002, 020, 01C .WORD 084, 02C, OA4, 09C, 00C, 018, 028, 010 .WORD 041, 009, O1D
;LAST BYTES OF DATA FOR EACH CHAR.
. $=0380$
.WORD 000, 000, 000, 082, 084, 064, OAO, 000 .WORD 000, 083, 044, 001, 000, 001, 000, 004 .WORD 0C7, 020, 026, OCC, 080, OC9, OC8, OOE .WORD 0C6, 087, 000, 000, 028, 082, 001, 006 .WORD 027, OE3, OC6, 044, 0C7, 028, 008, OC5 .WORD OEF, 028, 008, 028, 020, OEF, OEF, OC7 .WORD 006, OA7, 026, 0C4, 008, OCF, 08F, OCF .WORD 06C, OOC, O2C

## MICROWIRE ${ }^{\text {TM }}$ Serial Interface

## INTRODUCTION

MICROWIRE is a simple three-wire serial communications interface. Built into COPSTM, this standardized protocol handles serial communications between controller and peripheral devices. In this application note are some clarifications of MICROWIRE logical operation and of hardware and software considerations.

## LOGICAL OPERATION

The MICROWIRE interface is essentially the serial I/O port on COPS microcontrollers, the SIO register in the shift register mode. SI is the shift register input, the serial input line to the microcontroller. SO is the shift register output, the serial output line to the peripherals. SK is the serial clock; data is clocked into or out of peripheral devices with this clock. It is important to examine the logical diagram of the SIO and SK circuitry to fully understand the operation of this I/O port (Figure 1).


FIGURE 1. Logical Diagram of SK Circult

XAS WITH


SK


TL/DD/8796-2
FIGURE 2. SK Clock Starts
The output at SK is a function of SYNC, ENO, CARRY, and the XAS instruction. If CARRY had been set and propagated to the SKL latch by the execution of an XAS instruction, SYNC is enabled to SK and can only be overridden by ENO (Figure 2). Trouble could arise if the user changes the state of ENO without paying close attention to the state of the latch in the SK circuit.
If the latch is set to a logical high and the SIO register enabled as a binary counter, SK is driven high. From this state, if the SIO register is enabled as a serial shift register, SK will output the SYNC pulse immediately, without any intervening XAS instruction.
The SK clock (SYNC pulse) can be terminated by issuing an XAS instruction with CARRY $=0$ (Figure 3).

The SIO register can be compared to four master-slave flipflops shown in Figure 4. The masters are clocked by the rising edges of the internal clock. The slaves are clocked by the falling edges of the internal clock. Upon execution of an XAS, the outputs of the masters are exchanged with the contents of the accumulator (read and overdrive) in such a way that the new data are present at the inputs of the four slaves when the falling edge of the internal clock occurs. The content of the accumulator is, therefore, latched respectively in the four slave flip-flops and bit 3 appears directly on SO.
This means that:
a) SO will be shifted out upon the falling edges of SK and will be stable during rising edges of SK.
b) SI will be shifted in upon the rising edge of SK, and will be stable when executing, i.e., an XAS instruction.
The shifting function is automatically performed on each of the four instruction cycles that follow an XAS instruction (Figure 5).
When the SIO register is in the shift register mode (ENO = 0 ), it left shifts its contents once each instruction cycle. The data present on the SI input is shifted into the least significant bit (bit 0 ) of the serial shift register. SO will output the most significant bit of the SIO register (bit 3) if EN3 $=1$. Otherwise, SO is held low. The SK is a logic controlled clock which issues a pulse each instruction cycle. To ensure that the serial data stream is continuous, an XAS instruction must be executed every fourth time. Serial I/O timing is related to instruction cycle timing in the following way:


FIGURE 4


TL/DD/8796-5
FIGURE 5. XAS Sequence


The first clock rising edge of the instruction cycle triggers the low-to-high transition of SYNC output via SK. At this time, the processor reads the state of SI into SIO bit 0, shifting the current bits $0-2$ left. Halfway through the cycle (shown in Figure 6 as the eight clock rising edge), SK is reset low and the new SIO bit 3 is outputted via SO.

## INTERFACING CONSIDERATIONS

To ensure data exchange, two aspects of interfacing have to be considered: 1) serial data exchange timing; 2) fan-out/ fan-in requirements. Theoretically, infinite devices can access the same interface and be uniquely enabled sequentially in time. In practice, however, the actual number of devices that can access the same serial interface depends on the following: system data transfer rate, system supply requirement capacitive loading on SK and SO outputs, the fan-in requirements of the logic families or discrete devices to be interfaced.

## HARDWARE INTERFACE

Provided an output can switch between a HIGH level and a LOW level, it must do so in a predetermined amount of time for the data transfer to occur. Since the transfer is strictly synchronous, the timing is related to the system clock (SK) (Figure 7). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisfied:

$$
t_{\text {DELAY }}+\text { tsETUP } \leq \mathrm{t}_{\mathrm{CK}}
$$

where $t_{C K}$ is the time from data output starts to switch to data being latched into the peripheral chip, tsetup is the setup time for the peripheral device where the data has to be at a valid level, and tDELAY is the time for the output to read the valid level. $t_{C K}$ is related to the system clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time.
The maximum tsETUP is specified in the peripheral chip data sheets. The maximum t deLAY allowed may then be derived from the above relationship.
Most of the delay time before the output becomes valid comes from charging the capacitive load connected to the output. Each integrated circuit pin has a maximum load of 7 pF . Other sources come from connecting wires and connection from PC boards. The total capacitive load may then be estimated. The propagation delay values given in data sheets assume particular capacitive loads (e.g. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{OH}}=0.4 \mathrm{~V}$, loading $=50 \mathrm{pF}$, etc.).
If the calculated load is less than the given load, those values should be used. Otherwise, a conservative estimate is to assume that the delay time is proportional to the capacitive load.
If the capacitive load is too large to satisfy the delay time criterion, then three choices are available. An external buffer may be used to drive the large load. The COPS instruction cycle may be slowed down. An external pullup resistor may be added to speed up the LOW level to HIGH level transition. The resistor will also increase the output LOW level and increase the HIGH level to LOW level transition time, but the increased time is negligible as long as the output LOW level changes by less than 0.3 V . For a 100 pF load, the standard COPS controller may use a 4.7 k external resistor, with the output LOW level increased by less than
0.2 V . For the same load, the low power COPS controller may use a 22 k resistor, with the SO and SK LOW levels increased by less than 0.1 V .
Besides the timing requirements, system supply and fan-out/fan-in requirements also have to be considered when interfacing with MICROWIRE. For the following discussion, we assume single supply push-pull outputs for system clock (SK) and serial output (SO), high-impedance input for serial input (SI).
To drive multi-devices on the same MICROWIRE, the output drivers of the controller need to source and sink the total maximum leakage current of all the inputs connected to it and keep the signal level within the valid logic " 1 " or logic " 0 '. However, in general, different logic families have different valid " 1 " and " 0 " input voltage levels. Thus, if devices of different types are connected to the same serial interface, the output driver of the controller must satisfy all the input requirements of each device. Similarly, devices with TRI-STATE ${ }^{\oplus}$ outputs, when connected to the SI input, must satisfy the minimum valid input level of the controller and the maximum TRI-STATE leakage current of all outputs.
So, for devices that have incompatible input levels or source/sink requirements, external pull-up resistors or buffers are necessary to provide level-shifting or driving.

## SOFTWARE INTERFACE

The existing MICROWIRE protocol is very flexible, basically divided into two groups:

1) 1 AAA......ADDD....
where leading 1 is the start bit and leading zeroes are ignored.
AAA.....A is device variable instruction/address word.
DDD.....D is variable data stream between controller and device.
2) No start bit, just bit stream, i.e., bbb.....b
where $b$ is a variable bit stream. Thus, device has to decode various fields within the bit stream by counting exact bit position.

## SERIAL I/O ROUTINES

Routines for handling serial I/O are provided below. The routines are written for 16 -bit transmissions, but are trivially expandable up to 64-bit transmissions by merely changing the initial LBI instruction. The routines arbitrarily select register 0 as the I/O register. It is assumed that the external device requires a logic low chip select. It is further assumed that chip select is high and SK and SO are low on entry to the routines. The routines exit with chip select high, SK and SO low. GO is arbitrarily chosen as the chip select for the external device.

## SERIAL DATA OUTPUT

This routine outputs the data under the conditions specified above. The transmitted data is preserved in the microcontroller.

| OUT2:LBI 0,12 ; point to start of <br> data word  |  |
| ---: | :--- | :--- |
|  | SC  <br> OGI 14  <br>   <br>  select the external <br> device  |


| TABLE I. MICROWIRE Standard Family |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Features |  | Part Number |  |  |  |  |  |  |  |
|  |  | DS3906 | MM545X | COP470 | COP472 | $\begin{gathered} \text { COP430 } \\ \text { (ADC83X) } \\ \hline \end{gathered}$ | COP498/499 | COP452L | $\begin{gathered} \text { COP494 } \\ \text { (NMC9306) } \end{gathered}$ |
| GENERAL |  |  |  |  |  |  |  |  |  |
| Chip Function |  | AM/PM PLL | LED Display Driver | VF Display Driver | LCD Display Driver | A/D | RAM \& Timer | Frequency Generator | $E^{2} P R O M$ |
| Process |  | ECL | NMOS | PMOS | CMOS | CMOS | CMOS | NMOS | NMOS |
| $V_{C C}$ Range |  | $4.75 \mathrm{~V}-5.25 \mathrm{~V}$ | $4.5 \mathrm{~V}-11 \mathrm{~V}$ | -9.5V to -4.5V | $3.0 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-0.3 \mathrm{~V}$ | $2.4 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-6.3 \mathrm{~V}$ | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| Pinout |  | 20 | 40 | 20 | 20 | 8/14/20 | 14/8 | 14 | 14 |
| HARDWARE INTERFACE |  |  |  |  |  |  |  |  |  |
| Min $\mathrm{V}_{\text {IH }} /$ Max $\mathrm{V}_{\text {IL }}$ |  | 2.1V/0.7V | 2.2V/0.8V | $-1.5 \mathrm{~V} /-4.0 \mathrm{~V}$ | $0.7 \mathrm{~V}_{\mathrm{CC}} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC}} / 0.4 \mathrm{~V}_{\mathrm{CC}}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ |
| SK Clock Range |  | $0-625 \mathrm{kHz}$ | $0-500 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $10-200 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $25-250 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ |
| Write Data DI | Setup Min | $0.3 \mu \mathrm{~s}$ | $0.3 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | 800 ns | $0.4 \mu \mathrm{~s}$ |
|  | Hold Min | $0.8 \mu \mathrm{~s}$ | (3) | 50 ns | 100 ns (Note 1) | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| Read Data Prop Delay |  | (Note 4) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | $\begin{gathered} 2 \mu \mathrm{~s} \\ \text { (Note 2) } \\ \hline \end{gathered}$ | $1 \mu \mathrm{~s}$ (Note 2) | $2.0 \mu \mathrm{~s}$ |
| Chip Enable | Setup | $0.3 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \end{gathered}$ | $1 \mu \mathrm{~s}$ (Note 1) | $0.2 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ (Note 1) | (Note 3) | $0.2 \mu \mathrm{~s}$ |
|  | HOLD | $0.8 \mu \mathrm{~s}$ | (Note 3) | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note } 2 \text { ) } \\ \hline \end{gathered}$ | $0.2 \mu \mathrm{~s}$ | $\begin{gathered} 0 \\ \text { (Note 2) } \\ \hline \end{gathered}$ | (Note 3) | 0 |
| Max <br> Frequency Range | AM | 8 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
|  | FM | 120 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
| Max Osc Freq. |  | (Note 3) | (Note 3) | 250 kHz | (Note 3) | (Note 3) | $\begin{gathered} 2.1 \mathrm{MHz}(-21) \\ 32 \mathrm{kHz}(-15) \\ \hline \end{gathered}$ | $\begin{gathered} 256-2100 \mathrm{kHz}(-4) \\ 64-525 \mathrm{kHz}(-2) \\ \hline \end{gathered}$ | (Note 3) |
| SOFT |  |  |  |  |  |  |  |  |  |
| Serial I/O Protocol |  | 11D1...D20 | 1D1...D35 | $\begin{gathered} 8 \text { Bits } \\ \text { At a Time } \\ \hline \end{gathered}$ | b1...b40 | 1xXX | 1yyxxD6...D0 Start Bit | 1yxxxx | 1AA...DD |
| Instruction/ Address Word |  | None | None | None | None | (Note 4) | (Note 4) | (Note 4) | (Note 4) |
| Note 1: Reference to SK rising edge. <br> Note 2: Reference to SK falling edge. <br> Note 3: Not defined. <br> Note 4: See data sheet for different modes of operation. |  |  |  |  |  |  |  |  |  |

```
    LEI 8 ; enable shift
                        register mode
llll
    RC
    CLRA
    NOP
    XAS ; turn SK clock off
    OGI 15 ; deselect the device
    LEI 0 ; turn SO low
    RET
```

The code for reading serial data is almost the same as the serial output code. This should be expected because of the nature of the SIO register and the XAS instruction.

## MICROWIRE STANDARD FAMILY

A whole family of off-the-shelf devices exists that is directly compatible with MICROWIRE serial data exchange standard. This allows direct interface with the COPS family of microcontrollers.
Table I provides a summary of the existing devices and their functions and specifications.

TYPICAL APPLICATION
Figure 8 shows pin connection involved in interfacing an NMC9306/COP494 E2PROM with the COP420 microcontroller.


FIGURE 8. NMC9306/COP494-COP420 Interface
The following points have to be considered:

1. For COP494 the SK clock frequency should be in the $0 \mathrm{kHz}-250 \mathrm{kHz}$ range. This is easily achieved with COP420 running at $4 \mu \mathrm{~s}-10 \mu \mathrm{~s}$ instruction cycle time (SK period is the COP420 instruction cycle time). Since the minimum SK clock high time is greater than $1 \mu \mathrm{~s}$, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max.
2. CS low period following an E/W instruction must not exceed 30 ms maximum. It should be set at typical or minimum spec of 10 ms . This is easily done in software using the SKT timer on COP420.


TL/DD/8796-9
FIGURE 9. NMC9306/COP494 Timing
3. As shown in WRITE timing diagram, the start bit on DI must be set by a " 0 " to " 1 " transition following a CS enable (" 0 " to " 1 ") when executing any instruction. One CS enable transition can only execute one instruction.
4. In the read mode, following an instruction and data train, the DI can be a "don't care," while the data is being outputted, i.e., for the next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
5. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI until another CS LO to HI transition starts a new instruction cycle.
6. After a read cycle, the CS must be brought low for one SK clock cycle before another instruction cycle starts.
INSTRUCTION SET

| Commands | Opcode | Comments |
| :---: | :---: | :---: |
| READ | 10000A3A2A1A0 | Read Register 0-15 |
| WRITE | 11000A3A2A1A0 | Write Register 0-15 |
| ERASE | 10100A3A2A1A0 | Erase Register 0-15 |
| EWEN | 111000001 | Write/Erase Enable |
| ENDS | 111000010 | Write/Erase Disable |
| ***WRAL | 111000100 | Write All Registers |
| ERAL | 111000101 | Erase All Registers |

All commands, data in, and data out are shifted in/out on rising edge of SK clock.
Write/erase is then done by pulsing CS low for 10 ms .
All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.
READ - After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE- Write command shifted in followed by data in (16 bits) then CS pulsed low for 10 ms minimum.
ERASE
ERASE ALL-Command shifted in followed by CS low.
WRITE ALL—Pulsing CS low for 10 ms .
WRITE
ENABLE/DISABLE-Command shifted in.
${ }^{* * *}$ (This instruction is not speced on Data sheet.)

${ }^{*}$ te/w measured to rising edge of SK or CS, whichever occurs last.
(ax)


TL/DD/8796-13


TL/DD/8796-14




```
I/O ROUTINE TO EVALUATE COP494 (Continued)
101104 Cl JP RWLOOP
102 105 3350 OGI 0 ;DESELECT 494 AFTER R/W DATA
103 107 D1 JP FINI ;
104 108 80 RD494: JSRP SETUP ;ENTRY TO RD 494 REG A3-A0
105 109 00 CLRA ;FINISH SEND OUT A3-AO VIA SO
106 10A 44 NOP
107 10B 44 NOP
108 10C 44
109 10D Cl
110 10E }8
111 10F 00
112 1104F
113 111 00 FINI: 
115 114 32 RC
116 115 4F XAS
117116 95 JSRP TWEDLY
118 117 48 ;RET OF WD494 OR RD494 OR WI494
119
120
.END
```


## SOFTWARE DEBUG OF SERIAL REGISTER FUNCTIONS

In order to understand the method of software debug when dealing with the SIO register, one must first become familiar with the method in which the COPS MOLETM (Development System) BREAKPOINT and TRACE operations are carried out. Once these operations are explained, the difficulties which could arise when interrogating the status of the SIO register should become apparent.

## SERIAL OUT DURING BREAKPOINT

When the MOLE BREAKPOINTs, the COPS user program execution is stopped and execution of a monitor-type program, within the COP device, is started. At no time does the COP part "idle." The monitor program loads the development system with the information contained in the COP registers.
Note also that single-step is simply a BREAKPOINT on every instruction.
If the COP chip is BREAKPOINTed while a serial function is in progress, the contents of the SIO register will be destroyed.
By the time the monitor program dumps the SIO register to the MOLE, the contents of the SIO register will have been written over by clocking in SI. To inspect the SIO register using BREAKPOINT, an XAS must be executed prior to BREAKPOINT; therefore, the SIO register will be saved in the accumulator.

An even more severe consequence is that the monitor program executes an XAS instruction to get the contents of the SIO register to the MOLE. Therefore, the SK latch is dependent on the state of the CARRY prior to the BREAKPOINT. In order to guarantee the integrity of the SIO register, one must carefully choose the position of the BREAKPOINT address.
As can be seen, it is impossible to single-step or BREAKPOINT through a serial operation in the SIO register.

## SERIAL OUT DURING TRACE

In the TRACE mode, the user's program execution is never stopped. This mode is a real-time description of the program counter and the external event lines; therefore, the four external event lines can be used as logic analyzers to monitor the state of any input or output on the COPS device. The external event lines must be tied to the I/O which is to be monitored.
The state of these I/O (external event lines) is displayed along with the TRACE information. The safest way to monitor the real-time state of SO is to use the TRACE function in conjunction with the external event lines.

## CONCLUSIONS

National's super-sensible MICROWIRE serial data exchange standard allows interfacing to any number of specialized peripherals using an absolute minimum number of valuable I/O pins; this leaves more I/O lines available for system interfacing and may permit the COPS controller to be packaged in a smaller package.

# COPS ${ }^{\text {TM }}$ Based Automobile Instrument Cluster 


#### Abstract

Dedicated microprocessor systems find increasing applications in automobile instrumentation. Fuel injection systems, digital radio tuners and similar applications employing the microcontroller have become common place. This paper describes a cost effective microcontroller implementation of an automobile instrument cluster by the COPS group of $\mathrm{Na}-$ tional Semiconductor, Santa Clara. The instrument cluster provides a vacuum fluorescent display of the vehicle speed, engine RPM, odometers, battery voltage, engine oil pressure and the fuel level. A modular design involving a single microcontroller in conjunction with peripherals to aid in data acquisition from the transducers allows the quantities to be computed with high accuracies and displayed on a real time basis. The single microcontroller environment places severe restrictions on the availability of RAM and ROM. Coupled with the requirement of real time operation the application poses a non trivial challenge. A nonvolatile RAM accumulates the mileage covered. Hamming code techniques ensure the integrity of the data contained in the nonvolatile memory. Inclusion of diagnostics allows a rapid and thorough check against improper operation of the microcontroller, peripherals and the nonvolatile memory. This paper describes the implementation with a COP444L containing 128 nybbles of RAM and 2K bytes of ROM. A display updation rate of 16 Hz can be comfortably realized.


Over the microcomputer usage has diversified dramatically in its scope and breadth. Dedicated microprocessor systems find increasing application in automobile instrumentation and control. From its inception the automobile has acquired considerable sophistication. Increasing demands have been made of the car. Fuel efficiency, higher acceleration rates, simplicity of control and improved ride quality rank high in the demands made of the car. In response the automobile engine has evolved into a complex machine. Crude methods to control or monitor its performance no longer suffice. Microprocessor based fuel injection techniques and ignition control are becoming quite ubiquitous.
The automobile instrument cluster monitors the engine and regularly updates a status display for the operator's benefit. Pertinent information includes the vehicle speed, the engine crankshaft rotational speed, oil pressure in the engine cylinders, condition of the battery and the mileage accumulated. The instrument cluster provides a visual feedback link to the operator allowing corrective action to be initiated as the need arises.

## THE AUTOMOBILE INSTRUMENT CLUSTER

The heart of the Automobile Instrument Cluster (AIC) lies in obtaining raw data from various transducers and manipulating it to a form suitable for feedback to the human operator. The feedback, normally visual, conveys the vehicle speed, the engine rpm, the engine temperature, oil pressure, the battery voltage and the odometer values. The AIC can be viewed as a collection of either inherently independent or weakly linked subtasks. Each subtask can be further partitioned into three blocks viz. of raw data collection, processing and displaying it. The component subtasks, in spite of their high degree of independence, can be grouped on the basis of signal available from the transducers. Grouping the
subtasks modularizes the design. Partitioning the design in this manner highlights two groups, the first requires a frequency to be measured and the second a voltage level. The two major groupings are briefly examined.
Transducers for the vehicle speed monitor the driveshaft rotation. Computing the engine rpm involves measuring the crankshaft revolution rate. The two independent problems can be seen to basically consist of measuring revolution rates. Transducers based on Hall effect phenomena have been used with commendable success. Alternately the fact that mounting magnets around the driveshaft circumference generates a known number of pulses per shaft rotation can be used effectively. A normally open cam operated reed switch with closure to ground creates a simple revolution transducer. In all the cases the transducer generates a frequency proportional to the quantity under consideration. Obviously some signal conditioning is required before using the frequency with digital components. The describing function can be simply stated as

$$
\begin{equation*}
V=k \times f \tag{1}
\end{equation*}
$$

where
V is the quantity under measurement, the vehicle speed or the engine rotational speed
$k$ is a proportionality constant
$f$ is the transducer freqeuncy output
The proportionality constant, $k$, can be suitably modified to include changes back and forth between British and metric units.
The problem of measuring the transducer output frequency can be restated to be one of measuring the time period. In case of digital frequencies the equation (1) can be rewritten as

$$
\begin{equation*}
V=k /(\text { Ton }+ \text { Toff }) \tag{2}
\end{equation*}
$$

where
Ton is the ON time and
Toff is the OFF time
while the remaining symbols retain their definition from the earlier equation.
The remaining quantities such as the engine temperature, oil pressure, battery voltage and available fuel prove to be slow changing ones. The lower dynamics allow them to be transduced as voltage level signals. Equation (3) states the underlying relation and closely resembles the equations stated above.

$$
\begin{equation*}
P=k \times v \tag{3}
\end{equation*}
$$

where
$v$ is the voltage output of the transducer
$P$ is the quantity under measurement
$k$ is the proportionality constant
Evaluating the accumulating mileage depends indirectly upon the vehicle speed subtask. Integrating the signal from the vehicle speed transducer over time allows the mileage to be accumulated. The associated problems of storing the odometer information and ensuring its integrity require error correcting techniques. They are covered in a later section of the paper.

## SYSTEM DESCRIPTION

The COPS Group of National Semiconductor, Santa Clara, offers a wide array of microcontrollers and peripherals to suit this application. Judicious selection of peripherals to aid the microcontroller can reinforce the partitioning suggested earlier to considerably simplify the implementation. Figure 1 presents a functional block diagram of the AIC.
A COP444L four bit microcontroller provides the necessary computing and decision making capability. Equipped with 128 nybbles of RAM space organized in a matrix fashion and 2 K ROM space for storage of the control program, the COP444L operating at an instruction cycle rate of 16 microseconds sequentially obtains information from the peripherals and formats the manipulated results to be manageable by the display drivers. Transducers for the vehicle speed and the engine speed provide proportional frequency signals. Two COP452 peripherals, placed in a Waveform Measure Mode, track the ON time and OFF time of the conditioned transducer outputs. Voltage level signals available from the transducers for the engine temperature, oil pressure, battery condition and the fuel tank can be monitored by a COP438, an eight channel A/D converter. An electronically erasable non volatile RAM, the COP494, allows the odometer information to be stored safely under power down conditions.
A combination of LEDs, vacuum fluorescent displays and high intensity lamps comprise the optical elements of the AIC Standard eight segment alphanumeric and bargraph format displays have been used. A 32 segment LED bargraph, controlled by a MM5450 static display driver, displays the engine rpm. Eight segment alphanumeric vacuum fluorescent displays are used for the vehicle speed and the odometer values. Sixteen segment vacuum fluorescent bargraph displays are used for the engine temperature and available fuel quantity. The battery voltage and oil pressure utilize eight segment vacuum fluorescent bargraph displays. Any potentially dangerous situations detected by the COP444L are underlined by high intensity lamps. Five COP470 display drivers multiplex the various displays under the microcontroller's orchestration.
Single pole single throw switches allow the user to select between the British or the metric units, the trip or the accumulated odometer and reset the trip odometer.

## SYSTEM DIAGNOSTICS

Diagnostics aid in isolating faulty components within a system. The algorithmic nature of the diagnostic procedure allows it to be implemented via a microprocessor. A great deal of attention has been focused on diagnostics as considerable cost savings can accrue from a microprocessor based scheme minimizing human involvement. Programming the AIC, in addition to its normal functions, with self test capabilities increases its potential for high volume applications. Normally diagnostics imply using independent means to evaluate the system's performance. Attempting to incorporate self test capabilities necessitates adopting an "inside out" strategy. A basic kernel is first evaluated as functioning correctly. Over iterations the kernel expands by establishing correct operation of other modules.
The AIC implementation described in this paper has an extensive repertoire of diagnostics to check the microcontroller and ensure correct operation of the peripherals. The
probability of the microcontroller ROM failing proves to be negligibly small compared to a fault developing in the hardware interconnections. Also the idea of encoding in ROM the algorithm to check ROM data proves suspect. Control program stored in the ROM forms the kernel assumed to be functioning correctly. Writing and reading back an alternating pattern of ones and zeros in the microcontroller RAM checks for leakage of data into adjacent locations. Applying a known voltage, derived locally, to one of the four unused channels on the A/D converter allows it to be tested. The architecture of the COP452 peripherals consists of two independent register-counter pairs. The counters count down from the initial value. To test the COP452 both the register counter pairs have to be checked. By placing the two in a Duty Cycle Mode, the counters can be loaded with initial values from the registers and set to count down. The contents of the counters after a predetermined delay can detect incorrect operation of the device. A fault at the level of a register-counter pair can thus be isolated.
The COP494 stores the odometer information. It becomes vital to maintain the integrity of the information stored in the nonvolatile memory. Continuous use of particular locations in the COP494 can result in failures, typically bit dropouts. It is imperative to be capable of recovering from such errors. Requiring a single COP494 unit to last at least the expected lifetime of the vehicle influences the design of the storage scheme. The AIC implementation described in this paper depends upon Hamming encoding techniques to provide single bit error recovery. Subsequent to recovering from a single bit error all data transactions are carried out from a new location. A flashing display sequence alerts the operator of the occurrence of a non-recoverable error. Suspending all normal functions during such conditions can be used to force the vehicle to be taken to an authorized dealer. Breaking up the odometer data into sections allows updating of particular sections as opposed to restoring the whole every time. Such a strategy maximizes the lifetime of the nonvolatile memory.

## SOFTWARE DESCRIPTION

The functional objectives of the AIC and the hardware required to realize them have been detailed in earlier sections of the paper. A summary of the software features completes the description and aids in developing a global understanding of the AIC. The AIC software, written in COP microcontroller assembly language, reflects the modular nature of the problem. The finite amount of memory of ROM space available on the COP444L coupled with real time operation requirements makes programming the AIC a non-trivial problem. Each subtask grouping has been organized as a distinct block of code. The microcontroller sequentially processes each subtask. A brief examination of the salient features follows.
It must be borne in mind that the COP452 peripheral captures an instantaneous picture of the frequency. The strength of the magnets, mounted circumferentially on the driveshaft to transduce revolution rate, cannot be precisely controlled. As a result the transducer, although generating a fixed number of pulses per revolution of the driveshaft, produces a pulse train showing both pulse period and duty cycle variations. Directly using the pulse period from the

COP452 leads to erroneous values of the vehicle speed. The computed vehicle speed, under steady vehicle speed conditions, shows excursions on either side of the nominal value. The first AIC implementation studied the application of an essentially single pole filter with different damping constants to exclude the oscillations. Although a sufficiently damped filter can effectively reduce the oscillations the scheme was discarded in lieu of the resulting degradation in response time. The solution lies in basing the vehicle speed computation on pulse period measurements averaged over consecutive pulses. Since the number of pulses per revolution is known, eight in this case, averaging the pulse period over this number minimizes the steady state error and responds fast. The nature of the solution affects the software organization. It falls upon the microcontroller to sample the conditioned output of the transducer and obtain pulse periods for eight consecutive pulses. To achieve this the software adopts a foreground-background organization. Monitoring the transducer output to catch the consecutive pulses forms the background job. The normal functions of the AIC form the foreground job. Additionally a minimal sampling rate has to be maintained to ensure that even at highest attainable vehicle speeds the microcontroller measures consecutive pulses.
The AIC electronically stores the odometer information in the non-volatile memory. Loss of odometer integrity can be disastrous. Consequently the ability to recover from errors in the non-volatile memory becomes very important. The AIC depends on single bit error correcting Hamming coding methods to avoid loss of information. The algorithm processes the odometer nybble fashion and simplifies the relat-
ed problems of encoding the data prior to storing it and decoding the composite for data retrieval to trivial table lookups. LQID, a powerful member of the microcontroller instruction set, allows an eight bit value to be looked up based on the key value in the addresed RAM location. To minimize ROM space both the encoding and the decoding sections of the algorithm share the same error table and code for table lookups.
The remaining sections of the AIC software, also exhibit a block structure, do not prove to be as subtle. The straight forward code includes routines such as multiplications and divisions to help in the computations and routines allowing the microcontroller to communicate serially over the MICROWIRETM with the peripherals.

## RESULTS AND CONCLUSIONS

The AIC implemented via the COP444L approximately uses 2 K of ROM space. The COP444L, running at an instruction cycle time of 16 microseconds, sequences through all the functions in $\mathbf{2 2 8}$ milliseconds. The resulting display updation rate of approximately 4 Hz can be trivially increased to 16 Hz by replacing the COP444L with the equivalently packaged COP440. Table I presents in tabular form the accuracies and speeds at which the different measurements are done. It also shows the proportional speed increases obtainable.
The minimal number of peripherals used combined with the inclusion of diagnostics and error correction emphasize its low cost capabilities. The results serve to validate the feasibility of a cost effective microcontroller based Automobile Instrument Cluster.

TABLE I. Comparison of Speed and Resolution of Measurements Taken with the COP444L and the COP440

|  | Measurements with <br> a COP444L |  | Measurements with <br> a COP440 |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Time Taken <br> $\mu$ secs | Resolution <br> Blts | Time Taken <br> $\mu$ secs | Resolution <br> Bits |
|  | 768 | 17 | 192 | 17 |
|  | 768 | 17 | 192 | 17 |
| 3. Engine Temperature | 256 | 8 | 64 | 8 |
| 4. Oil Pressure | 256 | 8 | 64 | 8 |
| 5. Battery Voltage | 256 | 8 | 64 | 8 |
| 6. Fuel Quantity | 256 | 8 | 64 | 8 |




FIGURE 2

# Automotive Multiplex Wiring 

National Semiconductor
Application Note 454
Abdul H. Aleaf


## INTRODUCTION

The evolutionary development of vehicle electronic systems has rapidly increased the number of individual wires in the vehicle. The conventional wiring harness will not provide solutions to the problems such as reducing size and weight in addition to meeting cost and reliability objectives. Several approaches have been taken to provide long term solutions. None has succeeded. Miniaturization of cables and wires is one example of a temporary solution.
Multiplexing on the other hand has been regarded as a technique which allows considerable savings to be made in the size and cost of the harness. It can also enhance reliability by reducing the number of electrical connections.
In a multiplex system the control functions will be distributed around the vehicle and complex interconnections between diagnostic terminals, sensors, instruments and switches will not add to the harness complexity. With all its advantages it has not been implemented on a production car yet. The reason has been economical feasibility and lack of suitable semiconductor components for power switching. But, with the rapid technology advances in power FETs and introduction of low cost microcomputers, multiplex wiring can be regarded as a logical successor to conventional wiring systems. Extended development efforts are necessary to introduce a reliable system at reasonable cost.
The Microcontroller Applications Group at National Semiconductor has taken a step towards this goal. A low end multiplex wiring system focusing on asynchronous serial communication in a multi node network has been developed. This paper describes the development of this system on an abstract model which forms the basis for analysis of communication protocol and various node functions.

## SYSTEM CONFIGURATION

Figure 1 presents a general view of the system. The system is a centralized single master multiple slave-node scheme. All units are connected together by a balanced twisted pair. The expandable interconnection of different subsystems is achieved with 9600 Baud communication over a standard UART bus. The bus handles the interface between a master controller and the intelligent nodes.
The approach to have a centralized control system offers several advantages as compared against a non-centralized system. It prevents the problem of bus monopolization by a faulty node and is potentially cheaper due to the need for only one complex node (master). The master-slave architecture also prevents bus contention problems.
The master is a COP420L. The COP420L is a 4 -bit microcontroller with a software UART that handles asynchronous communication with other processors at speeds up to 9600 Baud.
The use of 4 -bit $49 \neq$ microcontrollers (COP413L) at the nodes not only provides intelligence which reduces the required bus bandwidth, it also reduces the incremental cost associated with automotive multiplexing. All standard nodes
are identical. One standard program is used. This uniformity contributes to the system flexibility and expandability. External standard nodes may be added to the system to control additional functions. Node types and addresses are selected via external wire jumpers or switches. The slave nodes consist of four remote units to handle functions such as headlamps, tail lamps, etc. These nodes are the front right, front left, rear right and rear left nodes. Incorporated into the system are also a keyboard node, a EIC node and a display node.
The keyboard node may call for a control action at any time. This node is being continuously monitored by the master controller which receives status and processes the command or information.
Overall system intelligence and flexibility is increased by dedicating a node to NS455 the Terminal Management Processor. This node takes the responsibility to display information on a $4^{\prime \prime}$ flat CRT display.
An Electronic Instrument Cluster (EIC) system is a completely independent system. It typically performs all functions associated with the automobile dashboard such as vehicle speed, odometers to accumulate mileage, gauges to display engine temperature, fuel level and so on. It also indicates error conditions such as high engine temperatures, low fuel level etc. The multiplex wiring system uses a standard slave node as a bridge between the two independent systems. The slave node monitors error conditions from the EIC system and passes them to the master node upon request. It becomes relatively simple to allow the master to access all activity in the EIC system via additional commands to the slave node serving the EIC system:

## THE COMMUNICATION PROTOCOL

The master unit addresses the remote units sequentially and receives a status reply from each individual node. Data communication is via the standard UART format. It has a start bit, eight data bits, an even parity bit and one stop bit. Information to be transmitted from the master to a slave node is organized as a frame. Each frame contains the address of destination and command or data. The information in a frame is transmitted as byte format. Address/data differentiation is done by means of a flag. The byte is an address byte if the MSB is set (" 1 "), otherwise it is a data byte. Two different types of addressing schemes have been incorporated into the communication protocol; node addressing and class addressing. A class of nodes is formed by grouping together slave nodes with common functions. Commands may be executed either by specific individual nodes or by slave classes. All nodes of the same class execute the command simultaneously. The system implementation at National involved four classes with seven slave nodes per class. So, the total number of nodes possible in this system is 28 .

AN-454


The partitioning between the class address and node address reduces the density of bus traffic significantly by eliminating repetative command transmission to individual node class. Lower bus traffic implies that lower transmission bit rate can be used, allowing additional noise immunity. Another advantage of the class addressing is the provision of synchronization for control signals such as HAZARD, LEFT/ RIGHT turns.
Error correction is incorporated into the communication protocol. The UART error flags such as PARITY and FRAMING ERRORS protect the system at the physical layer. At the system level, the nodes simply avoid sending an acknowledgement to the master when an error is detected. The master times out and sends the command again.

## THE MASTER NODE

The master controller is the heart of the system. Its responsibility is to generate the controlling commands and synchronize the system. It transmits to the remote units and listens to them to get the vehicle status and acts accordingly. Circuit complexity is reduced by implementing extensive software programming in the master controller. This means that the burden is essentially on the master and must be engineered to very high standards of reliability. The device used in the implementation as the master is the COP1430. It is a cost effective 4-bit single chip microcontroller. It features on chip UART which handles asynchronous communications at speeds up to 9600 Baud.

## THE SLAVE NODES

The standard slave nodes are based upon the COP413L. The COP413L is a low cost 4-bit microcontroiler which may be customized in production. A system such as multiplex wiring requires power consumption to be absolutely minimal. Another basic requirement is that the system should be cost effective. These two facts directed us to use the COP413L at the standard slave node. The COP413L is a low cost (49¢!) low power microcontroller from NSC drawing less
than 7 mA at 4.5 V to 5.5 V . The device contains an 8 -bit bidirectional I/O port and a serial expansion port. The CMOS version of COP413L will also be available.

## THE DISPLAY NODE

This node can serve as a condition monitoring unit for the vehicle. A considerable quantity of diagnostic information collected from transducers, switches, sensors and various loads are fed to this unit to be displayed on a CRT display. The node is based on a Terminal Management Processor the NS455. The NS455 is a CRT controller on chip. The messages are updated over the serial I/O line by the master controller. The communication format is:
a) The node receives the address.
b) If address matches the local node address, send the copy command
c) Receive new address and execute.

## OUTPUT STAGES

The power FETs used for local switching throughout the system are IRF541 ${ }_{(4)}$. These N-channel FETs provide much better drive circuit specification as compared to bipolar output stages. They also feature all of the well established advantages of MOSFET such as voltage control, very fast switching, and very low on state resistance. Another advantage is the lower cost as compared to comparibly rated p-channel devices.

## TRANSMISSION MEDIUM

A balanced twisted pair is used for bus medium which provides high noise immunity. The transceiver selected for the bus is DS3695 (Figure 2). This device is a high speed differential TRI-STATE ${ }^{\otimes}$ Bus/line transceiver designed to meet EIA standard for multipoint bus transmission. Bus contention or fault situations that cause excessive power dissipation within the device are handied by a standard thermal shutdown circuit, which forces the driver outputs into the high impedance state.


FIGURE 2. Bus Interface

## CONCLUSIONS

Multiplex wiring system potentially seems to be a good replacement for conventional wiring system. Reduced complexity, increased flexibility and diagnostic capability could be achieved by incorporating microcontroller devices at nodes within the wiring system. The 4-bit microcontrollers selected are available in a price range, as low as 49f, that will allow multiplex wiring to compare favorably on a costperformance basis with the conventional harness.

## REFERENCES

1. Michael W. Lowndes and Paul E. V. Phillips, "The Motorcar Multiplex Systems", IEE Conference on Automotive Electronics, 229, England, Nov. 1983.
2. R. F. Robins/W. J. Brittain/M. R. Lunt, "A Car Multiplex Wiring System with Self Coding Control Modules", IEE Conference on Automotive Electronics, 229, Ford Motor Company, UK, Nov. 1983.
3. Booth, J. A., 1983 "Vehicle Interconnection Systems for the Future", IEE Conference on Automotive Electronics, London, Nov. 1983.
4. International Rectifier, HEXFET Databook, 1985.

## Dual Tone Multiple Frequency (DTMF)

The DTMF (Dual Tone Multiple Frequency) application is associated with digital telephony, and provides two selected output frequencies (one high band, one low band) for a duration of 100 ms . A benchmark subroutine has been written for the COP820C/840C microcontrollers, and is outlined in detail in this application note. This DTMF subroutine takes 110 bytes of COP820C/840C code, consisting of 78 bytes of program code and 32 bytes of ROM table. The timings in this DTMF subroutine are based on a 20 MHz COP820C/840C clock, giving an instruction cycle time of $1 \mu \mathrm{~s}$.
The matrix for selecting the high and low band frequencies associated with each key is shown in Figure 1. Each key is uniquely referenced by selecting one of the four low band frequencies associated with the matrix rows, coupled with selecting one of the four high band frequencies associated with the matrix columns. The low band frequencies are 697, 770,852 , and 941 Hz , while the high band frequencies are $1209,1336,1477$, and 1633 Hz . The DTMF subroutine assumes that the key decoding is supplied as a low order hex digit in the accumulator. The COP820C/840C DTMF subroutine will then generate the selected high band and low band frequencies on port G output pins G3 and G2 respectively for a duration of 100 ms .
The COP820C/840C each contain only one timer. The problem is that three different times must be generated to satisfy the DTMF application. These three times are the periods of the two selected frequencies and the 100 ms duration period. Obviously the single timer can be used to generate any one (or possibly two) of the required times, with the program having to generate the other two (or one) times.
The solution to the DTMF problem lies in dividing the 100 ms time duration by the half periods (rounded to the nearest micro second) for each of the eight frequencies, and then examining the respective high band and low band quotients and remainders. The results of these divisions are detailed in Table I. The low band frequency quotients range from 139 to 188 , while the high band quotients range from 241 to 326. The observation that only the low band quotients will each fit in a single byte dictates that the high band frequency be produced by the 16 bit (2 byte) COP820C/840C timer running in PWM (Pulse Width Modulation) Mode.


L/DD/9662-1 FIGURE 1. DTMF Keyboard Matrix

National Semiconductor Application Note 521
Verne H. Wilson

The solution then is to use the program to produce the selected low band frequency as well as keep track of the 100 ms duration. This is achieved by using three programmed register counters R0, R2, and R3, with a backup register R1 to reload the counter R0. These three counters represent the half period, the 100 ms quotient, and the 100 ms remainder associated with each of the four low band frequencies.
The theory of operation in producing the selected low band frequency starts with loading the three counters with values obtained from a ROM table. The half period for the selected frequency is counted out, after which the G2 output bit is toggled. During this half period countout, the quotient counter is decremented. This procedure is repeated until the quotient counter counts out, after which the program branches to the remainder loop. During the remainder loop, the remainder counter counts out to terminate the 100 ms . Following the remainder countout, the G2 and G3 bits are both reset, after which the DTMF subroutine is exited. Great care must be taken in time balancing the half period loop for the selected low band frequency. Furthermore, the toggling of the G2 output bit (achieved with either a set or reset bit instruction) must also be exactly time balanced to maintain the half period time integrity. Local stall loops (consisting of a DRSZ instruction followed by a JP jump back to the DRSZ for a two byte, six instruction cycle loop) are embedded in both the half period and remainder loops. Consequently, the ROM table parameters for the half period and remainder counters are approximately only one sixth of what otherwise might be expected. The program for the half period loop, along with the detailed time balancing of the loop for each of the low band frequencies, is shown in Figure 2.
The DTMF subroutine makes use of two 16 byte ROM tables. The first ROM table contains the translation table for the input hex digit into the core vector. The encoding of the hex digit along with the hex digit ROM translation table is shown in Table II. The row and column bits (RR, CC) representing the low band and high band frequencies respectively of the keyboard matrix shown in Figure 1, are encoded in

TABLE I. Frequency Half Periods,
Quotients, and Remainders

|  | Freq. Hz | Half Period 0.5P | Half <br> Period in $\mu \mathrm{s}$ | $100 \mathrm{~ms} / 0.5 \mathrm{P}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Quotient | Remainder |
| Low <br> Band <br> Freq.'s | 697 | 717.36 | 717 | 139 | 337 |
|  | 770 | 649.35 | 649 | 154 | 54 |
|  | 852 | 586.85 | 587 | 170 | 210 |
|  | 941 | 531.35 | 531 | 188 | 172 |
| High Band Freq.'s | 1209 | 413.56 | $\begin{gathered} 414 \\ (256+158) \end{gathered}$ | 241 | 226 |
|  | 1336 | 374.25 | $\begin{gathered} 374 \\ (256+118) \\ \hline \end{gathered}$ | 267 | 142 |
|  | 1477 | 338.52 | $\begin{gathered} 339 \\ (256+83) \end{gathered}$ | 294 | 334 |
|  | 1633 | 306.18 | $\begin{gathered} 306 \\ (256+50) \end{gathered}$ | 326 | 244 |

the two upper and two lower bits of the hex digit respectively. Consequently, the format for the hex digit bits is RRCC, so that the input byte in the accumulator will consist of 0000 RRCC. The program changes this value into 1101RRCC before using it in setting up the address for the hex digit ROM translation table.
The core vectors from the hex digit ROM translation table consist of a format of XXOOTTOO, where the two T (Timer) bits select one of four high band frequencies, while the two $X$ bits select one of four low band frequencies. The core vector is transformed into four different inputs for the second ROM table. This transformation of the core vector is shown in Table III. The core vector transformation produces a timer vector 1100 TT00 (T), and three programmed coun-
ter vectors for R1, R2, and R3. The formats for the three counter vectors are 1100XX11 (F), 1100XX10 (Q), and 1100XX01 (R) for R1, R2, and R3 respectively. These four vectors produced from the core vector are then used as inputs to the second ROM table. One of these four vectors (the $T$ vector) is a function of the $T$ bits from the core vector, while the other three vectors ( $F, Q, R$ ) are a function of the $X$ bits. This correlates to only one parameter being needed for the timer (representing the selected high band frequency), while three parameters are needed for the three counters (half period, 100 ms quotient, 100 ms remainder) associated with the low band frequency and 100 ms duration. The frequency parameter ROM translation table, accessed by the $T, F, Q$, and $R$ vectors, is shown in Table IV.


| $\underset{\text { Table IV }}{\text { Frequency }}$ |
| :--- | :--- | :--- |
| $\times$Stall <br> Loop |$+$| Total |
| :---: |
| Cycles |$=$| Half |
| :---: |
| Period |

FIGURE 2. Time Balancing for Half Period Loop


## TABLE IV. Frequency Parameter ROM Translation Table

T - TIMER F - FREQUENCY $Q$ - QUOTIENT R - REMAINDER

ADDRESS DATA (DEC) VECTOR

| 0xC0 | 158 | T |
| :---: | :---: | :---: |
| OxCl | 53 | R |
| 0xC2 | 140 | Q |
| 0xC3 | 114 | F |
| 0xC4 | 118 | T |
| 0xC5 | 6 | R |
| 0xC6 | 155 | Q |
| 0xC7 | 104 | F |
| 0xC8 | 83 | T |
| 0xC9 | 32 | R |
| 0xCA | 171 | Q |
| 0xCB | 93 | F |
| 0xCC | 50 | T |
| OxCD | 25 | R |
| OxCE | 189 | Q |
| OxCF | 83 |  |

In summary, the input hex digit selects one of 16 core vectors from the first ROM table. This core vector is then transformed into four other vectors ( $T, F, Q, R$ ), which in turn are used to select four parameters from the second ROM table. These four parameters are used to load the timer, and the respective half period, quotient, and remainder counters. The first ROM table (representing the hex digit matrix table) is arbitrarily placed starting at ROM location 01D0, and has a reference setup with the ADD A,\#ODO instruction. The second ROM table (representing the frequency parameter table) must be placed starting at ROM location 01C0 (or $0 \times C 0$ ) in order to minimize program size, and has reference setups with the OR A, \#OC3 instruction for the F vector and with the OR A, \#OCO instruction for the T vector.
The three parameters associated with the two $X$ bits of the core vector require a multi-level table lookup capability with the LAID instruction. This is achieved with the following section of code in the DTMF subroutine:

| LD | B,\#RI |  |
| :--- | :--- | :--- |
| LD | X,\#R4 |  |
|  | X | A, [X] |
| LD | $A,[X]$ |  |
|  | LAID |  |
|  | X | $A,[B+]$ |
|  | DRSZ | R4 |
|  | IFBNE | \#4 |
|  | JP | LUP |

This program code loads the F frequency vector into R4, and then decrements the vector each time around the loop. This successive loop decrementation of the R4 vector changes the $F$ vector into the $Q$ vector, and then changes the $Q$ vector into the $R$ vector. This R4 vector is used to access the ROM table with the LAID instruction. The $X$ pointer references the R4 vector, while the B pointer is incremented each time around the loop after it has been used to store away the three selected ROM table parameters (one per loop). These three parameters are stored in sequential RAM locations R1, R2, and R3. The IFBNE test instruction is used to skip out of the loop once the three selected ROM table parameters have been accessed and stored away.
The timer is initialized to a count of 15 so that the first timer underflow and toggling of the G3 output bit (with timer PWM mode and G3 toggle output selected) will occur at the same time as the first toggling of the G2 output bit. The half period counts for the high band frequencies range from 306 to 414 , so these values minus 256 are stored in the timer section of the second ROM table. The selected value from this frequency ROM table is then stored in the lower half of the timer autoreload register, while a 1 is stored in the upper half. The timer is selected for PWM output mode and started with the instruction LD [B], \# OBO where the B pointer is selecting the CNTRL register at memory location OEE.
The DTMF subroutine for the COP820C/840C uses 110 bytes of code, consisting of 78 bytes of program code and 32 bytes of ROM table. A program routine to sequentially call the DTMF subroutine for each of the 16 hex digit inputs is supplied with the listing for the DTMF subroutine.

| 1 | ; DTMF PROGRAM FOR COP820C/840C VERNE H.WILSON |
| :---: | :---: |
| 2 | ; 5/1/89 |
| 3 | ; DTMF - DUAL TONE MULTIPLE FREQUENCY |
| 4 |  |
| 5 | ; PROGRAM NAME: DTMF.MAC |
| 6 |  |
| 7 | . TITLE DTMF |
| 8 | - CHIP 840 |
| 9 |  |
| 10 |  |
| 11 | ; $\quad x \times$ FROM THE FIRST TOGGLE OF THE G2/G3 OUTPUTS $x^{*} \times$ |
| 12 |  |
| 13 |  |
| 14 | ; ${ }^{\text {P }}$ PORT IS USED FOR THE TWO OUTPUTS |
| 15 | ; - HIGH BAND (HB) FREQUENCY OUTPUT ON G3 |
| 16 | ; - LOW BAND (LB) FREQUENCY OUTPUT ON G2 |
| 17 |  |
| 18 | ; TIMER COUNTS OUT |
| 19 | ; - HB FREQUENCIES |
| 20 | ; |
| 21 | ; PROGRAM COUNTS OUT |
| 22 | ; - LB FREQUENCIES |
| 23 | - 100 MSEC DIVIDED BY LB HALF PERIOD QUOTIENT |
| 24 | - 100 MSEC DIVIDED BY LB HALF PERIOD REMAINDER |
| 25 |  |
| 26 | ; FORMAT FOR THE 16 HEX DIGIT MATRIX VECTOR IS 1101 RRCC, |
| 27 | ; WHERE - RR IS ROW SELECT (LB FREQUENCIES) |
| 28 | ; - CC IS COLUMN SELECT (HB FREQUENCIES) |
| 29 | ; |
| 30 | ; FORMAT FOR THE 16 CORE VECTORS FROM THE MATRIX SELECT |
| 31 | ; TABLE IS XXOOTTOO, WHERE - TT IS HB SELECT |
| 32 | XX IS LB SELECT |
| 33 |  |
| 34 | ; FREQUENCY VECTORS (HB \& LB) FOR FREQ PARAMETER TABLE |
| 35 | ; MADE FROM CORE VECTORS |
| 36 |  |
| 37 | ; HB FREQUENCY VECTORS (4) END WITH 00 FOR TIMER COUNTS, |
| 38 | WHERE VECTOR FORMAT IS 1100TTOO |
| 39 |  |
| 40 | ; LB FREQUENCY VECTORS(12) END WITH: |
| 41 | ; 11 FOR HALF PERIOD LOOP COUNTS, |
| 42 | ; WHERE VECTOR FORMAT IS $1100 \times \times 11$ |
| 43 | ; 10 FOR 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS, |
| 44 | ; WHERE VECTOR FORMAT IS $1100 \times 1$ |
| 45 | ; 01 FOR 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS, |
| 46 | ; WHERE VECTOR FORMAT IS $1100 \times \mathrm{XOl}$ |
| 47 | , |
| 48 | ; HEX DIGIT MATRIX TABLE AT HEX OIDX ${ }^{\text {SOPTIONAL LOCATION, }}$ |
| 49 |  |
| 50 | ; ${ }^{\text {a }}$ ( PREQ PARAMETER TABLE AT HEX OICX (REQUIRED LOCATION) |
| 51 | ;FREQ PARAMETER TABLE AT HEX OlCX (REQUIRED LOCATION) |



| 52 | . FORM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 53 |  |  |  |  |  |
| 54 |  | ; MAGIC: | COR | VECTOR |  |
| 55 |  |  |  | OTT00 |  |
| 56 |  | TIMER |  |  |  |
| 57 |  | TIMER | $\stackrel{1}{F}$ | +100 |  |
| 59 |  | R2 | 0 | $\times \times 10$ |  |
| 60 |  | R3 | R | XX01 |  |
| 61 |  |  |  |  |  |
| 62 |  | ;DECLARATIO | ONS: |  |  |
| 63 | 00D0 | PORTLD $=$ | O OD | ; PORTL | DATA REG |
| 64 | 00 DI | PORTLC | - OD1 | ; PORT | CONFIG REG |
| 65 | 00D4 | PORTGD | O OD4 | ; PORT | DATA REG |
| 66 | OOD5 | PORTGC | OD5 | ; PORTG | CONFIG REG |
| 67 | OODC | PORTD | $=0 \mathrm{DC}$ | ; PORTD | REG |
| 68 | OOEA | TIMERLO | = OEA | ; TIMER | LOW COUNTER |
| 69 | OOEE | CNTRL | = OEE | ; CONT | R REG |
| 70 | OOEF | PSW | = OEF | ; PROC | SATUS WORD |
| 71 | 00FO |  | = OFO | ; LB FR | Q LOOP COUNTER |
| 72 | 00 F 1 |  | = 0F1 | ; LB FR | Q LOOP COUNT |
| 73 | 00F2 |  | - 0F2 | ; LB FR | Q C Count |
| 74 | O0F3 |  | = OF3 | ; LB FR | Q R COUNT |
| 75 | 00F4 |  | = 0F4 | ; LB FR | Q TAbLE VECTOR |
| 76 | 0000 DD2F | ŚTART: | LD | SP, ${ }^{\text {\% }}$ O2F | ; HEX DIGIT MATRIX |
| 78 | 0002 BCDIFF |  | LD | PORTLC, \#0FF | ; 123 A |
| 79 | 0005 BCD080 |  | LD | PORTLD, 080 | ; $4588{ }^{8}$ |
| 80 | 0008 DEDC |  | DD | B, ${ }^{\text {P P }}$ ORTD | ; $7 \times 8.9$ C |
| 81 | O00A 9 COO 000 C AE | L00P: | LD |  | ; ${ }^{*}$ DTMF ${ }^{\text {O }}$ TEST ${ }^{\text {D }}$ LOOP |
| 83 | 000D 3160 |  | JSR | DTMF | ; HEX MATRIX DIGIT |
| 84 | 000F DEDC |  | LD | B, ${ }^{\text {PPORTD }}$ | ; TO SUBROUTINE IS |
| 85 | 0011 AE |  | LD | A, [B] | ; OUTPUT TO PORTD |
| 86 | 00129405 |  | ADD | A, ${ }^{\text {P }}$ | ; DO WILL TOGGLE |
| 87 | 0014 A6 |  | X | A, [B] | ; FOR EACH CALL OF |
| 88 | 0015 6C |  | RbIt | A, PORTLD | ; PORTL OUTPUTS |
| 90 | 0018 Al |  | SC |  | ; PROVIDE SYNC |
| 91 | 0019 B0 |  | RRC |  | ; OUTPUT ORDER IS |
| 92 | 001A 9CDO |  | X | A,PORTLD | ; 1,5,9,D,4,8, \#, A, |
| 93 94 | 001C EF |  | JP | LOOP | ; 7,0,3,B, ${ }^{\text {, }}$, 6, C |
| 94 96 |  | ; |  |  |  |

NATIONAL SEMICONDUCTOR CORPORATION COP800 CROSS ASSEMBLER,REV:B, 20 JAN 87 DTMF

| 97 98 99 | $\begin{array}{rr} & 0160 \\ 0160 & \text { DED5 }\end{array}$ | $\text { ; }{ }^{\text {D }} \text { TMF: }$ | L $=0160$ |  |  |  | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98 100 | 0160 0162 9EDS | DTMF: | LD |  |  |  |  |
| 101 | 0164 6B |  | RBIT | 3, [B] | ; | OPTIONAL |  |
| 102 | 0165 6A |  | RBIT | $2,[B]$ | ; | OPTIONAL |  |
| 103 |  | ; |  |  |  |  |  |
| 104 | 0166 94D0 |  | ADD | A, ODO |  |  |  |
| 105 | 0168 AG |  | LAID |  | ; | DIGIT MATRIX TABLE |  |
| 106 |  | ; |  |  |  |  |  |
| 107 | 0169 5F |  | LD | B, 0 |  |  |  |
| 108 | 016A A6 |  | X | $A,[B]$ |  |  |  |
| 109 | 016 B AE |  | LD | A, [B] |  |  |  |
| 110 | 017B 65 |  | SWAP | A |  |  |  |
| 111 | 016C 97C3 |  | OR | A, OC3 |  |  |  |
| 112 | 016E DEF1 |  | LD | B, \%R1 |  |  |  |
| 113 | 0170 DCF4 |  | LD | $X$, $\mathrm{ERG}^{\text {c }}$ |  |  |  |
| 114 | 0172 B6 |  | $\bar{\chi}$ | A, $[\mathrm{X}]$ |  |  |  |
| 115 | 0173 BE | LUP: | LD | A, [ X$]$ |  |  |  |
| 116 | 0174 A4 |  | LAID |  | ; | LB FREQ TABLES |  |
| 117 | 0175 A2 |  | X | A, [B+] | ; | (3 PARAMETERS) |  |
| 118 | 0176 C4 |  | DRSZ | R4 |  |  |  |
| 119 | 017744 |  | IFBNE | 4 |  |  |  |
| 120 | 0178 FA |  | JP | LUP |  |  |  |
| 121 |  | ; |  |  |  |  |  |
| 122 | 0179 5F |  | LD | B, \% 0 |  |  |  |
| 123 | 017A AE |  | LD | A, [B] |  |  |  |
| 124 | 017C 97C0 |  | OR | A, 0 CO |  |  |  |
| 125 | 017E A4 |  | LAID |  | ; | HB FREQ TABLE |  |
| 126 | 017F DEEA |  | LD | B, 县IMERLO | ; | (1 PARAMETER) |  |
| 127 | 0181 9AOF |  | LD | [B+], 15 |  |  |  |
| 128 | 0183 9A00 |  | LD | $[\mathrm{B}+], 0$ |  |  |  |
| 129 | 0185 A2 |  | X | A, [ $\mathrm{B}^{+}$] |  |  |  |
| 130 | 0186 9A01 |  | LD | $[B+], 1$ |  |  |  |
| 131 | 0188 9EBO |  | LD | [B], OBO | ; | START TIMER PWM |  |
| 132 |  | ; |  |  |  |  |  |
| 133 | 018A DED4 |  | LD | B, \%PORTGD |  |  |  |
| 134 | 018C DCF1 |  | LD | X, \%R1 |  |  |  |
| 135 |  |  |  |  |  |  |  |
| 136 | 018E BB | LUP1: | LD | A, $[\mathrm{X}-\mathrm{]}$ |  |  |  |
| 137 | 018F 72 |  | IFBIT | 2,[B] | ; | TEST LB OUTPUT |  |
| 138 | 019003 |  | ${ }^{J} \mathrm{P}$ | BYP1 |  |  |  |
| 139 | 0191 B2 |  | X | A, [ $\mathrm{X}+\mathrm{]}$ |  |  |  |
| 140 | $01927 A$ |  | SBIT | $2,[B]$ | ; | SET LB OUTPUT |  |
| 141 | 019303 |  | JP | BYP2 |  |  |  |
| 142 | 0194 B8 | BYP1: | NOP |  |  |  |  |
| 143 | 0195 6A |  | RBIT | 2,[B] | ; | RESET LB OUTPUT |  |
| 144 | 0196 B2 |  | X | A, [ $\mathrm{X}+\mathrm{]}$ |  |  |  |
| 145 | 0197 C2 | BYP2: | DRSZ | R2 | ; | DECR. QUOT. COUNT |  |
| 146 | 019801 |  | JP | LUP2 |  |  |  |
| 147 | 0199 OC |  | JP | FINI | ; | Q COUNT FINISHED |  |
| 148 |  |  |  |  |  |  |  |
| 149 | 019A CO | LUP2: | DRSZ | RO | ; | DECR F COUNT |  |
| 150 | 019B FE | ; | JP | LUP2 | ; | LB (HALF PERIOD) |  |
| 152 | 019C B8 |  | NOP |  | ; |  |  |
| 153 | 019 BE |  | LD | A, [ X$]$ | ; | BALANCE |  |
| 154 | 019 E 968 |  | IFEQ | A, 104 | ; | LB FREQUENCY |  |
| 155 | 01AO ED |  | JP | LUPI | ; | HALF PERIOD |  |
| 156 |  | ; |  |  | ; | RESIDUE |  |
| 157 | 0141 B8 |  | NOP |  | ; | DELAY FOR |  |
| 158 | 01A2 925D |  | IFEQ | A, 93 | ; | EACH OF 4 |  |
| 159 | 01A4 E9 | BACK: | JP | LUP1 | ; | LB FREQ'S |  |
| 160 | 01A5 FE |  | JP | BACK | ; |  |  |
| 161 |  |  |  |  |  |  |  |
| 162 | 0146 C3 | FINI: | DRSZ | R3 | ; | DECR. REM. COUNT |  |
| 163 | 01 A 7 FE |  | JP | FINI | ; | R CNT NOT FINISHED |  |
| 165 | 01 A8 BDEE6C |  | RBIT | 4, CNTRL | ; | STOP TIMER |  |
| 166 | $01 A B 6 B$ |  | RBIT | 3,[B] | ; | CLR HB OUTPUT |  |
| 167 | 01AC 6A |  | RBIT | 2,[B] | ; | CLR LB OUTPUT |  |
| 168 |  | ; |  |  |  |  |  |
| 169 | OlAD 8E |  | RET |  |  |  |  |
| 170 |  | ; |  |  |  | TL/DD/ |  |




PAGE: 5
DTMF
SYMBOL TABLE

## MACRO TABLE

No Warning lines
NO ERROR LINES

SOURCE CHECKSUM $=$ 99A7
INPUT FILE C:DTMF.MAC
LISTING OBJECT

FILE C:DTMF.PRN
FILE C:DTMF.LM

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and
 modem, and a telephone.
With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE
Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

# Kaish Circuit Lockout System 

## I. GENERAL DESCRIPTION

The Kaish Circuit Lockout System (KCL) is a security system to be used in products that employ National Semiconductor 8 -bit and 16-bit microcontrollers.
The Kaish Circuit Lockout System offers a high level of security against theft by preventing equipment from operating after it has been tampered with, removed from its installed location, or disconnected from its power source. An optional operating mode utilizes a countdown timer to securely disable the product after a predetermined time period. When the product is re-installed or reconnected to the power source, it remains inoperable until it receives a personal identification (PIN) code that has been previously selected by the owner. After a given number of unsuccessful PIN code entries, the system will enter a Lockout mode which prevents any further access to the product.
An optional encryption reactivation mode allows the manufacturer to remotely re-activate the product.

## II. FUNCTIONAL DESCRIPTION

The Kaish Circuit Lockout features are achieved by modifying the software which control the normal functions of the equipment to be protected. It is compatible with National's single chip microcontrollers.
Two software flowcharts are shown in Figures 1 and 2. Figure 1 shows an EEPROM implementation of PIN code storage whereas Figure 2 shows a battery backup RAM implementation.

## A. EEPROM Implementation

The software flowchart of figure 1 shows a typical routine for implementing the KCL system in a microcontroller based application using an internal EEPROM or an external EEPROM potted with a microcontroller to form a module to prevent access to the address and data lines. The COP494 (NMC9306) peripheral device which provides 256 bits of external EEPROM can be used in conjunction with National's 8 -bit and 16 -bit microcontrollers. On the other hand, the COP8640C microcontroller which is currently in design, provides 2 kbytes of ROM, 64 bytes of RAM and 64 bytes of EEPROM in addition to all the standard features of the COP840. This part will provide the best possible security.
Assume that primary power has been removed and then reapplied to the circuit. After hardware and software initialization, the initialization flag word (IFW) is read from non-volatile memory. The IFW is used to indicate 1) whether the product has undergone initial power-up from the factory, and 2) whether the Service/Test mode has been selected. If the IFW matches a pre-determined bit pattern stored in program ROM then the IFW is valid. This condition indicates that this is not the first time the product has been powered up by the user and a valid PIN code has been previously installed. Upon invalid PIN code entry, an error count will be incremented and tested for multiple guesses. Lockout mode will be entered when the count exceeds a given maximum such as five. Upon receiving a valid PIN code, the error count is reset and the user will be prompted to enter a new PIN code if desired.

National Semiconductor Application Note 560
Jerry Leventer
Norman Kaish


## A1. Lockout Mode

After the user makes five incorrect PIN code tries, the Lockout mode will be entered. For the highest security, the product can be permanently disabled. At the manufacturer's option, the product can be made to resume normal operation by using an encryption algorithm stored in the microcontroller's program memory. The microcontroller will generate a random number and encrypt it. The encrypted number generated by algorithm is transparent to the user. The unencrypted number is displayed and communicated by phone to the manufacturer. Upon proof of ownership, an encrypted number will be given to the user to be entered into the keyboard of the product unit. If the internally generated number matches the entered number, the user will be prompted to assign a new PIN code to the unit and normal operation will resume.

## A2. Initial Operation

The operation of the program so far has assumed that the Initialization Flag Word (IFW) was correctly stored in nonvolatile memory. This will be true in all but two cases. The first exception is during final assembly when the unit will be powered-up for the first time. The chance for a random match will be very small and only when final assembly is done will the IFW be stored. (The programming of the IFW is done internally by the microcontroller.) Since a PIN code has never been stored, the manufacturer can store a PIN which can later be changed by the user or the user can store the PIN initially. In either case, when a PIN code is finally entered, the microcontroller will store the IFW in nonvolatile memory. This will signify the end of the initial operation of the unit. Subsequent executions of program memory will detect the IFW and require correct entry of the assigned PIN code.
The second exception where the IFW will not be valid is when it has been deliberately erased by the microcontroller program. This occurs when the Service/Test mode is entered. This mode is described below.

## A3. Service/Test Mode

The Service/Test mode allows production line testing to proceed without interference from the Kaish Lockout System. The same is true when a unit is brought in to a service center for repair. This mode allows normal operation without the burden of having to repeatedly enter the PIN code.
To enter this mode the user must first enter the correct PIN code. Then, when prompted for a new PIN code, the user enters a zero. The IFW is erased by the microcontroller at this point and the microcontroller will assume that this is an initial execution of the program with no PIN code stored. Each request for new PIN code entry on power-up can be rejected until the service or test procedure is complete. This will save time and remove the burden of keeping track of a PIN code during service and test procedures.



## B. Battery Backup System

Instead of using internal or external EEPROM, the CMOS microcontroller's RAM can be made non-volatile by using a long life or rechargeable battery. The COP800 family offers a minimum RAM retention voltage of 2.0 V . Figure 2 shows the flowchart for this implementation.
In this configuration there is no Initialization Flag Word. Instead a Battery Flag Word (BFW) is stored in RAM. The BFW is used to determine whether the battery has been removed for any period of time long enough to cause loss of data, or like the IFW, whether initial power-up has occurred.
If the BFW is not valid, it means that the PIN code is not valid. This occurs when the product is first shipped from the manufacturer and also when the battery backup has been removed. In either case the random number encryption algorithm must be used to re-activate the device.
The Service/Test mode is similar to that previously described in the section on EEPROM implementation except that there is no IFW. The user or service technician need only enter a zero when asked for a new PIN code. After each power-up upon checking that this code is zero, if no new code is desired then normal operation resumes without the need for a PIN code entry.
When using the product in the countdown timer lockout mode, a battery backup to the microcontroller is needed to maintain timekeeping functions.

## III. HARDWARE

Figure 3 shows a block diagram of a typical car radio application using a National COP888C microcontroller, external EEPROM, display driver, and the Kaish circuit lockout system.

## Reset

Power interrupt detect circuitry resets the microcontroller when power is disrupted. This occurs when the radio is taken out of the dash (but not when the radio is turned off). After this "theft event", it will be necessary for the user to input a proper PIN code before the radio will continue to function.

## Tuner/Keyboard, Dual Function

Both the tuner keypad and display are used to input the security codes. The display will prompt the user with appropriate messages, "Enter PIN Code", "Incorrect, Try Again", and "New PIN Code Desired?." Also, the twelve digit encryption number that appears when in lockout will be displayed here. These dual functions are easily controlled in software.

## Display Driver (COP472)

As shown in the system block diagram, the COP472 provides the segment drivers and control to drive the LCD display. The MICROWIRE/PLUSTM serial interface is used by the microcontroller to send the necessary information to the
display driver. The D and I lines of the COP888C are used as keyboard strobes and inputs. The JID (jump indirect) and LAID (load accumulator indirect) instructions provide a fast and efficient means to decode any keyboard input.

## External EEPROM (COP494/NMC9306)

The COP494 provides 256 bits of external EEPROM for use with microcontrollers that do not have internal non-volatile memory. G-lines are used as chip selects that allow the MICROWIRE/PLUS serial interface to be shared between the COP494 and the COP472.

## Microcontrollers

National Semiconductor's COP888C microcontrollers, as shown in the block diagram of Figure 3, are well suited to this application. The COP888C family combines many advanced features onto a single chip. Features include lowpower HALT and IDLE modes, MICROWIRE/PLUS serial communications, multiple multi-mode general purpose timers, multi-input wakeup/interrupt watchdog logic, clock monitor, and a full complement of maskable vectored interrupts.
The COP888CF contains an eight-channel, successive approximation A/D converter, while the COP888CG contains a full-duplex, double buffered UART and two differential comparators. Furthermore, an efficient instruction set using several addressing modes and many single-byte, single-cycle instructions provide minimal software overhead.

## IV. SPECIAL CONSIDERATIONS

Due to the length of the encryption algorithm used in this security system, the size of the microcontroller program ROM must be greater than 1 kbyte. The encryption algorithm used in the prototype system made use of the National Bureau of Standards Data Encryption Standard. This algorithm required the use of approximately 1 kbyte of ROM. Shorter algorithms are available if needed. Nontheless, $\mathrm{Na}-$ tional Semiconductor's $2 k$ and $4 k$ devices (COP840C and COP888C) and $8 k$ devices (HPC) provide the necessary ROM when using the battery backup design.

## Memory Requirements

| Category | Approx. Size <br> (Bytes) | Notes |
| :--- | :---: | :--- |
| Security Logic | 250 | Required |
| Non-Volatile | 16 | Required |
| Keyboard Routine | 100 | Typical Overhead |
| Display Routine | 275 | Typical Overhead |
| DES Algorithm | 500 | Optional |
| Message Characters | 50 | Optional |

Note: Specifications, drawings and operational prototypes of the KCL System were provided by International Electronic Technology Corp., 1931 Mott Avenue, Far Rockaway, NY 11691. Phone (718) 327-1119. Please contact IET for additional information on security algorithms, support services and licensing. U.S. Patent *4,494,114.

*Note: Components within the dotted line can be packaged as a Module, ASIC or Hybrid.
FIGURE 3. Typical Microcontroller-Tuned Radio System with Kalsh Circult Lockout Feature

## COP800 MathPak

## OVERVIEW

This application note discusses the various arithmetic operations for National Semiconductor's COP800 family of 8 -bit microcontrollers. These arithmetic operations include both binary and BCD (Binary Coded Decimal) operation. The four basic arithmetic operations (add, subtract, multiply, divide) are outlined in detail, with several examples shown for both binary and BCD addition and subtraction. Multiplication, division, and BCD conversion algorithms are also provided. Both $B C D$ to binary and binary to $B C D$ conversion subroutines are included, as well as the various multiplication and division subroutines.
Four sets of optimal subroutines are provided for

1. Multiplication
2. Division
3. Decimal (Packed BCD) to binary conversion
4. Binary to decimal (Packed BCD) conversion

One class of subroutines is optimized for minimal COP800 program code, while the second class is optimized for minimal execution time in order to optimize throughput time.
This application note is organized in four different sections. The first section outlines various addition and subtraction routines, including both binary and BCD (Binary Coded Decimal). The second section outlines the multiplication algorithm and provides several optimal multiply subroutines for $1,2,3$, and 4 byte operation. The third section outlines the division algorithm and provides several optimal division subroutines for $1,2,3$, and 4 byte operation. The fourth section outlines both the decimal (Packed BCD) to binary and binary to decimal (Packed BCD) conversion algorithms. This section provides several optimal subroutines for these BCD conversions.
The COP800 arithmetic instructions include the Add (ADD), Add with Carry (ADC), Subtract with Carry (SUBC), Increment (INCR), Decrement (DECR), Decimal Correct (DCOR),

Clear Accumulator (ACC), Set Carry (SC), and Reset Carry (RC). The shift and rotate instructions, which include the Rotate Right through Carry (RRC) and the Swap Accumulator Nibbles (SWAP), may also be considered as arithmetic instruction variations. The RRC instruction is instrumental in writing a fast multiply routine.

### 1.0 BINARY AND BCD ADDITION AND SUBTRACTION

In subtraction, a borrow is represented by the absence of a carry and vice versa. Consequently, the carry flag needs to be set (no borrow) before a subtraction, just as the carry flag is reset before an addition. The ADD instruction does not use the carry flag as an input, nor does it change the carry flag. It should also be noted that both the carry and half carry flags (bits 6 and 7, respectively, of the PSW control register) are cleared with reset, and remain unchanged with the ADD, INC, DEC, DCOR, CLR and SWAP instructions. The DCOR instruction uses both the carry and half carry flags. The SC instruction sets both the carry and half carry flags, while the RC instruction resets both these flags. The following program examples illustrate additions and subtractions of 4-byte data fields in both binary and BCD (Binary Coded Decimal). The four bytes from data memory locations 24 through 27 are added to or subtracted from the four bytes in data memory locations 16 through 19. The results replace the data in memory locations 24 through 27. These operations are performed both in Binary and BCD. It should be noted that the BCD pre-conditioning of Adding (ADD) the hex 66 is only necessary with the BCD addition, not with the BCD subtraction. The (Binary Coded Decimal) DCOR (Decimal Correct) instruction uses both the carry and half carry flags as inputs, but does not change the carry and half carry flags. Also note that the \#12 with the IFBNE instruction represents $28-16$, since the IFBNE operand is modulo 16 (remainder when divided by 16).

BINARY ADDITION:

|  | LD | X,\#16 |
| :--- | :--- | :--- |
|  | LD | B,\#24 |
| LOOP: | RC |  |
|  | LD | A,[X+] |
|  | ADC | $A,[B]$ |
|  | X | A,[B+] |
|  | IFBNE | $\# 12$ |
|  | JP | LOOP |
|  | IFC |  |
|  | JP | OVFLOW |

```
NO LEADING ZERO
    INDICATES DECIMAL
RESET CARRY TO START
[X] TO ACC
ADD [B] TO ACC
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
IF TERMINAL CARRY,
    JUMP TO OVERFLOW
```

LEADING ZERO
INDICATES HEX
RESET BORROW TO START
[X] TO ACC
SUBTRACT [B] FROM ACC
RESULT TO [B]
IF STILL IN DATA FIELD
JUMP BACK TO REPEAT LOOP
IF TERMINAL BORROW,
JUMP TO NEGATIVE RESULT
LEADING ZERO
INDICATES HEX
RESET CARRY TO START
[X] TO ACC
ADD HEX 66 TO ACC
ADD [B] TO ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
JUMP BACK TO REPEAT LOOP
IF TERMINAL CARRY
JUMP TO OVERFLOW

BCD SUBTRACTION:

|  | LD | $\mathrm{X}, \# 16$ |
| :--- | :--- | :--- |
|  | LD | $\mathrm{B}, \# 24$ |
| LOOP: | C |  |
| LD | $\mathrm{A},[\mathrm{X}+]$ |  |
|  | SUBC | $\mathrm{A},[\mathrm{B}]$ |
|  | DCOR | A |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | IFBNE | $\# 12$ |
|  | JP | LOOP |
|  | IFNC |  |
|  | JP | NEGRSLT |

The astute observer will notice that these previous additions and subtractions are not "adding machine" type arithmetic operations in that the result replaces the second operand rather than the first. The following program examples illus-
trate "adding machine" type operation where the result replaces the first operand. With subtraction, this entails the result replacing the minuend rather than the subtrahend. Note that the B and X pointers are now reversed.

## BINARY ADDITION:

|  | LD | B,\#16 |
| :--- | :--- | :--- |
|  | LD | X,\#24 |
| LOOP: | RC |  |
| LD | $A,[X+]$ |  |
|  | ADC | A, $[B]$ |
|  | X | A,[B+] |
|  | IFBNE | $\# 4$ |
|  | JP | LOOP |
|  | IFC |  |
|  | JP | OVFLOW |

```
; B POINTER AT FIRST OPERAND
X POINTER aT SECOND OPERAND
RESET CARRY TO START
[X] TO ACC
ADD [B] TO ACC
RESULT TO [B]
IF STILL IN DATA FIELD
    JUMP BACK TO REPEAT LOOP
IF TERMINAL CARRY
    JUMP TO OVERFLOW
```

BINARY SUBTRACTION:

|  | LD | $\mathrm{B}, \# 010$ |
| :--- | :--- | :--- |
|  | LD | $\mathrm{X}, 018$ |
| LOOP: | SC |  |
|  | LD | $\mathrm{A},[\mathrm{X}+]$ |
|  | X | $\mathrm{A},[\mathrm{B}]$ |
|  | SUBC | $\mathrm{A},[\mathrm{B}]$ |
|  | X | $\mathrm{A},[\mathrm{B}+]$ |
|  | IFBNE | $\# 4$ |
|  | JP | LOOP |
|  | IFNC |  |
|  | JP | NEGRSLT |

```
B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET BORROW TO START
[X] TO ACC
EXChange [B] AND ACC
SUBTRACT [B] FROM ACC
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
IF TERMINAL BORROW
    JUMP TO NEGATIVE RESULT
```

BCD ADDITION:

|  | LD | B,\#010 |
| :---: | :---: | :---: |
|  | LD | X,\#018 |
|  | RC |  |
| LOOP: | LD | A, [ $\mathrm{X}+$ ] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, $[B+]$ |
|  | IFBNE | \#4 |
|  | JP | LOOP |
|  | IFC | ; |
|  | JP | OVFLOW |

```
B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET CARRY TO START
[X] TO ACC
ADD HEX66 TO ACC
ADD [B] TO ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
        JUMP BACK TO REPEAT LOOP
IF TERMINAL CARRY
    JUMP TO OVERFLOW
```

BCD SUBTRACTION:

|  | LD | B,\#16 |
| :---: | :---: | :---: |
|  | LD | X,\#24 |
|  | SC |  |
| LOOP: | LD | A, [ $\mathrm{X}+\mathrm{]}$ |
|  | X | A, [B] |
|  | SUBC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | IFBNE | \#4 |
|  | JP | LOOP |
|  | IFNC |  |
|  | JP | NEGRSLT |

B POINTER AT FIRST OPERAND
X POINTER AT SECOND OPERAND
RESET BORROW TO START
[X] TO ACC
EXCHANGE [B] AND ACC
SUBTRACT [B] FROM ACC
DECIMAL CORRECT RESULT
RESULT TO [B]
IF STILL IN DATA FIELD
JUMP BACK TO REPEAT LOOP
IF TERMINAL BORROW
JUMP TO NEGATIVE RESULT

Let us now consider a hybrid arithmetic example, where we wish to add five successive bytes of a data table in ROM program memory to a two byte sum, and then subtract the SUM result from a two byte total TOT. Let us further assume
that the ROM table is located starting at program memory address 0401, while SUM and TOT are at RAM data memory locations $[1,0]$ and $[3,2]$ respectively, and that we wish to encode the program as a subroutine.

ROM Table:
. $=0401$
. Byte 102
. Byte 41
. Byte 31
. Byte 26
. Byte 5
ROM Table Accessed Top Down
SUMLO $=0$
SUMHI $=1$
TOTLO $=2$
TOTHI $=3$

| ARITHI: | LD | X,\#5 |
| :---: | :---: | :---: |
|  | LD | B,\#0 |
| LOOP: | RC |  |
|  | LD | A, X |
|  | LAID |  |
|  | ADC | A, [B] |
|  | X | A, $[\mathrm{B}+]$ |
|  | CLR | A |
|  | ADC | A, [B] |
|  | X | A, [B-] |
|  | DRSZ | X |
|  | JP | LOOP |
|  | SC |  |
|  | LD | B,\#2 |
| LUP: | LD | A, [ $\mathrm{X}+\mathrm{]}$ |
|  | X | A, [B] |
|  | SUBC | A, [B] |
|  | X | A, [ $\mathrm{B}+]$ |
|  | IFBNE | \#4 |
|  | JP | LUP |
|  | RET |  |

```
SET UP ROM TABLE POINTER
SET UP SUM POINTER
RESET CARRY TO START ADDITION
ROM POINTER TO ACC
TABLE VALUE FROM ROM TO ACC
ADD SUMLO TO ACC
RESULT TO SUMLO
CLEAR ACC
ADD SUMHI TO ACC
RESULT TO SUMHI
DECR AND TEST ROM PTR FOR ZERO
JUMP BACK TO REPEAT LOOP
    IF X PTR NOT ZERO
RESET BORROW TO START SUBTRACTION
SET UP TOT POINTER
SUBTRAHEND (SUM) TO ACC
REVERSE OPERANDS
    FOR SUBTRACTION
RESULT TO TOT
IF STILL IN TOT FIELD
    JUMP BACK TO REPEAT LUP
RETURN FROM SUBROUTINE
```


### 2.0 MULTIPLICATION

The COP800 multiplications are all based on starting the multiplier in the low order end of the double length product space. The high end of the double length product space is initially cleared, and then the double length product is shifted right one bit. The bit shifted out from the low order end represents the low order bit of the multiplier. If this bit is a " 1 ", the multiplicand is added to the high end of the double length product space. The entire shifting process and the conditional addition of the multiplicand to the upper end of the double length product is then repeated. The number of shift cycles is equal to the number of bit positions in the multiplier plus one extra shift cycle. This extra terminal shift cycle is necessary to correctly align the resultant product.
Note that an $M$ byte multiplicand multiplied by an N byte multiplier will result in an $M+N$ byte double length product. However, these multiplication subroutines will only use 2 M $+\mathrm{N}+1 \mathrm{~b}_{j}$ tes of RAM memory space, since the multiplier initially occupies the low order end of the double length product. The one extra byte is necessary for the shift counter CNTR.
The minimal code ( 28 byte) general multiplication subroutine is shown with two different examples, MY2448 and MY4824. Both examples multiply 24 bits by 48 bits. The MY2448 subroutine uses the 48 -bit operand as the multiplier, and consequently uses minimal RAM as well as minimal program code. The MY4824 subroutine uses the 24 -bit operand as the multiplier, and consequently executes considerably faster than the minimal RAM MY2448 subroutine.

| MPY88 | - 8 by 8 Multiplication Subroutine <br> - 19 Bytes <br> - 180 Instruction Cycles <br> - Minimum Code |
| :---: | :---: |
| MLT88 | - Fast 8 by 8 Multiplication Subroutine <br> - 42 Bytes <br> - 145 Instruction Cycles |
| VFM88 | — Very Fast 8 by 8 Multiply Subroutine <br> - 96 Bytes <br> - 116 Instruction Cycles |
| MPY168 | - Fast 16 by 8 Multiplication Subroutine <br> - 36 Bytes <br> - 230 Instruction Cycles Average <br> - 254 Instruction Cycles Maximum |

MPY816 (or MPY824, MPY832)

- 8 by 16 (or 24,32 ) Multiply Subroutine
- 22 Bytes
- 589 (or 1065, 1669) Instruction Cycles Average
- 597 (or 1077, 1685) Instruction Cycles Maximum
- Minimum Code, Minimum RAM
- Extendable Routine for MPYBXX by Changing Parameters, with Number of Bytes (22) Remaining a Constant
MPY248 - Fast 24 by 8 Multiplication Subroutine
-47 Bytes
- 289 Instruction Cycles Average
- 333 Instruction Cycles Maximum

MX1616 - Fast 16 by 16 Multiplication Subroutine

- 39 Bytes
- 498 Instruction Cycles Average
- 546 Instruction Cycles Maximum

MP1616 - 16 by 16 Multiplicand Subroutine
-29 Bytes

- 759 Instruction Cycles Average
- 807 Instruction Cycles Maximum
- Almost Minimum Code

MY1616 (or MY1624, MY1632)

- 28 Bytes
- 16 by 16 (or 24,32 ) Multiply Subroutine
- 861 (or 1473, 2213) Inst. Cycles Average
- 1029 (or 1725, 2549) Inst. Cycles Maximum
- Minimum Code, Minimum RAM
- Extendable Routne for MY16XX by Changing Parameters, with Number of Bytes (28) Remaining a Constant
Minimal general multiplication subroutine for any number of bytes in multiplicand and multiplier

$$
\begin{aligned}
& \text { - } 28 \text { Bytes } \\
& \text { - Minimum Code } \\
& \text { - MY2448 Used as First Example, } \\
& \text { with Minimum RAM and } \\
& 4713 \text { Instruction Cycles Average } \\
& 5457 \text { Instruction Cycles Maximum } \\
& \text { - MY4824 Used as Second Example, } \\
& \text { with Non Minimal RAM and } \\
& 2751 \text { Instruction Cycles Average } \\
& 3483 \text { Instruction Cycles Maximum }
\end{aligned}
$$

## MPY88-8 BY 8 MULTIPLICATION SUBROUTINE

## minimum code

19 bytes
180 Instruction cycles MULTIPLICAND IN [0] (ICAND) MULTIPLIER IN [1] PRODUCT IN $[2,1]$

## MPY88:

LD
RC
${ }_{\mathrm{LL}}^{\mathrm{LD}}$
CNTR,\#9
${ }_{\text {RRC }}$
B,\#2
$X \quad \mathrm{~A},[\mathrm{~B}-]$
LD
A
M88LUP:

RRC
A, [B]
x
CLR
$\mathrm{A},[\mathrm{B}-]$
IFC
LD
RC
A, [B]
LD B,\#2
ADC A,[B]
DRSZ CNTR JP M88LUP
RET
(IER)
(PROD)
; LD CNTR WITH LENGTH OF MULTIPLIER FIELD +1
; CLEAR UPPER PRODUCT
; RIGHT SHIFT
; UPPER PRODUCT
RIGHT SHIFT LOWER PRODUCT/MULTIPLIER
CLR ACC AND TEST LOW ORDER MULTIPLER BIT
MULTIPLICAND TO ACC IF LOW ORDER BIT $=1$
ADD MULTIPLICAND TO UPPER PRODUCT DECREMENT AND TEST CNTR FOR ZERO RETURN FROM SUBROUTINE

| MLT88-FAST 8 BY 8 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 42 BYTES |  |  |  |  |
| 145 INSTRUCTION CYCLES |  |  |  |  |
|  | MULTIPLICAND IN [0] |  | (ICAND) |  |
|  | MULTIPLIER IN [1] |  | (IER) |  |
|  | PROD | [2,1] | (PROD) |  |
| MLT88 : | LD | CNTR,\#3 | ; | LOAD CNTR WITH |
|  | RC |  | ; | 1/3 OF LENGTH OF |
|  | LD | B,\#2 | ; | (MULTIPLIER FIELD + 1) |
|  | CLR | A | ; | CLEAR UPPER PRODUCT |
| ; |  |  |  |  |
| ML88LP : | RRC | A | ; | RIGHT SHIFT *** |
|  | X | A, [B-] | ; | UPPER PRODUCT |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT LOWER |
|  | X | A, [B-] | ; | PRODUCT/MULTIPLIER |
|  | CLR | A | ; | CLR ACC AND TEST LOW |
|  | IFC |  | ; | ORDER MULTIPLIER BIT |
|  | LD | A, [B] | ; | MULTIPLICAND TO ACC IF |
|  | RC |  | ; | LOW ORDER BIT $=1$ |
|  | LD | B,\#2 | ; | ADD MULTIPLICAND TO |
|  | ADC | A, [B] | ; | UPPER PRODUCT *** |
| ; |  |  |  |  |
|  | RRC | A | ; | REPEAT THE ABOVE |
|  | X | A, [B-] | ; | 11 BYTE |
|  | LD | A, [B] | ; | 13 INSTRUCTION |
|  | RRC | A | ; | CYCLE PROGRAM |
|  | X | A, [B-] | ; | SECTION (WITH |
|  | CLR | A | ; | THE *** DELIMITERS) |
|  | IFC |  | ; | TWICE MORE FOR A |
|  | LD | A, [B] | ; | TOTAL OF THREE TIMES |
|  | RC |  |  |  |
|  | LD | B,\#2 |  |  |
|  | ADC | A, [B] | ; | END OF SECOND REPEAT |
| ; |  |  |  |  |
|  | RRC | A | ; | START OF THIRD REPEAT |
|  | X | A, [B-] |  |  |
|  | LD | A, [B] |  |  |
|  | RRC | A |  |  |
|  | X | A, [B-] |  |  |
|  | CLR | A |  |  |
|  | IFC |  |  |  |
|  | LD | A, [B] |  |  |
|  | RC |  |  |  |
|  | LD | B, \#2 |  |  |
|  | ADC | A, [B] | ; | END OF THIRD REPEAT |
| ; | . |  |  |  |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JMP | ML88LP | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |



THE ABOVE 11 BYTE, 13 INSTRUCTION CYCLE SECTION WITH THE *** DELIMITERS REPRESENTS THE PROCESSING FOR ONE MULTIPLIER BIT.

```
                                    REPEAT THE
                                    ABOVE SECTION
                                    SIX MORE TIMES,
                                    FOR A TOTAL
                                    OF SEVEN TIMES
                                    RIGHT SHIFT
                                    UPPER PRODUCT
                                    RIGHT SHIFT LOWER
            PRODUCT/MULTIPLIER
                                    RETURN FROM SUBROUTINE
```

| MPY168-FAST 16 BY 8 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 36 BYtES |  |  |  |  |
| 230 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 254 INSTRUCTION CYCLES MAXIMUM |  |  |  |  |
|  | MULTIPLICAND IN [1,0] |  | (ICAND) |  |
|  | MULTIPLIER IN [2] |  | (IER) <br> (PROD) |  |
|  | PRODUCT IN [4,3,2] |  |  |  |
| MPY168: | LD | CNTR,\#9 |  | LD CNTR WITH LENGTH OF MULTIPLIER FIELD + 1 |
|  | RC |  |  |  |
|  | LD | B, \#4 |  |  |
|  | LD | [B-],\#0 | ; | CLEAR |
|  | LD | [B-],\#0 | ; | UPPER PRODUCT |
|  | JP | MP168S |  |  |
| M168LP: | RRC | A | ; | RIGHT SHIFT UPPER |
|  | X | A, [B-] | ; | BYTE OF PRODUCT |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT MIDDLE |
|  | X | A, [B-] | ; | BYTE OF PRODUCT |
| MP1685 : | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT LOWER |
|  | X | A, [B] | ; | PRODUCT/MULTIPLIER |
|  | IFNC |  | ; | TEST LOWER BIT |
|  | JP | MP168T | ; | OF MULTIPLIER |
|  | RC |  | ; | CLEAR CARRY |
|  | LD | B, \#0 | ; | LOWER BYTE OF |
|  | LD | A, [B] | ; | MULTIPLICAND TO ACC |
|  | LD | B,\#3 | ; | ADD LOWER BYTE OF |
|  | ADC | A, [B] | ; | MULTIPLICAND TO |
|  | X | A, [B] | ; | MIDDLE BYTE OF PROD |
|  | LD | B,\#1 | ; | UPPER BYTE OF |
|  | LD | A, [B] | ; | MULTIPLICAND TO ACC |
|  | LD | B,\#4 | ; | ADD UPPER BYTE OF ICAND |
|  | ADC | A, [B] | ; | TO UPPER BYTE OF PROD |
|  | DRSZ | CNTR | ; | DECREMENT CNTR AND JUMP |
|  | JP | M168LP | ; | BACK TO LOOP ; CNTR |
| MP168T : | LD | B,\#4 | ; | HIGH ORDER PRODUCT |
|  | LD | A, [B] | ; | BYTE TO ACC |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST IF |
|  | JP | M168LP | ; | CNTR EQUAL TO ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |



```
MPY248-FAST 24 BY 8 MULTIPLICATION SUBROUTINE
    47 BYTES
    289 INSTRUCTION CYCLES AVERAGE
    333 INSTRUCTION CYCLES MAXIMUM
    MULTIPLICAND IN [2,1,0] (ICAND)
    MULTIPLIER IN [3] (IER)
    PRODUCT IN [6,5,4,3] (PROD)
MPY248: LD
                                    CNTR,#9 ; LD CNTR WITH LENGTH OF
                                    MULTIPLIER FIELD + 1
                                    B,#6
                                [B-],#0
                                [B-],#O
                                [B-],#0
                                    MP248S
                                A
                                A,[B-]
                                A,[B]
                A
                A,[B-]
                A,[B]
                A
                                A,[B-]
                                A,[B]
                                A
                                A,[B]
                                MP248T
                            B,#O
                                A,[B]
                                B,#4
                                A, [B]
                                A, [B]
                                B,#1
                                A, [B]
                                B,#5
                                A, [B]
                                A,[B]
                                B,#2
                                A, [B]
                                B,#6
                                A, [B]
                                CNTR
                                M248LP
MP248T :
                            B,#6
                                A, [B]
                                CNTR
                                M248LP
    JMP
    RET
DRSZ
MP
RET
```

| MX1616-FAST 16 BY 16 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 39 BYTES |  |  |  |  |
| 498 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 546 InStruction cycles average |  |  |  |  |
|  | MULTIPLICAND IN [1,0] |  | (ICAND) |  |
|  | MULTIPLIER IN [3,2] |  | (IER) |  |
|  | PROD | [4,3,2] |  | ROD) |
| MX1616: | LD | CNTR,\#17 | ; | LD CNTR WITH LENGTH OF |
|  | RC |  | ; | MULTIPLIER FIELD + 1 |
|  | LD | B,\#5 |  |  |
|  | LD | [B-],\#0 | ; | CLEAR UPPER TWO |
|  | LD | [B-],\#0 | ; | PRODUCT BYTES |
|  | JP | MXSTRT |  | JUMP TO START |
| MX1616L : | RRC | A | ; | RIGHT SHIFT |
|  | X | A, [B-] | ; | UPPER PRODUCT BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT NEXT LOWER |
|  | X | A, [B-] | ; | PRODUCT BYTE |
| MXSTRT : | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT PRODUCT |
|  | X | A, [B-] | ; | UPPER MULTIPLIER BYTE |
|  | LD | A, [B] |  |  |
|  | RRC | A | ; | RIGHT SHIFT PRODUCT |
|  | X | A, [B] | ; | LOWER MULTIPLIER BYTE |
|  | IFNC |  | ; | TEST LOW ORDER |
|  | JP | MX1616T | ; | MULTIPLIER BIT |
|  | RC |  |  |  |
|  | LD | B,\#0 | ; | LOAD ACC WITH LOWER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B,\#4 | ; | ADD LOWER ICAND BYTE |
|  | ADC | A, [B] | ; | TO NEXT TO HIGH |
|  | X | A, [B] | ; | ORDER PRODUCT BYTE |
|  | LD | B, \#1 | ; | LOAD ACC WITH UPPER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
|  | LD | B, \#5 | ; | ADD UPPER ICAND BYTE TO |
|  | ADC | A, [B] | ; | HIGH ORDER PRODUCT |
|  | DRSZ | CNTR | ; | DECREMENT CNTR AND JUMP |
|  | JP | MX1616L | ; | BACK TO LOOP; CNTR CANNOT EQUAL ZERO |
| MX1616T : | LD | B,\#5 | ; | HIGH ORDER PRODUCT |
|  | LD | A, [B] | ; | BYTE TO ACC |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | MX1616L | ; | CNTR FOR ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |


| MP1616-16 BY 16 MULTIPLICATION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MINIMUM CODE |  |  |  |  |
| 29 BYTES |  |  |  |  |
| 759 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 807 INSTRUCTION CYCLES MAXIMUM] |  |  |  |  |
| MULTIPLICAND IN [ 1,0$]$ (ICAND) |  |  |  |  |
| MULTIPLIER IN [3,2] (IER) |  |  |  |  |
| PRODUCT IN [5,4,3,2] (PROD) |  |  |  |  |
| MP1616 : | LD | CNTR,\#17 |  | LD CNTR WITH LENGTH OF |
|  | RC |  |  | MULTIPLIER FIELD + 1 |
|  | LD | B,\#5 |  |  |
|  | LD | [B-], \#0 |  | CLEAR UPPER TWO |
|  | LD | [B-],\#0 | ; | PRODUCT BYTES |
| M1616X: | LD | A, [B] |  | FIVE INSTRUCTION |
| M1616L : | RRC | A | ; | PROGRAM LOOP TO |
|  | X | A, [B-] | ; | RIGHT SHIFT |
|  | IFBNE | \#1 | ; | PRODUCT/MULTIPLIER. |
|  | JP | M1616X | ; | LOOP JUMP BACK |
|  | CLR | A |  | CLEAR ACC |
|  | IFNC |  |  | TEST LOW ORDER |
|  | JP | M1616T | ; | MULTIPLIER BIT |
|  | RC |  |  |  |
|  | LD | B,\#0 |  | LOAD ACC WITH LOWER |
|  | LD | A, [B] |  | MULTIPLICAND BYTE |
|  | LD | B,\#4 |  | ADD LOWER ICAND BYTE |
|  | ADC | A, [B] |  | to next to Low |
|  | X | A, [B] | ; | ORDER PRODUCT BYTE |
|  | LD | B,\#1 |  | LOAD ACC WITH UPPER |
|  | LD | A, [B] | ; | MULTIPLICAND BYTE |
| M1616T : | LD | B,\#5 | ; | ADD UPPER ICAND BYTE TO |
|  | ADC | A, [B] |  | HIGH ORDER PRODUCT |
|  | DRSZ | CNTR |  | DECREMENT AND TEST |
|  | JP | M1616L | ; | CNTR EQUAL TO ZERO |
|  | RET |  |  | RETURN FROM SUBROUTINE |

MY1616 (OR MY1624, MY1632)-16 BY 16 (OR 24, 32) MULTIPLY SUBROUTINE
MINIMUM CODE, MINIMUM RAM
28 BYTES
861 (OR 1473, 2213) INST. CYCLES AVERAGE
1029 (OR 1725,1473) INST. CYCLES MAXIMUM
EXTENDABLE ROUTINE FOR MY16XX BY CHANGING
PARAMETERS, WITH NUMBER OF BYTES (28) REmAINING A CONSTANT
MULTIPLICAND IN $[1,0]$
MULTIPLIER IN [3,2] FOR 16 BIT
(ICAND)
OR [4,3,2] FOR 24 BIT
OR [5,4,3,2] FOR 32 BIT
PRODUCT IN $[5,4,3,2]$ FOR 16 BIT
(PROD)
OR $[6,5,4,3,2]$ FOR 24 BIT
OR $[7,6,5,4,3,2]$ FOR 32 BIT
MY1616: LD CNTR,\#17 ; LD CNTR WITH LENGTH OF
MULTIPLIER FIELD + 1
\#17 FOR MY1616
(\#25 FOR MY1624)
(\#33 FOR MY1632)
\#5 FOR MY1616
(\#6 FOR MY1624)
(\#7 FOR MY1632)
CLEAR UPPER TWO
PRODUCT BYTES
FIVE INSTRUCTION
PROGRAM LOOP TO RIGHT SHIFT PRODUCT/MULTIPLIER LOOP JUMP BACK
TEST LOW ORDER MULTIPLIER BIT
\#4 FOR MY1616
(\#5 FOR MY1624)
(\#6 FOR MY1632)
LOAD ACC WITH MULTIPLICAND BYTES ADD MULTIPLICAND TO HI TWO PROD. BYTES LOOP BACK FOR SECOND MULTIPLICAND BYTE
\#5 FOR MY1616
(\#6 FOR MY1624)
(\#7 FOR MY1632)
DECREMENT AND TEST

| DRSZ | CNTR | ; DECREMENT AND TEST |
| :--- | :--- | :--- |
| JP | MY16XS | ; |
|  | CNTR EQUAL TO ZERO |  |

RET ; RETURN FROM INTERRUPT

MY2448-MINIMAL GENERAL MULTIPLICATION SUBROUTINE (28 BYTES)
ANY NUMBER OF BYTES IN MULTIPLICAND
AND MULTIPLIER
FIRST EXAMPLE: (MY2448)
24 BY 48 MULTIPLICATION SUBROUTINE
--28 BYTES
--MINIMAL CODE, MINIMAL RAM
--4713 INSTRUCTION CYCLES AVERAGE
--5457 INSTRUCTION CYCLES MAXIMUM
MULTIPLICAND IN $[2,1,0]$
(ICAND)
MULTIPLIER IN $[8,7,6,5,4,3]$
PRODUCT IN [11,10,9,8,7,6,5,4,3]
SECOND EXAMPLE: (MY4824)
48 BY 24 MULTIPLICATION SUBROUTINE
--28 BYTES
--MINIMAL CODE, NON MINIMAL RAM
--2751 INSTRUCTION CYCLES AVERAGE --3483 INSTRUCTION CYCLES MAXIMUM
MULTIPLICAND IN $[5,4,3,2,1,0]$
(ICAND)
MULTIPLIER IN $[8,7,6]$
(IER)
PRODUCT IN $[14,13,12,11,10,9,8,7,6]$ (PROD)

MY2448: ; (OR MY4824)
LD CNTR, \#49 ; LD CNTR WITH LENGTH OF
MULTIPLIER FIELD + 1
\#49 FOR MY2448
(\#25 FOR MY4824)
LD B,\#ll ; TOP OF PROD TO B PTR
\#11 FOR MY2448
(\#14 FOR MY4824)
CLRLUP: LD [B-],\#0 ; CLR UNTIL TOP OF IER
IFBNE \#8 ; \#8 FOR BOTH MY2448
JP CLRLUP ; AND MY4824
RC ; INITIALIZE CARRY

SHFTLP: LD A,[B] ; RIGHT SHIFT PRODUCT
ADC A,[B] ; AND MULTIPLIER
$\mathrm{X} \quad \mathrm{A},[\mathrm{B}-\mathrm{]}$; UNTIL TOP OF ICAND
IFBNE \#2 ; \#2 FOR MY2448
JP SHFTLP ; (\#5 FOR MY4824)
IFNC ; TEST LOW ORDER
JP MYTEST ; MULTIPLIER BIT
LD B.\#9 ; TOP OF IER + 1 TO B PTR
LD $\quad \mathrm{X}, \# 0$; START OF ICAND TO X PTR
RC
ADDLUP:
A, $[\mathrm{X}+]$; ADD MULTIPLICAND TO TOP
$A,[B]$; OF PRODUCT ABOVE $A,[B+]$; MULTIPLIER UNTIL TOP
ADC
X
IFBNE
JP
MYTEST: LD
\#12
ADDLUP

B,\#11
TOP OF PROD TO B PTR
\#11 FOR MY2448
(\#14 FOR MY4824) DECREMENT AND TEST

CNTR FOR ZERO
RETURN FROM SUBROUTINE

### 3.0 DIVISION

The COP 800 divisions are all based on shifting the dividend left up into a test field equal in length to the number of bytes in the divisor. The divisor is resident immediately above this test field. After each shift cycle of the dividend into the test field, a trial subtraction is made of the test field minus the divisor. If the divisor is found equal to or less than the contents of the test field, then the divisor is subtracted from the test field and a 1's quotient digit is recorded by setting the low order bit of the dividend field. The dividend and test field left shift cycle is then repeated. The number of left shift cycles is equal to the number of bit positions in the dividend. The quotient from the division is formed in the dividend field, while the remainder from the division is resident in the test field.
Note that an $M$ byte dividend divided by an $N$ byte divisor will result in an M byte quotient and an N byte remainder.
These division algorithms will use $M+2 N+1$ bytes of RAM memory space, since the test field is equal to the length of the divisor. The one extra byte is necessary for the shift counter CNTR.
In special cases where the dividend has an upper bound and the divisor has a lower bound, the upper bytes of the dividend may be used as the test field. One example is shown (DV2815), where a 28 bit dividend is divided by a 15-bit divisor. The dividend is less than $2^{* *} 28$ (upper nibble of high order byte is zero), while the divisor is greater than 2**12 (4096) and less than $2^{* * 15 ~(32768) . ~ I n ~ t h i s ~ c a s e, ~ t h e ~}$ upper limit for the quotient is $2^{* *} 28 / 2^{* *} 12$, which indicates a 16 -bit quotient ( $2^{* *} 16$ ) and a 15 -bit remainder. Consequently, the upper two bytes of the dividend may be used as the test field for the remainder, since the divisor is greater than the test field (upper two bytes of the 28-bit dividend) initially.
The minimal code ( 40 byte) general division subroutine is shown with the example DV3224, which divides a 32 bit dividend by a 24 bit divisor.


| DIV88-8 BY 8 DIVISION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MINIMUM CODE |  |  |  |  |
|  | 24 BYTES |  |  |  |
|  | 201 INSTRUCTION CYCLES AVERAGE |  |  |  |
|  | 209 INSTRUCTION CYCLES MAXIMUM |  |  |  |
|  | DIVISOR IN [2] |  | (D | D) |
|  |  |  | DIVISOR IN [2] |  | ( $)$ |
|  | QUOTIENT IN [0] (2U) |  |  | (QUOT) |
|  | REMA |  |  | EST FIELD) |
| DIV88: | LD | CNTR,\#8 | ; | LOAD CNTR WITH LENGTH |
|  | LD | B,\#1 | , | OF DIVIDEND FIELD |
|  | LD | [B],\#0 | ; | CLEAR TEST FIELD |
| DIV88S | RC |  |  |  |
|  | LD | B, \#0 |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD |
|  | X | A, [B] |  |  |
|  | LD | A, [ ${ }^{\text {+ }}$ ] | ; | TEST FIELD TO ACC |
|  | SC |  | ; | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | DIV88B | ; | FROM SUBTRACTION |
|  | LD | B,\#1 | ; | SUBTRACTION RESULT |
|  | X | A, [B-] | ; | TO TEST FIELD |
|  | SBIT | O, [B] | , | SET QUOTIENT BIT |
| DIV88B: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | DIV88S | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |

DVBB-FAST 8 BY 8 DIVISION SUBROUTINE
28 byTES
194 instruction cycles average
202 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [0] (DD)
DIVISOR IN [2] (DR)

QUOTIENT IN [0] (QUOT)
REMAINDER IN [1] (TEST FIELD)
DV88:
LD
[1]
; LOAD CNTR WITh LENGTH
LD B,\#1 ; OF DIVIDEND FIELD ID [B-],\#O ; CLEAR TEST FIELD RC

## DV88S: LD

$D C \quad A,[B]$

| X |
| :--- |
| LD |

ADC x
LD
SC

## SUBC

A, B$]$
A, [B]
; Left shift dividend
$A,[B+]$

C A, [B] A, [B]
; left Shift test field
$A,[B]$

IPNC
JP
A, [B+]
TEST FIELD TO ACC
test subtract divisor
A, [B] ; FROM TEST FIELD

| JP | DV88B |
| :---: | :---: |
| LD | B,\#1 |

TEST IF BORROW
FROM
SUBTRACTION
X B, \#1 SUBTRACTION RESULT SBIT
$\mathrm{A},[\mathrm{B}-]$
TO TEST FIELD
RC

## DRSZ

0 , [B]
SET QUotient bit

JP
CNTR
decrement and test
CNTR FOR ZERO
RETURN FROM SUBROUTINE
DV88B: L
DRSZ
JP
RET

```
decrement and test
CNTR FOR ZERO
return from subroutine
```



## DIV168-16 (OR 24, 32) BY 8 DIVISION SUBROUTINE

minimum code
26 BYTES
649 (or 1161,1801) INST. CYCLES AVERAGE
681 (or 1209,1865 ) INST. CYCLES MAXIMUM
EXTENDABLE ROUTINE FOR DIVXX8 BY CHANGING
PARAMETERS, WITH NUMBER OF BYTES (26)
remaining a constant
DIVIDEND IN [1,0] FOR 16 BIT
OR [2,1,0] FOR 24 BIT
OR [3,2,1,0] FOR 32 BIT
DIVISOR IN [3] FOR 16 bIt
OR [4] FOR 24 BIT
OR [5] FOR 32 BIT
QUOTIENT IN [1,0] FOR 16 BIT
OR [2,1,0] FOR 24 BIT
OR [3,2,1,0] FOR 32 bIT
REMAINDER IN [2] FOR 16 BIT (TEST FIELD)
OR [3] FOR 24 BIT
OR [4] FOR 32 BIT

*** SPECIAL CASE FOR DIVISION WHERE NUMBER OF BYTES IN DIVIDEND IS GREATER THAN NUMBER OF BYTES IN DIVISOR, AND DIVISOR CONTAINS A HIGH ORDER l'S BIT. THE SHIFTED DIVIDEND MAY CONTAIN A HIGH ORDER I'S BIT IN THE TEST FIELD AND YET BE SMALLER THAN THE DIVISOR SO THAT NO SUBTRACTION OCCURS. IN THIS CASE A I'S BIT WILL BE SHIFTED OUT OF THE TEST FIELD AND AN OVERRIDE SUBTRACTION MUST BE PERFORMED

| FDV168-FAST 16 BY 8 DIVISION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 35 BYTES |  |  |  |  |
| 481 INSTRUCTION CYCLES AVERAGE |  |  |  |  |
| 490 INSTRUCTION CYCLES MAXIMUM |  |  |  |  |
| DIVIDEND IN [ 1,0$]$ |  |  | (DD) |  |
| DIVISOR IN [3] |  |  | (DR) (QUOT) |  |
|  | QUOTIENT IN [ 1,0$]$ |  |  |  |
|  | REMAINDER IN [2] |  | (TEST FIELD) |  |
| FDV168: | LD | CNTR,\#16 | $\begin{gathered} \text {; LOAD CNTR WITH LENGTH } \\ \text {; OF DIVIDEND FIELD } \\ \text {; CLEAR TEST FIELD } \end{gathered}$ |  |
|  | LD | B,\#3 |  |  |
|  | LD | [B],\#0 |  |  |
| FD168S: <br> FD168L : | LD | B,\#0 |  |  |
|  | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LeFt Shift dividend Lo |  |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT DIVIDEND HI |  |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT TEST FIELD |  |
|  | X | A, [B] |  |  |
|  | LD | A, [B+] |  | TEST FIELD TO ACC |
|  | IFC |  |  | TEST IF BIT SHIFTED OUT |
|  | JP | FD168B | ; | OF TEST FIELD*** |
|  | SC |  | , | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | FD168T | ; | FROM SUBTRACTION |
| FDl68R: | LD | B, \#2 | ; SUBTRACTION RESULT |  |
|  | X | A, [B] | ; TO TEST FIELD |  |
|  | LD | B, \#0 |  |  |
|  | SBIT | 0 , [B] |  | SET QUOTIENT BIT |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FDl68L | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD168T: | DRSZ | CNTR | ; | DECREMENT AND test |
|  | JP | FD168S | , | CNTR FOR ZERO |
|  | RET |  | - | RETURN FROM SUBROUTINE |
| FDl68B: | SUBC | A, [B] | ; | SUBTRACT DIVISOR FROM |
|  | JP | FD168R | , | TEST FIELD*** |

## FDV248-FAST 24 BY 8 DIVISION SUBROUTINE

38 BYTES
813 INSTRUCTION CYCLES AVERAGE
826 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN [2,1,0] (DD)
DIVISOR IN [4] (DR)
QUOTIENT IN [2,1,0] (QUOT)
REMAINDER IN [3]
(TEST FIELD)

| FDV248: | LD | CNTR,\#24 | ; | LOAD CNTR WITH LENGTH OF DIVIDEND FIELD CLEAR TEST FIELD |
| :---: | :---: | :---: | :---: | :---: |
|  | LD | B,\#4 | ; |  |
|  | LD | [B],\#0 | ; |  |
| FD248S : | ID | B,\#0 |  |  |
| FD248L: | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND LO |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND MID |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT DIVIDEND HI |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT TEST FIELD |
|  | X | A, [B] |  |  |
|  | LD | A, [ ${ }^{+}$] |  |  |
|  | IFC |  | ; | TEST IF BIT SHIFTED OUT |
|  | JP | FD248B | ; | OF TEST FIELD *** |
|  | SC |  | ; | TEST SUBTRACT DIVISOR |
|  | SUBC | A, [B] | ; | FROM TEST FIELD |
|  | IFNC |  | ; | TEST IF BORROW |
|  | JP | FD248T | ; | FROM SUBTRACTION |
| FD248R: | LD | B,\#3 | ; | SUBTRACTION RESULT |
|  | X | A, [B] | , | TO TEST FIELD |
|  | LD | B,\#0 |  |  |
|  | SBIT | O, [B] | ; | SET QUOTIENT BIT |
|  | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FD248L | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD248T: | DRSZ | CNTR | ; | DECREMENT AND TEST |
|  | JP | FD248S | ; | CNTR FOR ZERO |
|  | RET |  | ; | RETURN FROM SUBROUTINE |
| FD248B : | SUBC | A, [B] | ; | SUBTRACT DIVISOR FROM |
|  | JP | FD248R | ; | TEST FIELD *** |

```
DV1616-16 (OR 24, 32) BY 16 DIVISION SUBROUTINE
    MINIMUM CODE
    34 BYTES
    979 (OR 1655,2459) INSTRUCTION CYCLES AVERAGE
    1067 (OR 1787,2635) INSTRUCTION CYCLES MAXIMUM
    DIVIDEND IN [1,0] (DD)
    DIVISOR IN [5,4] (DR)
    QUOTIENT IN [1,0] (QUOT)
    REMAINDER IN [3,2] (TEST FIELD)
\begin{tabular}{|c|c|c|c|c|}
\hline DV1616: & LD & CNTR,\#16 & ; & LOAD CNTR WITH LENGTH OF DIVIDEND FIELD \\
\hline & LD & B,\#3 & & \\
\hline & LD & [B-].\#0 & ; & CLEAR \\
\hline & LD & [B],\#0 & ; & TEST FIELD \\
\hline DV616S: & RC & & & \\
\hline & LD & X,\#2 & ; & INITIALIEE X POINTER \\
\hline & LD & B, \#0 & ; & INITIALIZE B POINTER \\
\hline DV616L: & LD & A, [B] & ; & LEFT SHIFT DIVIDEND \\
\hline & ADC & A, [B] & & AND TEST \\
\hline
\end{tabular}
    A,[B] AND TEST FIELD
    IFBNE
    JP
    SC
    LD A,[X+] ; TEST FIELD LO TO ACC
    SUBC A,[B] ; SUBT DR LO FROM REM LO
    LD A,[X] ; TEST FIELD HI TO ACC
    LD B,#
    SUBC A,[B] ; SUBT DR HI FROM REM HI
    IFNC ; TEST IF BORROW
    JP DV616T ; FROM SUBTRACTION
    X A,[X-] ; SUBT RESULT HI TO REM HI
    LD A,[X] ; TEST FIELD LO TO ACC
    LD
    SUBC A,[B] ; SUBT DR LO FROM REM LO
    X A,[X] ; RESULT LO TO REM LO
    LD
    SBIT 0,[B] ; SET QUOTIENT BIT
DV616T: DRSZ CNTR ; DECREMENT AND TEST
JP DV616S ; DECREMENT AND TNTR FOR ZERO
RET
A,[B+]
#4
DV616L
; RESET BORROW
RETURN FROM SUBROUTINE
```

| DX1616-FAST 16 BY 16 DIVISION SUBROUTINE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 53 BYTES |  |  |  |
|  | 638 INSTRUCTION CYCLES AVERAGE |  |  |  |
|  | 678 INSTRUCTION CYCLES MAXIMUM |  |  |  |
|  | DIVIDEND IN [ 1,0$]$ |  | (DD) |  |
|  | DIVISOR IN [5,4] |  | (DR) |  |
|  | QUOTIENT IN [ 1,0$]$ |  | (QUOT) |  |
|  | REMAINDER IN [3,2] |  | (TEST FIELD) |  |
| DX1616: | LD | CNTR,\#16 | ; | LOAD CNTR WITH LENGTH |
|  | LD | B,\#5 | ; | OF DIVIDEND FIELD |
|  | LD | A, [B] | ; | REPLACE DIVISOR WITH |
|  | XOR | A, \#0FF | ; | I'S COMPLEMENT OF |
|  | X | A, [B-] | ; | DIVISOR TO ALLOW |
|  | LD | A, [B] | ; | OPTIONAL ADDITION OF |
|  | XOR | A, \#OFF | ; | DIVISOR'S COMPLEMENT |
|  | X | A, [B-] | ; | IN MAIN PROG. LOOP |
|  | LD | [B-],\#0 | ; | CLEAR |
|  | LD | [B],\#0 | ; | test field |
| $\begin{aligned} & \text { DX616S: } \\ & \text { DX616L: } \end{aligned}$ | LD | B,\#0 |  |  |
|  | RC |  |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT DIVIDEND LO |  |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT DIVIDEND HI |  |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT TEST FIELD LO |  |
|  | X | A, [B+] |  |  |
|  | LD | A, [B] |  |  |
|  | ADC | A, [B] | ; LEFT SHIFT TEST FIELD HI |  |
|  | X | A, [B+] |  |  |
|  | SC |  |  |  |
|  | LD | A, [B] | DIVISORX (DRX) LO TO ACC (1'S COMPLEMENT) |  |
|  | LD | B, \#2 |  |  |
|  | ADC | A, [B] | ; ADD REM LO TO DRX LO |  |
|  | LD | B,\#5 |  |  |
|  | LD | A, [B] | ; DIVISORX (DRX) HI TO ACC <br> ; (1'S COMPLEMENT) |  |
|  | LD | B,\#3 |  |  |
|  | ADC | A, [B] | ; ADD REM HI TO DRX HI <br> ; TEST IF NO CARRY FROM |  |
|  | IFNC |  |  |  |
|  | JP | DX616T | ; TEST IF NO CARRY FROM <br> ; I'S COMPL.ADDITION |  |
|  | X | A, [B+] | ; RESULT TO REM HI |  |
|  | LD | A, [B] | ; DRX LO TO ACCUMULATOR |  |
|  | LD | B,\#2 |  |  |
|  | ADC | A, [B] | ; ADD REM LO TO DRX LO |  |
|  | X | A, [B] | ; RESULT TO REM LO |  |
|  | LD | B,\#0 |  |  |
|  | SBIT | O, [B] | ; SET QUOTIENT BIT <br> ; DECREMENT AND TEST <br> ; CNTR FOR ZERO <br> RETURN FROM SUBROUTINE  |  |
|  | DRSZ | CNTR |  |  |
|  | JP | DX616L |  |  |
|  | RET |  |  |  |
| DX616T: | DRSZ | CNTR | ; DECREMENT AND TEST |  |
|  | JMP | DX616S |  |  |
|  | RET |  |  |  |

## DV2815-FAST 28 BY 15 DIVISION SUBROUTINE

WHERE THE DIVIDEND IS LESS THAN 2**28
AND THE DIVISOR IS GREATER THAN 2**12 (4096) AND LESS THAN 2**15 (32768)
43 BYTES
640 INSTRUCTION CYCLES AVERAGE
696 INSTRUCTION CYCLES MAXIMUM
DIVIDEND IN $[3,2,1,0]$ (DD)
DIVISOR IN $[5,4]$ (DR)
QUOTIENT IN [1,0] (QUOT)
REMAINDER IN $[3,2]$ (TEST FIELD)

| DV2815: | LD | CNTR,\#16 | ; | LOAD CNTR WITH LENGTH O | QUOTIENT FIELD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2815S: | LD | B, \#0 |  |  |  |
| D2815L : | RC |  |  |  |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT LOWER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT NEXT HIGHER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT NEXT HIGHER |  |
|  | X | A, [B+] | ; | BYTE OF DIVIDEND |  |
|  | LD | A, [B] |  |  |  |
|  | ADC | A, [B] | ; | LEFT SHIFT UPPER |  |
|  | X | A, [B-] | ; | BYTE OF DIVIDEND |  |

NOTE THAT WITH A 16 BIT DIVISOR (DIV 2816) SUBROUTINE, A TEST FOR A HIGH ORDER BIT SHIFTED OUT OF THE TEST FIELD WOULD BE NECESSARY AT THIS POINT. IFC
JP SUBTRMD ; SUBTRACT REM MINUS DR
THE PRESENCE OF THIS CARRY WOULD REQUIRE THAT THE DIVISOR BE SUBTRACTED FROM THE REMAINDER AS SHOWN WITH THE DIV168*** SUBROUTINE.

| LD | A, [B] | REM LOWER BYTE TO ACC |
| :---: | :---: | :---: |
| SC |  | ; TEST SUBTRACT LOWER |
| LD | B,\#4 | BYTE OF DR FROM |
| SUBC | A, [B] | LOWER BYTE OF REM |
| LD | B,\#3 | TEST SUBTRACT UPPER |
| LD | A, [B] | BYTE OF DIVISOR |
| LD | B, \#5 | FROM UPPER BYTE |
| SUBC | A, [B] | OF REMAINDER |
| IFNC |  | TEST IF BORROW |
| JP | D2815T | FROM SUBTRACTION |
| LD | B, \#3 | UPPER BYTE OF RESULT |
| X | A, $[\mathrm{B}+]$ | TO UPPER BYTE OF REM |
| LD | A, [B] | DR LOWER BYTE TO ACC |
| LD | B,\#2 | SUBTRACT LOWER BYTE |
| X | A, [B] | OF DIVISOR FROM |
| SUBC | A, [B] | LOWER BYTE OF |
| X | A, [B] | REMAINDER |
| LD | B, \#0 |  |
| SBIT | $0,[B]$ | SET QUOTIENT BIT |
| DRSZ | CNTR | DECREMENT AND TEST |
| JMP | D2815L | CNTR FOR ZERO |
| RET |  | ; RETURN FROM SUBROUTINE |
| DRSZ | CNTR | DECREMENT AND TEST |
| JMP | D2815S | CNTR FOR ZERO |
| RET |  | RETURN FROM SUBROUTINE |


| DX3216-FAST 32 BY 16 DIVISION SUBROUTINE |  |  |  |
| :---: | :---: | :---: | :---: |
| 70 BYtes |  |  |  |
| 1510 INSTRUCTION CYCLES AVERAGE |  |  |  |
| 1590 INSTRUCTION CYCLES MAXIMUM |  |  |  |
| DIVISOR IN [7,6] ${ }^{\text {d }}$ |  |  | (DD) |
|  |  |  | (DR) |
| QUOTIENT IN [ $3,2,1,0]$ |  |  | (QUOT) |
|  | REMA | [5,4] | (TEST FIELD) |
| DX3216: | LD | CNTR,\#32 | ; LOAD CNTR WITH LENGTH OF DIVIDEND FIELD |
|  | LD | B,\#7 |  |
|  | LD | A, [B] | ; REPLACE DIVISOR WITH |
|  | XOR | A,\#0FF | ; I'S COMPLEMENT OF |
|  | X | A, [B-] | ; DIVISOR TO ALLOW |
|  | LD | A, [B] | ; OPTIONAL ADDITION OF |
|  | XOR | A, \#OFF |  |
|  | X | A, [B-] | ; IN MAIN PROG. LOOP |
|  | LD | [B-],\#0 | ; CLEAR |
|  | LD | [B],\#0 |  |
| DX326S: | LD | B,\#0 |  |
| DX326L: | RC |  |  |
|  | LD | A, [B] |  |
|  | ADC | A, [B] | ; LEFT SHIFT DIVIDEND LO |
|  | X | A, [B+] |  |
|  | LD | A, [B] |  |
|  | ADC | A, [B] | ; LEFT SHIFT NEXT HIGHER DIVIDEND BYTE |
|  | X | A, [B+] |  |
|  | ID | A, [B] |  |
|  | ADC | A, [B+] | ; LEFT SHIFT NEXT HIGHER ; DIVIDEND BYTE |
|  | X | A, $[\mathrm{B}+]$ |  |
|  | LD | A, [B] | ; LEFT SHIFT DIVIDEND HI |
|  | ADC | A, [B] |  |
|  | X | A, [B+] |  |
|  | LD | A, [B] |  |
|  | ADC | A, [B] | ; Left Shift fSt field lo |
|  | $X$ | A, [B+] |  |
|  | LD | A, [B] |  |
|  | ADC | A, [B] | ; LEFT SHIFT TST FIELD HI |
|  | X | A, [B+] |  |
|  | IFC |  | ; **TEST IF BIT SHIFTED |
|  | JP | DX326B | ; ** OUT OF TEST FIELD |
|  | SC |  |  |
|  | LD | A, [B] | ; DVSORX (DRX) LO TO ACC |
|  | LD | B,\#4 | (1'S COMPLEMENT) <br> ; ADD REM LO TO DRX LO |
|  | ADC | A, [B] |  |
|  | LD | B,\#7 |  |
|  | LD | A, [B] | DVSORX (DRX) HI TO ACC ; (I'S COMPLEMENT) |
|  | ID | B,\#5 |  |
|  | ${ }_{\text {ADC }}$ | A, [B] | ; ADD REM HI TO DRX HI ; TEST IF NO CARRY FROM |
|  | IFNC |  |  |
|  | JP | DX326T | ; I'S COMPL. ADDITION |
|  | X | A, [B+] | ; RESULT TO REM NI <br> ; DRX LO TO ACCUMULATOR |
|  | LD | A, [B] |  |
|  | LD | B, \#4 |  |
| DX326R: | ADC | A, [B] | ; ADD REM LO TO DRX LO <br> ; ** ADD REM HI TO DRX HI <br> ; RESULT TO REM LO <br> ; ** RESULT TO REM HI |
|  |  |  |  |
|  | X | A, [B] |  |
|  |  | B, \#0 |  |
| LD | SBIT | O, [B] | SET QUOTIENT BIT DECREMENT AND TEST CNTR FOR ZERO <br> ; RETURN FROM SUBROUTINE |
|  | DRSZ | CNTR |  |
|  | JMP | DX326L |  |
|  | RET |  |  |
| DX326T: | DRS2 | CNTR | ; DECREMENT AND TEST |
|  | JMP | DX326S |  |
|  | RET |  |  |
| DX326B : | LD | A, [B] | ; ** REM LO TO ACC |
|  | LD | B, \#6 | ; ** B PTR TO DRX LO |
|  | ADC | A, [B] | ;** ADD DRX LO TO REM LO |
|  | X | A, [B] |  |
|  | LD | B,\#7 | ; ** |
|  | LD | A, [B] | ; ** DRX HI TO ACC |
|  | LD | B,\#5 | ; ** B PTR TO REM HI |
|  | JP | DX36R | ; ** |
| ** | THESE INSTRUCTIONS UNNECESSARY IF DIVISOR |  |  |


--40 BYTES
-MINIMAL CODE
-3875 INSTRUCTION CICLES AVERAGE
(DD)
(DR)
(TEST FIELD)
; LOAD CNTR WITH LENGTH
CLEAR TEST FIELD TOP OF DIVIDEND FIELD
[ LEFT SHIFT DIVIDEND
AND TEST FIELD

TEST IF BIT SHIFTED
*** OUT OF TEST FIELD
RESET BORROW
TEST SUBTRACT DIVISOR
FROM TEST FIELD
INCREMENT B POINTER
OF DIVISOR +

TEST IF BORROW
FROM SUBTRACTION

SUBTRACT DIVISOR
FROM REMAINDER
IN TEST FIELD INCREMENT B POINTER TOP OF DIVISOR + 1

SET QUOTIENT BIT DECREMENT AND TEST RETURN FROM SUBROUTINE
4.0 DECIMAL (PACKED BCD)/BINARY CONVERSION

Subroutines For Two Byte Conversion:
DECBIN - Decimal (Packed BCD) to Binary

- 24 Bytes ***
- 1030 Instruction Cycles

FDTOB - Fast Decimal (Packaged BCD) to Binary

- 76 Bytes
- 92 Instruction Cycles

BINDEC - Binary to Decimal (Packed BCD) - 25 Bytes ***

- 856 Instruction Cycles

| FBTOD | - Fast Binary to Decimal (Packed BCD) |
| ---: | :--- |
|  | - 59 Bytes |
|  | - 334 Instruction Cycles |
| VFBTOD | - Very Fast Binary to Decimal (Packed BCD) |
|  | - 189 Bytes |
|  | - 144 Instruction Cycles Average |
|  | - 208 Instruction Cycles Maximum |

***These subroutines extendable to multiple byte conversion by simply changing parameters within subroutine as shown, with number of bytes in subroutine remaining constant.

## DECBIN—Decimal (Packed BCD) to Binary

This 24 byte subroutine represents very minimal code for translating a packed $B C D$ decimal number of any length to binary.

## ALGORITHM:

The binary result is resident just below the packed BCD decimal number. During each cycle of the algorithm, the decimal operand and the binary result are shifted right one bit position, with the low order bit of the decimal operand shifting down into the high order bit position of the binary field. The residual decimal operand is then tested for a high order bit in each of its nibbles. A three is subtracted from each nibble in the BCD operand space that is found to contain a high order bit equal to one. (This process effectively right shifts the BCD operand one bit position, and then corrects the result to BCD format.) The entire cycle is then repeated, with the total number of cycles being equal to the number of bit positions in the decimal field.
16 Bit: Binary IN $[1,0]$
Packed BCD in $[3,2]$
24 Bit: Binary in [2, 1, 0]
Packed BCD in [5, 4, 3]
32 Bit: Binary in $[3,2,1,0]$
Packed BCD in [7, 6, 5, 4]
24 Bytes
1030 Instruction Cycles (16 Bit)

| DECBIN: | LD | CNTR,\#16 |
| :---: | :---: | :---: |
| DB1: | LD | B,\#3 |
|  | RC |  |
| DB2: | LD | A, [B] |
|  | RRC | A |
|  | X | A, [B-] |
|  | IFBNE | \#0F |
|  | JP | DB2 |
|  | LD | B,\#3 |
|  | SC |  |
| DB3: | LD | A, [B] |
|  | IFBIT | 7, [B] |
|  | SUBC | A,\#030 |
|  | IFBIT | 3, [B] |
|  | SUBC | A,\#3 |
|  | X | A, [B-] |
|  | IFBNE | \#1 |
|  | JP | DB3 |
|  | DRSZ | CNTR |
|  | JP | DB1 |
|  | RET |  |

```
LOAD CNTR WITH NUMBER
    OF BIT POSITIONS
    IN BCD FIELD
#16 FOR 16 BIT (2 BYTE)
#'S 24/32 FOR 24/32 BIT
#'S 5/7 FOR 24/32 BIT
PROGRAM LOOP TO
    RIGHT SHIFT
    DECIMAL (BCD) AND
    BINARY FIELDS.
    LOOP JUMP BACK
#'S 5/7 FOR 24/32 BIT
SET CARRY FOR SUBTRACT
TEST HIGH ORDER BITS
    OF BCD NIBBLES, AND
    SUBTRACT A THREE
    FROM EACH NIBBLE IF
    HIGH ORDER BIT OF
    NIBBLE IS A ONE
#'S 2/3 FOR 24/32 BIT
LOOP BACK FOR MORE BCD BYTES
DECREMENT AND TEST IF
CNTR EQUAL TO ZERO
RETURN FROM SUBROUTINE
```

FDTOB--FAST DECIMAL (PACKED BCD) TO BINARY
BCD Format: $\quad$ Four Nibbles $-W, X, Y, Z$, with $W=H i$ Order Nibble
*** $[1]=16 \mathrm{~W}+\mathrm{X}$
*** $[0]=16 Y+Z$

Algorithm: $\quad$ Binary Result is equal to $100(10 \mathrm{~W}+\mathrm{X})+(10 \mathrm{Y}+\mathrm{Z})$ BCD $\operatorname{IN}[1,0]^{* * *}$
Temp in [2]
Binary in $[4,3]$
76 Bytes
92 Instruction Cycles
FDTOB: RC

| LD | B,\#1 |  |
| :---: | :---: | :---: |
| LD | A, [B+] | ; 16W + X |
| AND | A,\#OFO | ; EXTRACT $16 W$ |
| RRC | A | ; 8 W |
| X | A, [B] | ; 8W TO TEMP |
| RRC | A | ; 4 W |
| RRC | A | 2 W |
| ADD | A, [B] | ; $2 \mathrm{~W}+8 \mathrm{~W}=10 \mathrm{~W}$ |
| X | A, [B-] | ; LOW TO TEMP |
| LD | $A,[B+]$ | ; $16 W+X$ |
| AND | A, \#0F | ; EXTRACT X |
| ADC | A, [B] | ; $10 W+X$ |
| X | A, [B] | ; 10W + X TO TEMP |
| LD | A, [B] |  |
| ADC | A, [B] | ; 2.(10W + X) |
| X | A, [B] | ; 2. $(10 W+X)$ TO TEMP |
| ADC | A, [B] | ; 3. (10W + X) |
| LD | B,\#3 | ; $\quad=16 P+Q$ |
| X | A, [B+] | ; 16P + Q T0 [3] |
| CLR | A |  |
| IFC |  |  |
| LD | A,\#010 |  |
| X | A, [B-] | ; 16C T0 [4] |
| LD | A, [B] | ; $16 P+Q$ |
| SWAP | A | ; 16Q + P |
| X | A, [B] | ; 16Q + P TO [3] |
| LD | A, [B+] | ; 16Q + P |
| AND | A, \#0F | ; EXTRACT P |
| ADD | A, [B] | ; $16 C+P$ |
| X | A, [B-] | ; 16C + P TO [4]** |
| LD | A, [B] | ; 16Q + P |
| AND | A, \#0F0 | ; EXTRACT 16Q |
| X | A, [B-] | ; 16Q T0 [3]** |
| LD | A, $[\mathrm{B}+]$ | ; 2. (10W + X |
| ADC | A, [B] | ; $2 .(10 W+X)+16 Q$ |



## BINDEC-Binary to Decimal (Packed BCD)

This 25 byte subroutine represents very minimal code for translating a binary number of any length to packed BCD decimal.

## ALGORITHM:

The packed BCD decimal result is resident just above the binary number. A sufficient number of bytes must be allowed for the BCD result. During each cycle of the algorithm the binary number is shifted left one bit position. The packed BCD decimal result is also shifted left one bit position, with the high order bit of the binary field being shifted up into the low order bit position of the BCD field. The shifted result in the BCD field is decimal corrected by using the DCOR instruction. Note that for addition an "ADD A, \#066" instruction must be used in conjunction with the DCOR (Decimal Correct) instruction. The entire cycle is then repeated, with the total number of cycles being equal to the number of bit positions in the binary field.

| 16 Bit: | Binary in [1, 0] |
| :--- | :--- |
|  | Packed BCD in $[4,3,2]$ |
| 24 Bit: | Binary in $[2,1,0]$ <br> 32 Bit: |
| Packed BCD in $[6,5,4,3]$ <br>  | Packed in $[3,2,1,0]$ |
|  |  |

25 Bytes
856 Instructions Cycles (16 Bit)

| BINDEC: | LD | CNTR,\#16 |
| :---: | :---: | :---: |
|  | RC |  |
|  | LD | B,\#2 |
| BDI: | LD | [B+],\#0 |
|  | IFBNE | \#5 |
|  | JP | BD1 |
| BD2: | LD | B,\#0 |
| BD3: | LD | A, [B] |
|  | ADC | A, [B] |
|  | X | A, [B+] |
|  | IFBNE | \#2 |
|  | JP | BD3 |
| BD4: | LD | A, [B] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [ ${ }^{+}$] |
|  | IFBNE | \#5 |
|  | JP | BD4 |
|  | DRSZ | CNTR |
|  | JP | BD2 |
|  | RET |  |

```
LOAD CNTR WITH NUMBER OF BIT POSITIONS
    IN BINARY FIELD
#l6 FOR 16 BIT (2 BYTE)
#'S 24/32 FOR 24/32 BIT
#'S 3/4 FOR 24/32 BIT
CLEAR BCD FIELD
#'S 7/9 FOR 24/32 BIT
JUMP BACK FOR CLR LOOP
PROGRAM LOOP TO
    LEFT SHIFT
    BINARY FIELD
#'S 3/4 FOR 24/32 BIT
JUMP BACK FOR SHIFT LOOPI
PROGRAM LOOP TO
    LEFT SHIFT AND
    DECIMAL CORRECT
    RESULT OF SHIFT
    IN BCD FIELD
#'S 7/9 FOR 24/32 BIT
JUMP BACK FOR SHIFT LOOPZ
DECREMENT AND TEST IF
    CNTR EQUAL TO ZERO
RETURN FROM SUBROUTINE
```


## FBTOD-FAST BINARY TO DECIMAL (PACKED BCD)

Algorithm: This algorithm is based on the BINDEC algorithm, except that it is optimized for speed of execution.
Binary in $[1,0]$
Packed BCD in [4, 3, 2]
59 Bytes
334 Instruction Cycles

| FBTOD: | RC |  |
| :---: | :---: | :---: |
|  | LD | B,\#1 |
|  | LD | A, [B] |
|  | SWAP | A |
|  | X | A, [B] |
|  | LD | A, [B+] |
|  | AND | A, \#0F |
|  | IFGT | A,\#9 |
|  | ADD | A,\#06 |
|  | X | A, [ $\mathrm{B}^{\text {+ }}$ ] |
|  | LD | [B+],\#0 |
|  | LD | [B],\#0 |
|  | ID | CNTR,\#4 |
| FBDI: | LD | B,\#1 |
|  | LD | A, [B] |
|  | ADC | A, [B] |
|  | X | A, [B+] |
|  | LD | A, [B] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | LD | A, [B] |
|  | ADC | A, [B] |
|  | X | A, [B] |
|  | DRSZ | CNTR |
|  | JP | FBD1 |
|  | LD | CNTR,\#8 |
| FBD2: | LD | B, \#0 |
|  | LD | A, [B] |
|  | ADC | A, [B] |
|  | X | A, [B] |
|  | LD | B, \#2 |
|  | LD | A, [B] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | LD | A, [B] |
|  | ADD | A,\#066 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | LD | A, [B] |
|  | ADC | A, [B] |
|  | X | A, [B] |
|  | DRSZ | CNTR |
|  | JP | FBD2 |
|  | RET |  |

[^4]
## VFBTOD-VERY FAST BINARY TO DECIMAL (PACKED BCD)

Algorithm: Decimal (Packed BCD) result is equal to summation in BCD of powers of two corresponding to 1's bits present in binary number.
Note that binary field (2 bytes) is initially one's complemented by program, in order to facilitate bypass branching when a tested bit in the binary field is found equal to zero.
Binary in $[1,0]$ $B C D$ in $[4,3,2]$ 189 Bytes 144 Instruction Cycles Average 208 Instruction Cyćles Maximum

VFBTOD: RC

|  | LD | B,\#0 |
| :---: | :---: | :---: |
|  | LD | A, [B] |
|  | AND | A,\#OF |
|  | IFGT | A,\#9 |
|  | ADD | A,\#6 |
|  | ID | B,\#2 |
|  | X | A, [B+] |
|  | LD | [B+],\#0 |
|  | LD | [B],\#0 |
|  | LD | B,\#1 |
|  | LD | A, [B] |
|  | XOR | A, \#OFF |
|  | X | A, [B-] |
|  | LD | A, [B] |
|  | XOR | A,\#0FF |
|  | X | A, [B] |
|  | IFBIT | 4, [B] |
|  | JP | VFBI |
|  | LD | B,\#2 |
|  | LD | A,\#07C |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B] |
|  | LD | B,\#0 |
| VFBl: | IFBIT | 5, [B] |
|  | JP | VFB2 |
|  | LD | B,\#2 |
|  | LD | A,\#098 |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B] |
|  | LD | B, \#0 |
| VFB2: | IFBIT | 6, [B] |
|  | JP | VFB3 |
|  | LD | B, \#2 |
|  | LD | A,\#OCA |
|  | ADC | A, [B] |
|  | DCOR | A |
|  | X | A, [B+] |
|  | CLR | A |
|  | ADC | A, [B] |
|  | X | A, [B] |
|  | LD | B,\#0 |

```
EXTRACT LO NIBBLE
    TEST NIBBLE }
    ADD 6 FOR CORRECTION
    STORE IN LO BCD NIBBLE
    CLEAR UPPER
        BCD NIBBLES
    COMPLEMENT HI BYTE
        FOR REVERSE TESTING
        OF BINARY NUMBER
    COMPLEMENT LO BYTE
        FOR REVERSE TESTING
    TEST BINARY BIT 4
        TO CONDITIONALLY
        ADD BCD }1
    16 + 66
    ADD BCD 16
TEST BINARY BIT 5
        TO CONDITIONALLY
        ADD BCD 32
    32 + 66
    ADD BCD 32
```

    TEST BINARY BIT 6
        TO CONDITIONALLY
        ADD BCD 64
    \(64+66\)
    ADD BCD 64
    ADD CARRY

| VFB3: | IFBIT | 7, [B] | ; | TEST BINARY BIT 7 |
| :---: | :---: | :---: | :---: | :---: |
|  | JP | VFB4 | ; | - TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 128 |
|  | LD | A,\#08E | ; | $28+66$ |
|  | ADC | A, [B] | ; | ADD BCD 28 |
|  | DCOR | A |  |  |
|  | X | A, [B+] |  |  |
|  | LD | A,\#1 |  |  |
|  | ADC | A, [B] | ; | ADD BCD 1 |
|  | X | A, [B] |  |  |
| VFB4: | LD | B,\#1 | ; | HI BINARY BYTE |
|  | IFBIT | $0,[B]$ | ; | TEST BINARY BIT 8 |
|  | JP | VFB5 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 256 |
|  | LD | A,\#OBC | ; | $56+66$ |
|  | ADC | A, [B] | ; | ADD BCD 56 |
|  | DCOR | A |  |  |
|  | X | A, [B+] |  |  |
|  | LD | A, \#2 |  |  |
|  | ADC | A, [B] | ; | ADD BCD 2 |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB5: | IFBIT | 1, [B] | ; | TEST BINARY BIT 9 |
|  | JP | VFB6 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 512 |
|  | ID | A,\#078 | ; | $12+66$ |
|  | ADC | A, [B] | ; | ADD BCD 12 |
|  | DCOR | A |  |  |
|  | X | A, [B+] |  |  |
|  | LD | A,\#06B | ; | $5+66$ |
|  | ADC | A, [B] | ; | ADD BCD 5 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB6: | IFBIT | 2, [B] | ; | TEST BINARX BIT 10 |
|  | JP | VFB7 | ; | TO CONDITIONALLY |
|  | LD | B,\#2 | ; | ADD BCD 1024 |
|  | LD | A, \#08A | ; | $24+66$ |
|  | ADC | A, [B] | ; | ADD BCD 24 |
|  | DCOR | A |  |  |
|  | X | A, [B+] |  |  |
|  | LD | A,\#076 | ; | $10+66$ |
|  | ADC | A, [B] | ; | ADD BCD 10 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |
| VFB7: | IFBIT | 3, [B] | ; | TEST BINARY BIT 11 |
|  | JP | VFB8 | ; | to Conditionally |
|  | LD | B,\#2 | ; | ADD BCD 2048 |
|  | LD | A, \#OAE | ; | $48+66$ |
|  | ADC | A, [B] | ; | ADD BCD 48 |
|  | DCOR | A |  |  |
|  | X | A, [B+] |  |  |
|  | LD | A,\#086 | ; | $20+66$ |
|  | ADC | A, [B] | ; | ADD BCD 20 |
|  | DCOR | A |  |  |
|  | X | A, [B] |  |  |
|  | LD | B,\#1 |  |  |



## Pulse Width Modulation A/D Conversion Techniques with COP800 Family Microcontrollers

### 1.0 BASIC TECHNIQUE

This application note describes a technique for creating an analog to digital converter using a microcontroller with other low cost components. Many applications do not require the speed associated with a dedicated hardware A/D converter and it is worth evaluating a more cost effective approach.
With a high speed CMOS microcontroller an eight bit A/D can be implemented that converts in approximately 10 ms . This method is based on the fact that if a repetitive waveform is applied to an RC network, the capacitor will charge to the average voltage, provided that the RC time constant is much larger than the pulse widths. The basic equation for computing the analog to digital result is:

$$
\begin{equation*}
V_{\text {in }}=V_{\text {ref }}\left[T_{\text {on }} /\left(T_{\text {on }}+T_{\text {off }}\right)\right] \tag{1}
\end{equation*}
$$

With this equation it is necessary to precisely measure several time periods within both the $T_{\text {on }}$ and $T_{\text {off }}$ in order to achieve the desired resolution. Additionally, the waveform would have to be gradually adjusted to allow for the large RC time constant to settle out. This results in a relatively long conversion cycle. Modifying the equation and technique slightly, significantly speeds up the process. This technique works by averaging several pulses over a fixed period of time and is based on the following equation:

$$
\begin{equation*}
V_{\text {in }}=V_{\text {ref }}\left[\text { Sum of } T_{\text {on }} /\left(\text { Sum of }\left(T_{\text {on }}+T_{\text {off }}\right)\right)\right] \tag{2}
\end{equation*}
$$

### 2.0 IMPLEMENTATION

Figure 1 describes the basic circuit schematic that uses a National Semiconductor COP822C microcontroller, a low cost LM2901 comparator, three 100k resistors, and a 0.01 mfd film capacitor. The CMOS COP822C microcontroller provides a squarewave signal with logic levels very close to GND and $V_{C C}$. This generates a small ramp voltage on the capacitor for the LM2901 quad comparator input.


FIGURE 1. Basic Circuit

National Semiconductor Application Note 607 Kevin Daugherty

To minimize error, a tradeoff must be made when selecting the resistor. The microcontroller output (L1) should have a large resistor to minimize the output switching offset ( $\mathrm{V}_{\mathrm{os}}$ ), and the comparator should have a small resistor due to error caused by lbos (input bias offset current).
Once the resistor is determined, the capacitor should be chosen so that the RC time constant is large enough to provide a small incremental voltage ramp. This design has a sample time of $20 \mu \mathrm{~s}$ and has a 1 ms time constant with a 0.01 mfd film type capacitor which has low leakage current to prevent errors. Since a 100k resistor is used in the RC network for one comparator input, another 100 k resistor is required for the $\mathrm{V}_{\text {in }}$ input to balance the offset voltage caused by the comparator $\mathrm{I}_{\mathrm{b}}$ (input bias current).
Figure 2 illustrates the relationship between the microcontroller squarewave output and the capacitor charge and discharge. Every $20 \mu \mathrm{~s}$ the comparator is sampled. If the capacitor voltage $\left(V_{C}\right)$ is below $V_{\text {in }}$ the RC network will receive a positive pulse. The inverse is true if $\mathrm{V}_{\mathrm{c}}$ is above $\mathrm{V}_{\text {in }}$ at sample time. Note that with this approach, the PWM waveform is broken up into several small pulses over a fixed period instead of having a single pulse represent the duty cycle; thus a relatively small RC time constant can be used. Mathematical Analysis:
let $\quad n=$ total number of $T_{o n}$ pulses and $\mathrm{m}=$ total number of $T_{\text {off }}$ pulses
then $\quad V_{c}(t)=V_{c}+n\left[\left(V_{\text {out }}-V_{c}\right)(1-e-t / R C)\right]-$ $m\left[\left(V_{c}-V_{0}\right)(1-e-t / R C)\right]$
let $\quad V_{C}=V_{\text {in }}$ at start of conversion and $K=(1-e-t / R C)$
then $\quad V_{\text {in }}=V_{\text {in }}+K_{n} V_{\text {out }}-K_{n} V_{\text {in }}-K_{m} V_{\text {in }}+K_{m} V_{O}$ $0=K_{n} V_{\text {out }}+K_{m} V_{o}-K V_{\text {in }}(n+m)$
let $\quad V_{\text {out }}=V_{\text {ref }}-V_{o s}$
solving for $\mathrm{V}_{\text {in }}$ :

$$
V_{i n}=n V_{\text {ref }} /(n+m)
$$

$$
\begin{equation*}
-\left(n V_{o s}-m V_{0}\right)(1 /(n+m) \tag{3}
\end{equation*}
$$

Note that the RC value drops out of the equation and therefore is not an error factor.


FIGURE 2. PWM Signal

### 3.0 SOFTWARE DESCRIPTION

Referring to the PWM flow chart in Figure 3, the software counters (Total and $T_{\text {on }}$ ) are initially loaded with the maximum value. Then the microcontroller samples the comparator output and determines whether to drive the RC with a " 1 " or " 0 " pulse. Each time the RC receives a " 0 " pulse, the $T_{\text {on }}$ counter is decremented, and each time a loop is completed the Total counter is decremented. For this technique to work accurately, it is important that the high and low loops be exactly the same. This is necessary because the pulses are time weighted and averaged over a period of 512 samples.
Before a conversion is started, it is critical for the capacitor to be initialized close to $V_{\text {in }}$ otherwise an error will result that is equal to the number of high or low pulses required to restore the capacitor back to equal $\mathrm{V}_{\mathrm{in} \text {. }}$. The program achieves this by doing a short conversion of 256 samples that provides enough time to fully charge the capacitor close to $\mathrm{V}_{\mathrm{in}}$. Then the $\mathrm{T}_{\text {on }}$ software counter is reloaded and the actual conversion cycle is started. When the Total counter has been decremented from the maximum count to zero, the conversion is done. The value left in the $\mathrm{T}_{\text {on }}$ counter represents the result, and after it is loaded in the accumulator it is right shifted with the carry bit to adjust for 8 -bit accuracy.
The L output port can TRI-STATE ${ }^{\text {® }}$ to provide a shorter capacitor initialization time and when interrupting the A/D program. At the start of the interrupt routine the output state can be saved then restored back to the previous state when the interrupt has been serviced. This way the capacitor will not decay significantly and cause error when the A/D program resumes.


TL/DD/10407-3
FIGURE 3. PWM A/D Flow Chart

```
The program listed below in Figure }4\mathrm{ will work on any COP800 microcontroller (i.e. COP820, COP840, COP888).
    ID A,#O3 ;LOAD A FOR INITIALIZATION
    LD OFO,#OFF ;PRELOAD TOTAL COUNTS
    ID OF1,#3 ;MULTIPLIER FOR 2X256=512 COUNTS PLUS 256 FOR INIT.
    LD OF2,#OFF ;PRELOAD Ton
    LD OF3,#2 ;MULTIPLIER FOR 2X256=512 POSSIBLE Ton COUNTS
    LD OFE,#ODO ;LOAD B FOR L data REG
    RC ;CLEAR CARRY FOR RESULT ADJUST
    LD ODO,#O1 ;L PORT DATA REG, LO=WEAK PULL UP, Ll=HIGH
    LD OD1,#O2 ;L PORT CONFIG REG, LO=INPUT, Ll=OUTPUT
LOOP: IFBIT O,OD2 ;TEST COMPARATOR OUTPUT
    JMP HIGH ;JUMP IF LO=1
    NOP ;EQUALIZE TIME FOR SETTING AND RESETTING
    RBIT 1,[B] ;DRIVE Ll LOW
    DRSZ OF2 ;DECREMENT Ton WHEN DRIVING LOW
    JMP COUNT
    DRSZ OF3
    JMP COUNT
HIGH: SBIT 1,[B] ;DRIVE Ll HIGH
    NOP
    NOP
    NOP
    NOP
    NOP
    NOP ;EQUALIZE HIGH AND LOW LOOPS
COUNT: DRSZ OFO ;DECREMENT TOTAL COUNTS
    JMP LOOP
    IFEQ A,OF1 ;INITIALIZE Ton FOR FIRST TIME THRU LOOP
    LD OF2,#OFF ;BY RELOADING Ton WITH FF
    DRSZ OFI ;DECREMENT MULTIPLIER
    JMP LOOP
    LD A,OF2 ;LOAD A WITH Ton
    IFBIT 1,0F3 ;CHECK Ton FOR > 256 COUNTS
    SC
    RRC A ;ADJUST RESULT FOR A 8 BIT ACCURACY
    X, A,00 ;STORE RESULT IN RAM LOCATION 00
    LD ODO,#OO ;TRISTATE L PORT TO PREVENT CAP FROM DECAYING
    LD ODI,#OO
```

.END

FIGURE 4. COP800 PWM A/D Program Listing

### 4.0 ACCURACY AND CIRCUIT CONSIDERATIONS

The basic circuit will provide 8 bits $\pm 1$ LSB accuracy depending on the choice of comparator, and passive components. With this type of design several tradeoffs and error sources should be considered. First of all, conversion equation 2 assumes that the microcontroller output switches exactly to GND and $V_{C c}$ (or $\mathrm{V}_{\text {reff }}$ ). The COP822C will typically switch between 10 mV and 20 mV from GND and $\mathrm{V}_{\mathrm{CC}}$ with a light load. This will cause an error equal to the offset voltage times the duty cycle (equ. 3). Fortunately, the offsets tend to cancel each other at mid range voltages. At near GND and $V_{C C}$ input voltages the offsets are minimal due to the very small voltage drop across the resistor. If the error is undesirable, the offset voltage can be reduced by paralleling outputs with the same levels together, or by using a CMOS buffer such as a 74HC04 to drive the RC network (see Figure 5 for suggested circuits).
Another possible source of error is with the LM2901 worst case input bias offset current of 200 nA over temperature. This will cause an error equal to $\mathrm{R}_{\text {in }} \times \mathrm{I}_{\text {bos }}$, which equals 20 mV with a 100 k resistor. Either the resistor or the Ibos can be reduced to improve the error. If the resistor is reduced then the L port offset voltages will increase so the preferred approach is to select a comparator with lower Ibos such as the LP339 which has an Ibos of only $\pm 15 \mathrm{nA}$. The comparator $\mathrm{V}_{\text {os }}$ may also introduce error. The LM2901 $\mathrm{V}_{\text {os }}$ is $\pm 9 \mathrm{mV}$, the LP339 $\mathrm{V}_{\text {os }}$ is only $\pm 5 \mathrm{mV}$. An added benefit of using the LP339 is that since the $I_{\text {bos }}$ is so small, the resistor for the RC network can be larger. In addition, one RC network could be used for several comparator input channels (refer to Figure 5a).


TL/DD/10407-4
A. Multiple Channels with LP339 Low Ibos Comparator

By using the LM604 (Figure 5c) the basic sottware can be easily extended for converting several channels. This will only require a control line to be selected before a conversion is started. Since the LM604 needs to be powered from a higher voltage than the input voltage range, the output voltage will also be higher than the microcontroller supply. This requires a current limiting resistor to be used in series between the LM604 output and the COP8XX. Note that two or more LM604's can be paralleled for providing several more A/D channels by utilizing the EN control input that can TRI-STATE the LM604 output when high.
Depending on the speed and accuracy requirements, the total number of counts used in the conversion can be changed. Increasing the counts will give more accuracy with the practical limit of about 9-10 bits. With increased resolution, the capacitor ramp voltage per sample time should be decreased so that the capacitor can be initialized to within 1 LSB prior to conversion. This can be done by either increasing the RC time constant, or by using an initialization routine with a shorter sample time. The conversion time will depend on the total counts and the microcontroller oscillator frequency as described below:

$$
\mathrm{T}_{\text {con }}=\underset{\text { time })}{\text { Total counts } \times(20 \text { cycles }) \times(\text { instruction cycle }}
$$

Another factor to consider is when a non-ratiometric conversion is required, the reference voltage must have the tolerance to match the desired accuracy.



TL/DD/10407-6

## C. Four Channel A/D with LM604 MUX-Amplifier <br> FIGURE 5. Suggested CIrcults

### 5.0 CONCLUSION

The PWM A/D technique described in this application note provides a relatively fast discrete implementation with substantial cost savings compared to a dedicated hardware A/D. Minimal microcontroller I/O and software is required to interface with a comparator and RC network. Depending on the application requirements, the designer can tailor the basic 8 -bit A/D a number of ways. By varying the total software counts, the desired speed and resolution can be adjusted. The number of A/D channels will determine the
number of comparators used. In chosing the comparator, it is recommended that the designer refer to the data sheets and match the $I_{\text {bos }}$ and $V_{\text {os }}$ to the desired accuracy.
When other than a $1 \mu \mathrm{~s}$ instruction cycle is used, the RC value should be scaled to provide a peak-peak ramp voltage on the capacitor of <1 LSB of the desired resolution. Any type of microcontroller oscillator can be used (i.e., RC, ceramic resonator, appreciably within one conversion cycle.

## Section 4

## HPC Family

## Section 4 Contents

HPC16083/HPC26083/HPC36083/HPC46083/HPC16003/HPC26003/HPC36003/ HPC46003 High-Performance Microcontrollers ..... 4-5
HPC46083MH High-Performance Microcontroller Emulator ..... 4-37
HPC16164/HPC26164/HPC36164/HPC46164/HPC16104/HPC26104/HPC36104/
HPC46104/HPC16064/HPC26064/HPC36064/HPC46064/HPC16004/HPC26004/ HPC36004/HPC46004 High-Performance Microcontrollers with A/D ..... 4-48
HPC16400/HPC36400/HPC46400 High-Performance Communications Microcontrollers ..... 4-87
HPC16400E/HPC36400E/HPC46400E High-Performance Communications Microcontrollers ..... 4-113

# The 16-Bit HPCTM Family: Optimized for Performance 

## Key Features

- World's first 16-bit CMOS microcontroller
- World's fastest CMOS microcontroller
- 67 ns instruction-cycle time at 30 MHz
- Full 16-bit architecture and implementation
m 64 kbyte address space
m High code efficiency with single-byte, multiple-function instructions
■ $16 \times 16$-bit multiply, $32 \times 16$-bit divide
- Eight vectored interrupt sources
- Watchdog logic monitors
- 16-bit timer/counters
- Up to 52 general-purpose high-speed I/O lines
a On-chip ROM to 16 kbytes
- On-chip RAM to 512 bytes
m On-chip peripherals
- DMA
- HDLC
- Timers
- Input-capture registers
- A/D converter
- UART
- User-programmable memory
- High speed SRAM
- M²CMOS fabrication

■ MICROWIRE/PLUSTM serial interface
m ROMless versions available
m Wide operating voltage range: +4.5 V to +5.5 V

- Military temp range available $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
m MIL-STD-883C versions available
- 68-pin PGA, PLCC, LDCC packages and 84-pin TapePak ${ }^{(1)}$

National's High Performance Controller (HPC) family is not only the world's first 16 -bit CMOS microcontroller family, but also the world's fastest.
Currently operating at a clock rate of 30 MHz , the HPC fabricated in scalable M²CMOSTM, allowing die-shrinks ultimately, to submicron levels. Meaning the HPC will be operating at much higher frequencies in the future.
The HPC is designed for high-performance applications. With its 67 ns instruction cycle and its $16 \times 16$-bit multiply and $32 \times 16$-bit divide, the HPC is appropriate for computeintensive environments that used to be the sole domain of the microprocessor.

The HPC is ideal, for example, for signal conditioning applications. The HPC's high throughput helps eliminate external components from typical signal processing/control circuits, and allows key parts of the application to be implemented in software rather than hardware.
This not only reduces system cost and development time, but also increases the flexibility and market life of the product.

At the same time, because the HPC has a control-oriented architecture, important functions are still implemented in hardware, providing critical performance advantages unavailable in a pure-software solution, such as a general mi-croprocessor-based design.
It is this powerful performance capability that, when combined with the wide range of peripheral functions that are available (such as UARTs, A/D converters, and HDLC), make the HPC a true systems solution on a chip.

## The Powerful HPC Core

The HPC is an "application-specific" microcontroller.
Based on a common, high-performance CPU "core", each HPC family member can be "customized" to meet the exact needs of a particular application.
The core, based on a microprocessor-like von Neumann architecture, contains seven key functional elements:

1. Arithmetic Logic Unit (ALU)
2. 6 working registers
3. 8 interrupts
4. 3 timers
5. Control logic
6. Watchdog circuitry
7. MICROWIRE/PLUS interface

The internal data paths, registers, timers, and ALU are all 16 bits wide.

So the HPC can directly address up to 64 kbytes of "external" memory.
The external data bus, however, is dynamically configurable as 8 or 16 bits, allowing it to efficiently interface with a variety of peripheral devices.

## Flexible Peripheral Support

The HPC core can support a full range of peripheral functions:
a High-level Data Link Control (HDLC) for ISO-standard data communications

Flexible Peripheral Support (Continued)
■ Universal Asynchronous Receiver/Transmitters (UARTs) for full-duplex, 300/1200/2400/9600-baud serial communications

- High-Speed Outputs and Pulse-Width Modulated (PWM) timers for efficient external interfaces
- User-programmable memory
- Analog-to-Digital (A/D) converters for interfacing "realworld" inputs Plus:
- Up to 64 kbytes of direct-addressable memory
- Up to 52 I/O ports on a 68-pin package


## Efficient Instruction Set

The HPC family achieves much of its performance through its unique, highly optimized instruction set. Unlike the instruction set of a typical microprocessor, the HPC instruction set is designed for maximum code efficiency. Because ROM-space is necessarily limited on a single-chip solution, programs must be compact and economical.
The HPC instruction set supports nine addressing modes, like a high-performance 16 -bit microprocessor. And each instruction in the set is designed to execute a number of individual functions, so the same operations can be executed with tighter code.
As a result, the typical HPC instruction cycle is only 67 ns at 30 MHz . And the typical HPC 16-bit multiply or divide takes less than $4 \mu \mathrm{~s}$.
To achieve the same level of performance in other 16-bit and high-end 8 -bit microcontrollers, as indicated by recent benchmark studies, would require up to two times the memory space as the HPC.

## Low Power Operation

The HPC uses power as efficiently as it uses memory space.

The HPC draws only 47 mA of current at 20 MHz . And its even less at lower clock rates.
In addition, the HPC has two software-selectable powerdown modes:

1. IDLE, which stops all operations except for the oscillator and one timer, thereby maintaining all RAM, registers, and I/O in a static state.
2. HALT, which stops all operations including the oscillator and timers, but holds RAM, registers, and I/O stable.

## Key Applications

■ Signal conditioning/processing/control

- Automotive systems
- Data processing
- Telecommunications
- Military
- Embedded controllers
- Medical
- Factory automation
- Industrial control
- Compute-intensive environments
- High-end control
- Tape and disk drives
- Security systems
- Laser printers
- SCSI control


## High Level Language Support

A C compiler is already available for software development on standard platforms: the IBM PC running DOS or UNIX© or the DECTM VAXTM running VMSTM or UNIX.
With powerful tools such as these, the HPC can be quickly and efficiently programmed for any high-performance application.

## HPC Family of Microcontrollers

| Commerclal <br> Temp Version $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\left\lvert\, \begin{gathered} \text { Industrial } \\ \text { Temp Version } \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}\right.$ | $\begin{gathered} \text { Milltary } \\ \text { Temp Version } \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Memory |  | Features |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { ROM } \\ & \text { (Bytes) } \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { RAM } \\ \text { (Bytes) } \end{gathered}\right.$ | 1/0 |  | Interrupt | Stack | Timer <br> Base <br> Counters | $\begin{gathered} \text { Size } \\ \text { (Pins) } \end{gathered}$ | Other* |
|  |  |  |  |  | $\begin{array}{\|l\|} 1 / 0 \\ \text { Pins } \end{array}$ | Serial I/O |  |  |  |  |  |
| HPC46003 | HPC36003 | HPC16003 | ROMless | 256 | 52 | YES | 8 Sources | In RAM | 8 | 68 | 4 ICR's |
| HPC46004 | HPC36004 | HPC16004 | ROMless | 512 | 52 | YES | 8 Sources | In RAM | 8 | 68 | 4 ICR's |
| HPC46064 | HPC36064 | HPC16064 | 16.0k | 512 | 52 | YES | 8 Sources | In RAM | 8 |  | 4 ICR's |
| HPC46083 | HPC36083 | HPC16083 | 8.0k | 256 | 52 | YES | 8 Sources | In RAM | 8 | 68 | 4 ICR's |
| HPC46104 | HPC36104 | HPC16104 | ROMless | 512 | 52 | YES | 8 Sources | In RAM | 8 |  | 4 ICR's \& $8 \mathrm{CH} A / \mathrm{D}$ |
| HPC46164 | HPC36164 | HPC16164 | 16.0k | 512 | 52 | YES | 8 Sources | In RAM | 8 | 68 |  <br> 8 CH A/D |
| HPC46400 | HPC36400 | HPC16400 | N/A | 256 | 56 | YES | 8 Sources | In RAM | 4 | 68 | HDLC \& DMA |

[^5]National Semiconductor

## HPC16083/HPC26083/HPC36083/HPC46083/ HPC 16003/HPC26003/HPC36003/HPC46003 High-Performance microControllers

## General Description

The HPC16083 and HPC16003 are members of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC16083 has 8k bytes of on-chip ROM. The HPC16003 has no on-chip ROM and is intended for use with external direct memory. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, ROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16-bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64 k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips. The term "HPC16083" is used throughout this datasheet to refer to the HPC16083 and HPC16003 devices unless otherwise specified.
The microCMOS process results in very low current drain and enables the user to select the optimum speed/power product for his system. The IDLE and HALT modes provide further current savings. The HPC is available in 68-pin PLCC, LCC, LDCC, PGA and 84-Pin TapePak ${ }^{\circledR}$ packages.

## Features

- HPC family-core features:
- 16-bit architecture, both byte and word
- 16-bit data bus, ALU, and registers
- 64k bytes of external direct memory addressing
- FAST-200 ns for fastest instruction when using 20.0 MHz clock, 134 ns at 30 MHz
- High code efficiency-most instructions are single byte
$-16 \times 16$ multiply and $32 \times 16$ divide
- Eight vectored interrupt sources
- Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS-very low power with two power save modes: IDLE and HALT
- UART-full duplex, programmable baud rate
- Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)
- 8k bytes of ROM, 256 bytes of RAM on chip
- ROMless version available (HPC16003)
- Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$, industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ), automotive ( $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ ) and military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) temperature ranges

Block Diagram (HPC16083 with 8k RoM shown)


## 20 MHz <br> Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications. Total Allowable Source or Sink Current 100 mA Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $300^{\circ} \mathrm{C}$
$V_{C C}$ with Respect to GND
-0.5 V to 7.0 V All Other Pins $\quad\left(V_{C C}+0.5\right) V$ to (GND-0.5)V ESD 2000 V
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46083/HPC46003, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36083/HPC36003, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26083/HPC26003, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16083/HPC16003

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICC}_{1}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}$ (Note 1) |  | 47 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1) |  | 10 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20 \mathrm{MHz}$, (Note 1) |  | 3.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$, (Note 1) |  | 1 | mA |
| $\mathrm{ICCO}_{3}$ | HALT Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{in}}=0 \mathrm{kHz}$, (Note 1) |  | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 50 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS RESET, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{IH}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{IL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |

## ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{IH}_{2}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL} 2}$ | Logic Low |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{LI} 1}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LI} 2}$ | Input Leakage Current <br> RDY/HLD, EXUI |  | -3 | -50 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LI} 3}$ | Input Leakage Current <br> B 12 |  | 0.5 | 7 | mA |
| $\mathrm{C}_{1}$ | Input Capacitance | (Note 2) |  | 10 | pF |
| $\mathrm{C}_{10}$ | I/O Capacitance | (Note 2) |  | 20 | pF |

OUTPUT VOLTAGE LEVELS

| $\mathrm{VOH}_{1}$ | Logic High (CMOS) | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ (Note 2) | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic Low (CMOS) | $\mathrm{IOH}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{VOH}_{2}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{3}$ | Other Port Pin Drive, WO (open drain) $\left(B_{0}-B_{9}, B_{13}, B_{14}, P_{0}-P_{3}\right)$ | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 4}$ | ST1 and ST2 Drive | $\mathrm{IOH}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{VOL}_{4}$ |  | $\mathrm{lOL}^{\prime}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | (Note 3) | 2.5 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| loz | TRI-STATE Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note 1: $I_{C_{1}}, I_{\mathrm{CC}_{2}}, \mathrm{I}_{\mathrm{CC}_{3}}$ measured with no external drive ( $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}=0$ ). $\mathrm{I}_{\mathrm{CC}}$ is measured with $\overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}}$. $\mathrm{I}_{\mathrm{C}}$ is measured with $\mathrm{NMI}=\mathrm{V}_{\mathrm{CC}}$, CKI driven to $\mathrm{V}_{\mathrm{IH} 1}$ and $\mathrm{V}_{\mathrm{IL}}$, with rise and fall times less than 10 ns .
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

## 20 MHz

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for
HPC46083/HPC46003, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36083/HPC36003, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26083/HPC26003, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16083/HPC16003

| Symbol | Parameter | MIn | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}=\mathrm{CKI}$ freq. | Operating Frequency | 2 | 20 | MHz |
| ${ }^{\mathrm{t}_{\mathrm{C}}}=1 / \mathrm{f}$ C | Clock Period | 50 | 500 | ns |
| tCKIR (Note 3) | CKI Rise Time |  | 7 | ns |
| $\mathrm{t}_{\text {CKIF }}$ ( Note 3) | CKI Fall Tiime |  | 7 | ns |
| $\left[\mathrm{t}_{\text {CKIH }} /\left(\mathrm{t}_{\text {CKIH }}+\mathrm{t}_{\text {CKIL }}\right] 100\right.$ | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{ff}_{\mathrm{C}}$ | Timing Cycle | 100 |  | ns |
| $t_{L L}=1 / 2 t_{\text {C }}-9$ | ALE Puise Width | 41 |  | ns |
| $t_{\mathrm{DC1C2R}}$ <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| $t_{\text {DC1C2F }}$ <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
|  | Delay from CKI Rising Edge to ALE Rising Edge | 0 | 35 | ns |
| $t_{\text {dCiALEF }}$ (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge | 0 | 35 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DCP2ALER}}=1 / 4 \mathrm{tC}+20 \\ & (\text { Note 2) } \end{aligned}$ | Delay from CK2 Rising Edge to ALE Rising Edge |  | 45 | ns |
| $\begin{aligned} & t_{\text {DC2ALEF }}=1 / 4 \mathrm{CC}+20 \\ & (\text { Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 45 | ns |
| $\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7$ | Address Valid to ALE Falling Edge | 18 |  | ns |
| $\mathrm{tvp}=1 / 4 \mathrm{t}_{\mathrm{C}}-5$ | Address Hold from ALE Falling Edge | 20 |  | ns |
| $t_{\text {WAIT }}=t_{\text {c }}$ | Wait State Period | 100 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19$ | External Timer Input Frequency |  | 1.052 | MHz |
| $\mathrm{t}_{\mathrm{xIN}}=\mathrm{t}_{\mathrm{c}}$ | Pulse Width for Timer Inputs | 100 |  | ns |
| $\mathrm{f}_{\text {XOUT }}=\mathrm{f}_{\mathrm{C}} / 16$ | Timer Output Frequency |  | 1.25 | MHz |
| $\mathrm{f}_{\mathrm{MW}}=\mathrm{f}_{\mathrm{C}} / 19$ | External MICROWIRE/PLUS Clock Input Frequency |  | 1.052 | MHz |
| $\mathrm{f}_{\mathrm{U}}=\mathrm{ff}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 2.5 | MHz |

## CKI Input Signal Characteristics



## 20 MHz <br> Read Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 4 t_{C}-5$ | ALE Falling Edge to $\overline{\mathrm{RD}}$ Falling Edge | 20 |  | ns |
| $t_{\text {RW }}=1 / 2 t_{\text {c }}+W S-10$ | $\overline{\text { RD Pulse Width }}$ | 140 |  | ns |
| $t_{\text {DR }}=3 / 4 t_{C}-15$ | Data Hold after Rising Edge of RD | 0 | 60 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{C}}+\mathrm{WS}-55 \\ & \text { (Note 2) } \end{aligned}$ | Address Valid to Input Data Valid |  | 145 | ns |
| $t_{R D}=1 / 2 t_{C}+W S-65$ | $\overline{\mathrm{RD}}$ Falling Edge to Input Data Valid |  | 85 | ns |
| $t_{\text {RDA }}=\mathrm{t}_{\mathrm{C}}-5$ | $\overline{\mathrm{RD}}$ Rising Edge to Address Valid | 95 |  | ns |

## Write Cycle Timing

| Symbol | Parameter | Min | Max |
| :---: | :--- | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{C}-5$ | ALE Falling Edge to <br> WR Falling Edge | 45 | Units |
| $t_{W W}=3 / 4 t_{C}+W S-15$ | WR Pulse Width | 160 |  |
| $t_{H W}=1 / 4 t_{C}-5$ | Data Hold after <br> Rising Edge of $\overline{W R}$ | 20 | ns |
| $t_{V}=1 / 2 t_{C}+W S-5$ | Data Valid before <br> Rising Edge of $\overline{W R}$ | 145 | ns |

Note: Bus Output (Port A) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CK} 2$ Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC parameters are tested using DC Characteristics Inputs and non CMOS Outputs. Measurement of AC specifications is done with external clock driving CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF or AC measurements will be skewed.

Note: WS = twait * number of pre-programmed wait states. Minimum and maximum values are calculated from maximum operating frequency with one (1) wait state pre-programmed.
Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given $\mathbf{m i n} / \mathrm{max}$ value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a high confidence level.
Note 3: This is guaranteed by design and not tested.
Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-50$ | Falling Edge of ALE to Falling Edge of RDY |  | 75 | ns |
| $t_{\text {RWP }}=t_{C}$ | RDY Pulse Width | 100 |  | ns |
| $t_{\text {SALE }}=3 / 4 t_{C}+40$ | Falling Edge of $\overline{\text { HLD }}$ to Rising Edge of ALE | 115 |  | ns |
| $t_{H W P}=t_{C}+10$ | HLD Pulse Width | 110 |  | ns |
| $t_{\text {HAD }}=3 / 4 t_{C}+85$ | Rising Edge on $\overline{\text { HLD }}$ to Rising Edge on HLDA |  | 160 | ns |
| $t_{\text {HAE }}=t_{C}+100$ | Falling Edge on $\overline{\text { HLD }}$ to Falling Edge on HLDA |  | 200* | ns |
| $t_{B F}=1 / 2 t_{C}+66$ | Bus Float after <br> Falling Edge on HLDA |  | $116 \dagger$ | ns |
| $t_{B E}=1 / 2 t_{C}+66$ | Bus Enable before Rising Edge of HLDA | $116 \dagger$ |  | ns |

*Note: thaE may be as long as (3tc $\left.+4 w s+72 t_{C}+90\right)$ depending on which instruction is being executed, the addressing mode and number of wait states. $t_{\text {HAE }}$ maximum value tested is for the optimal case.
$\dagger$ Note: Due to emulation restrictions-actual limits will be better.

MICROWIRE/PLUS Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuws | MICROWIRE Setup Time |  |  | ns |
| Master |  | 100 |  |  |
| Slave |  | 20 |  | ns |
| tUWH | MICROWIRE Hold Time | 20 |  |  |
| Master |  | 50 |  |  |
| Slave |  |  | 50 | 150 |
| tuw | MICROWIRE Output Valid Time |  |  |  |
| Master |  |  |  |  |
| Slave |  |  |  |  |

## UPI Read/Write Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuas | Address Setup Time to Falling Edge of URD | 10 |  | ns |
| tUAH | Address Hold Time from Rising Edge of URD | 10 |  | ns |
| $\mathrm{t}_{\text {RPW }}$ | URD Pulse Width | 100 |  | ns |
| toe | URD Falling Edge to Output Data Valid | 0 | 60 | ns |
| tob | Rising Edge of URD to Output Data Invalid (Note 4) | 5 | 35 | ns |
| $t_{\text {DRDY }}$ | $\overline{\text { RDRDY }}$ Delay from Rising Edge of URD |  | 70 | ns |
| twow | UWR Pulse Width | 40 |  | ns |
| tuds | Input Data Valid before Rising Edge of UWR | 10 |  | ns |
| tudH | Input Data Hold after Rising Edge of UWR | 15 |  | ns |
| $t_{\text {A }}$ | WRRDY Delay from Rising Edge of UWR |  | 70 | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}, \mathrm{CK}_{2}$ Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{~F}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$.
Note 4: Guaranteed by design.


TL/DD/8801-38
Note: AC testing inputs are driven at $V_{I H}$ for a logic " 1 " and $V_{I L}$ for a logic " 0 ". Output timing measurements are made at $V_{O H}$ for a logic " 1 " and $V_{O L}$ for a loglc " 0 ".

Input and Output for AC Tests

## 30 MHZ

## Absolute Maximum Ratings

| If Milltary/Aerospace specified devices are required, |  |
| :--- | ---: |
| please contact the Natlonal Semiconductor Sales |  |
| Office/Dlstributors for avallability and specifications. |  |
| Total Allowable Source or Sink Current | 100 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

$V_{C C}$ with Respect to GND
-0.5 V to 7.0 V
$\left(V_{C C}+0.5\right) V$ to $(G N D-0.5) V$
ESD
2000V
Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46083/HPC46003, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36083/HPC36003, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for $\mathrm{HPC} 26083 / \mathrm{HPC} 26003,-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16083/HPC16003

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICCH}_{1}$ | Supply Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30.0 \mathrm{MHz}$ (Note 1) |  | 65 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1) |  | 10 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30.0 \mathrm{MHz}$, (Note 1) |  | 5 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$, (Note 1) |  | 1 | mA |
| ${ }^{1} \mathrm{CC}_{3}$ | HALT Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 50 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS RESET, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{HH}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |

## ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{IH}_{2}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL} 2}$ | Logic Low |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{LI} 1}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LI} 2}$ | Input Leakage Current <br> RDY/HLD, EXUI |  | -3 | -50 | $\mu \mathrm{~A}$ |
| Input Leakage Current <br> B 12 |  | 0.5 | 7 | mA |  |
| $\mathrm{C}_{1}$ | Input Capacitance | (Note 2) |  | p |  |
| $\mathrm{C}_{\mathrm{IO}}$ | I/O Capacitance | (Note 2) |  | 10 | pF |

OUTPUT VOLTAGE LEVELS

| $\mathrm{VOH}_{1}$ | Logic High (CMOS) | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (Note 2) | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOL}_{1}$ | Logic Low (CMOS) | $\mathrm{IOH}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{VOH}_{2}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}_{3}}$ | Other Port Pin Drive, WO (open drain) $\left(\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}\right)$ | $\mathrm{IOH}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 4}$ | ST1 and ST2 Drive | $\mathrm{IOH}^{\prime}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}^{\prime}=1 . \epsilon \mathrm{mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | ( Note 3) | 2.5 | $V_{\text {cc }}$ | V |
| loz | TRI-STATE Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note 1: $\mathrm{I}_{\mathrm{CC}_{1}, \mathrm{ICC}_{2}, ~} \mathrm{ICC}_{3}$ measured with no external drive ( $\mathrm{IOH}_{\mathrm{OH}}$ and $\mathrm{IOL}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}=0$ ). $\mathrm{ICC}_{1}$ is measured with RESET $=V_{S S}$. $\mathrm{ICC}_{3}$ is measured with $\mathrm{NMI}=\mathrm{V}_{\mathrm{CC}}$. CKI driven to $\mathrm{V}_{\mathrm{IH} 1}$ and $\mathrm{V}_{\mathrm{IL} 1}$ with rise and fall times less than 10 ns .
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

## 30 MHZ

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46083/HPC46003, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36083/HPC36003, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for $\mathrm{HPC} 26083 / \mathrm{HPC} 26003,-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16083/HPC16003

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}=$ CKI freq. | Operating Frequency | 2 | 30 | MHz |
| $t_{C 1}=1 / \mathrm{f}_{\mathrm{C}}$ | Clock Period | 33 | 500 | ns |
| $\mathrm{t}_{\text {CKIR }}$ (Note 3) | CKI Rise Time |  | 7 | ns |
| $\mathrm{t}_{\text {CKIF }}$ ( Note 3 ) | CKI Fall Tiime |  | 7 | ns |
| $\left[\mathrm{t}_{\mathrm{CKIH}} /\left(\mathrm{t}_{\mathrm{CKIH}}+\mathrm{t}_{\mathrm{CKIL}}\right] 100\right.$ | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{fc}_{\mathrm{C}}$ | Timing Cycle | 66 |  | ns |
| $t_{L L}=1 / 2 t_{C}-9$ | ALE Pulse Width | 24 |  | ns |
| $\mathrm{t}_{\mathrm{DC1}}$ C2R | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| tocic2F | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
| $t_{\text {DC1ALER }}$ (Notes 1, 2) | Delay from CKI Rising Edge to ALE Rising Edge | 0 | 35 | ns |
| tocialef (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge | 0 | 35 | ns |
| $\begin{aligned} & \text { tDC2ALER }=1 / 4 \text { tC }+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Rising Edge to ALE Rising Edge |  | 37 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DC} 2 A L E F F}=1 / 4 \mathrm{tc}+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 37 | ns |
| $\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7$ | Address Valid to ALE Falling Edge | 9 |  | ns |
| $t_{V P}=1 / 4 t_{C}-5$ | Address Hold from ALE Falling Edge | 11 |  | ns |
| $t_{\text {WAIT }}=t_{C}=W S$ | Wait State Period | 66 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19$ | External Timer Input Frequency |  | 1.579 | MHz |
| $\mathrm{t}_{\text {XIN }}=\mathrm{t}_{\mathrm{C}}$ | Pulse Width for Timer Inputs | 66 |  | ns |
| $\mathrm{f}_{\text {MW }}$ | External MICROWIRE/PLUS Clock Input Frequency |  | 1.875 | MHz |
| $\mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 3.75 | MHz |

Read Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 4 t_{C}-5$ | ALE Failing Edge to $\overline{\text { RD }}$ Falling Edge | 12 |  | ns |
| $\mathrm{t}_{\text {RW }}=1 / 2 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-14$ | $\overline{\mathrm{RD}}$ Pulse Width | 85 |  | ns |
| $t_{\text {DR }}=3 / 4 t_{C}-15$ | Data Hold after Rising Edge of $\overline{\mathrm{RD}}$ | 0 | 35 | ns |
| $\begin{aligned} & t_{A C C}=t_{C}+W S-32 \\ & \text { (Note 2) } \end{aligned}$ | Address Valid to Input Data Valid |  | 100 | ns |
| $t_{\text {RD }}=1 / 2 t_{C}+W S-39$ | $\overline{\mathrm{RD}}$ Falling Edge to Input Data Valid |  | 60 | ns |
| $\mathrm{t}_{\text {RDA }}=\mathrm{t}_{\mathrm{C}}-5$ | $\overline{\mathrm{RD}}$ Rising Edge to Address Valid | 61 |  | ns |

Note: Bus Output (Port A) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CK} 2$ Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC parameters are tested using DC Characteristics Inputs and non CMOS Outputs. Measurement of AC specifications is done with external clock driving CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF or AC measurements will be skewed.
Note: $W S=t_{\text {WAIT }}{ }^{*}$ number of pre-programmed wait states. Minimum and maximum values are calculated from maximum operating frequency with one (1) wait state pre-programmed.
Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given $\mathrm{min} / \mathrm{max}$ value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a high confidence level.
Note 3: This is guaranteed by design and not tested.

CKI Input Signal Characteristics


TL/DD/8801-35
TL/DD/8801-36

## 30 MHz

## Write Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{\text {c }}-5$ | ALE Falling Edge to $\overline{\text { WR Falling Edge }}$ | 28 |  | ns |
| $t_{W W}=3 / 4 t_{c}+W S-15$ | $\overline{\text { WR Pulse Width }}$ | 101 |  | ns |
| $t_{H W}=1 / 4 t_{C}-10$ | Data Hold after Rising Edge of $\bar{W}$ R | 7 |  | ns |
| $t_{V}=1 / 2 t_{C}+W S-5$ | Data Valid before <br> Rising Edge of $\overline{W R}$ | 94 |  | ns |

## Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-50$ | Falling Edge of ALE to Falling Edge of RDY |  | 33 | ns |
| $\mathrm{t}_{\text {RWP }}=\mathrm{t}_{\mathrm{C}}$ | RDY Pulse Width | 66 |  | ns |
| $t_{\text {SALE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+40$ | Falling Edge of $\overline{H L D}$ to Rising Edge of ALE | 90 |  | ns |
| $t_{\text {HWP }}=t_{C}+10$ | HLD Pulse Width | 76 |  | ns |
| $t_{\text {HAD }}=3 / 4 t_{C}+85$ | Rising Edge on $\overline{H L D}$ to Rising Edge on HLDA |  | 135 | ns |
| $t_{\text {HAE }}=\mathrm{t}_{\mathrm{C}}+85$ | Falling Edge on $\overline{\mathrm{H} L D}$ to Falling Edge on HLDA |  | 151* | ns |
| $t_{B F}=1 / 2 t_{C}+66$ | Bus Float after Falling Edge on $\overline{H L D A}$ |  | $99 \dagger$ | ns |
| $t_{B E}=1 / 2 t_{C}+66$ | Bus Enable before Rising Edge of HLDA | $99 \dagger$ |  | ns |

*Note: $t_{\text {HAE }}$ may be as long as ( $3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{ws}+72 \mathrm{t}_{\mathrm{C}}+90$ ) depending on which instruction is being executed, the addressing mode and number of wait states. $t_{\text {HAE }}$ maximum value is for the optimal case.
$\dagger$ Note: Due to emulation restrictions-actual limits will be better.

## UPI Read/Write Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuas | Address Setup Time to Falling Edge of $\overline{\mathrm{URD}}$ | 10 |  | ns |
| tuat | Address Hold Time from Rising Edge of $\overline{U R D}$ | 10 |  | ns |
| $t_{\text {RPW }}$ | URD Pulse Width | 100 |  | ns |
| toe | $\overline{\text { URD Falling Edge to }}$ Output Data Valid | 0 | 60 | ns |
| tod | Rising Edge of URD to Output Data Invalid (Note 4) | 5 | 35 | ns |
| $t_{\text {DRDY }}$ | RDRDY Delay from Rising Edge of URD |  | 70 | ns |
| twow | UWR Pulse Width | 40 |  | ns |
| tuds | Input Data Valid before Rising Edge of UWR | 10 |  | ns |
| tudh | Input Data Hold after Rising Edge of UWR | 15 |  | ns |
| $t_{\text {A }}$ | WRRDY Delay from Rising Edge of UWR |  | 70 | ns |

Note: Bus Output (Port A) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CK} 2$ Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{~F}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$.
Note 4: Guaranteed by design.


TL/DD/8801-39
Note: $A C$ testing inputs are driven at $V_{I H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ". Output timing measurements are made at $V_{O H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ".

## Timing Waveforms




FIGURE 1. Write Cycle

Timing Waveforms (Continued)


FIGURE 5. MICROWIRE Setup/Hold TIming

## Timing Waveforms (Continued)



TL/DD/8801-9

TL/DD/8801-10
FIGURE 6. UPI Write Timing

## Pin Descriptions

The HPC16083 is available in 68 -pin PLCC, LCC, LDCC, PGA and TapePak packages.

## I/O PORTS

Port A is a 16 -bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory , port A is used as the multiplexed address/data bus.
Port B is a 16-bit port with 12 bits of bidirectional I/O similar in structure to Port A . Pins $\mathrm{B} 10, \mathrm{~B} 11, \mathrm{~B} 12$ and B 15 are general purpose outputs only in this mode. Port B may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.

| B0: | TDX | UART Data Output |
| :--- | :--- | :--- |
| B1: |  |  |
| B2: | CKX | UART Clock (Input or Output) |
| B3: | T2IO | Timer2 I/O Pin |
| B4: | T310 | Timer3 I/O Pin |
| B5: | SO | MICROWIRE/PLUS Output |
| B6: | SK | MICROWIRE/PLUS Clock (Input or Output) |
| B7: | $\overline{\text { HLDA }}$ | Hold Acknowledge Output |
| B8: | TSO | Timer Synchronous Output |
| B9: | TS1 | Timer Synchronous Output |
| B10: UAO | Address O Input for UPI Mode |  |
| B11: | WRRDY | Write Ready Output for UPI Mode |
| B12: |  |  |


| B13: | TS2 | Timer Synchronous Output |
| :--- | :--- | :--- |
| B14: | TS3 | Timer Synchronous Output |
| B15: | $\overline{\text { RDRDY }}$ | Read Ready Output for UPI Mode |

When accessing external memory, four bits of port B are used as follows:

| B10: | $\overline{A L E}$ | Address Latch Enable Output <br> B11: |
| :--- | :--- | :--- |
| $\overline{W R}$ | Write Output <br> High Byte Enable Output/Input <br> (sampled at reset) | $\overline{\mathrm{HBE}}$ |

Port 1 is an 8 -bit input port that can be read as general purpose inputs and is also used for the following functions:

10 :
11: NMI Nonmaskable Interrupt Input
12: INT2 Maskable Interrupt/Input Capture/URD
13: INT3 Maskable Interrupt/Input Capture/UWR
14: INT4 Maskable Interrupt/Input Capture
15: SI MICROWIRE/PLUS Data Input
16: RDX UART Data Input
17:
Port $D$ is an 8 -bit input port that can be used as general purpose digital inputs.
Port $P$ is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4

Pin Descriptions (Continued)
through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

## POWER SUPPLY PINS

$\mathrm{V}_{\mathrm{CC} 1}$ and
VCC2 Positive Power Supply
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected $V_{C C}$ pins on the chip, GND and DGND are electrically isolated. Both VCC pins and both ground pins must be used.

## CLOCK PINS

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI) Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

## OTHER PINS

WO This is an active low open drain output that signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
ST2 Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycie).
$\overline{\text { RESET }}$ is an active low input that forces the chip to restart and sets the ports in a TRI-STATE ${ }^{\text {© }}$ mode.
RDY/ $\overline{\mathrm{HLD}}$ has two uses, selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
NC (no connection) do not connect anything to this pin.
EXM External memory enable (active high) disables internal ROM and maps it to external memory.


TL/DD/8801-34
Top View
Order Number HPC16083T Avallable in TapePak

El External interrupt with vector address FFF1:FFFO. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
EXUI External interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2 (Active Low).

## Connection Diagrams

Plastic, Leadless and Leaded Chip Carriers


Pin Grid Array Pinout


TL/DD/8801-12
Top View
(looking down on component side of PC Board)
Order Number HPC16083U
See NS Package Number U68A

## Ports A \& B

The highly flexible $A$ and $B$ ports are similarly structured. The Port A (see Figure 7), consists of a data register and a direction register. Port B (see Figures 8, 9, 10) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs, are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port $B$ through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.


TL/DD/8801-13
FIGURE 7. Port A: I/O Structure


FIGURE 8. Structure of Port B Pins B0, B1, B2, B5, B6 and B7 (Typical Pins)

Ports A \& B (Continued)


TL/DD/8801-15
FIGURE 9. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)


TL/DD/8801-16
FIGURE 10. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)

## Operating Modes

To offer the user a variety of I/O and expanded memory options, the HPC16083 has four operating modes. The ROMless HPC16003 has one mode of operation. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip ROM will be accessed or external memory will be accessed within the address range of the on-chip ROM. The on-chip ROM range of the HPC16083 is E000 to FFFF (8k bytes). The HPC16003 has no on-chip ROM and is intended for use with external memory for program storage. A logic " 0 " state on the EXM pin will cause the HPC device to address on-chip ROM when the Program Counter (PC) contains addresses within the on-chip ROM address range. A logic " 1 " state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip ROM addresses. The EXM pin should always be pulled high (logic "1") on the HPC16003 because no on-chip ROM is available. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the on-chip ROM range and on-chip RAM and Register range, and the "illegal address detection" feature of the Watchdog logic is engaged. A logic " 1 " in the EA bit enables accesses to be made anywhere within the 64 k byte address range and the "illegal address detection" feature of the Watchdog logic is disabled. The EA bit should be set to "1" by software when using the HPC16003 to disable the "illegal address detection" feature of Watchdog.
All HPC devices can be used with external memory. External memory may be any combination of RAM and ROM. Both 8 -bit and 16 -bit external data bus modes are available. Upon entering an operating mode in which external memory is used, port A becomes the Address/Data bus. Four pins of port $B$ become the control lines ALE, $\overline{R D}, \overline{W R}$ and $\overline{H B E}$. The High Byte Enable pin ( $\overline{\mathrm{HBE}}$ ) is used in 16 -bit mode to select high order memory bytes. The $\overline{R D}$ and $\overline{W R}$ signals are only generated if the selected address is off-chip. The 8 -bit mode is selected by pulling HBE high at reset. If HBE is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC16083 and HPC16003.
Note: The HPC devices use 16 -bit words for stack memory. Therefore, when using the 8 -bit mode, User's Stack must be in internal RAM.

## HPC16083 Operating Modes

## SINGLE CHIP NORMAL MODE

In this mode, the HPC16083 functions as a self-contained microcomputer (see Figure 11) with all memory (RAM and

ROM) on-chip. It can address internal memory only, consisting of 8 k bytes of ROM (E000 to FFFF) and 256 bytes of onchip RAM and registers ( 0000 to 01FF). The "illegal address detection" feature of the Watchdog is enabled in the SingleChip Normal mode and a Watchdog Output (WO) will occur if an attempt is made to access addresses that are outside of the on-chip ROM and RAM range of the device. Ports A and $B$ are used for $1 / O$ functions and not for addressing external memory. The EXM pin and the EA bit of the PSW register must both be logic " 0 " to enter the Single-Chip Normal mode.

## EXPANDED NORMAL MODE

The Expanded Normal mode of operation enables the HPC16083 to address external memory in addition to the on-chip ROM and RAM (see Table II). Watchdog illegal address detection is disabled and memory accesses may be made anywhere in the 64 k byte address range without triggering an illegal address condition. The Expanded Normal mode is entered with the EXM pin pulled low (logic " 0 ") and setting the EA bit in the PSW register to " 1 ".

## SINGLE-CHIP ROMLESS MODE

In this mode, the on-chip mask programmed ROM of the HPC16083 is not used. The address space corresponding to the on-chip ROM is mapped into external memory so 8 k bytes of external memory may be used with the HPC16083 (see Table II). The Watchdog circuitry detects illegal addresses (addresses not within the on-chip ROM and RAM range). The Single-Chip ROMless mode is entered when the EXM pin is pulled high (logic " 1 ") and the EA bit is logic " 0 ".

## EXPANDED ROMLESS MODE

This mode of operation is similar to Single-Chip ROMless mode in that no on-chip ROM is used, however, a full 64 k bytes of external memory may be used. The "illegal address detection" feature of Watchdog is disabled. The EXM pin must be pulled high (logic " 1 ") and the EA bit in the PSW register set to " 1 " to enter this mode.

TABLE II. HPC16083 Operating Modes

| Operating <br> Mode | EXM <br> Pin | EA <br> Bit | Memory <br> Configuration |
| :--- | :---: | :---: | :---: |
| Single-Chip Normal | 0 | 0 | E000:FFFF on-chip |
| Expanded Normal | 0 | 1 | E000:FFFF on-chip <br> 0200:DFFF off-chip |
| Single-Chip ROMless | 1 | 0 | E000:FFFF off-chip |
| Expanded ROMless | 1 | 1 | 0200:FFFF off-chip |

Note: In all operating modes, the on-chip RAM and Registers (0000:01FF) may be accessed.

## HPC16003 Operating Modes

## EXPANDED ROMLESS MODE (HPC16003)

Because the HPC16003 has no on-chip ROM, it has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic " 1 ") on power up, the EA bit in the PSW register should be set to a " 1 ". The HPC16003 is a ROMless device and is intended for use with external memory. The external memory may be any combination of ROM and RAM. Up to 64 k bytes of external memory may be accessed. It is necessary to vector on reset to an address between F000 and FFFF, therefore the user should have external memory at these addresses. The EA bit in the PSW register must immediately be set to " 1 " at the beginning of the user's program to disable illegal address detection in the Watchdog logic.

TABLE III. HPC16003 Operating Modes

| Operating <br> Mode | EXM <br> Pin | EA <br> Bit | Memory <br> Configuration |
| :---: | :---: | :---: | :---: |
| Expanded ROMless | 1 | 1 | 0200:FFFF off-chip |

Note: The on-chip RAM and Registers (0000:01FF) of the HPC16003 may be accessed at all times.


TL/DD/8801-18
FIGURE 12. 8-Bit External Memory

## HPC16003 Operating Modes (Continued)



TL/DD/8801-19
FIGURE 13. 16-Bit External Memory

## Wait States

The internal ROM can be accessed at the maximum operating frequency with one wait state. With 0 wait states, internal ROM accesses are limited to $2 / 3$ ic max.
The HPC16083 provides four software selectable Wait States that allow access to slower memories. The Wait States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals.

## Power Save Modes

Two power saving modes are available on the HPC16083: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, all on-board RAM, registers and I/O are unaffected.

## HALT MODE

The HPC16083 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC16083 are minimal and the applied voltage ( $V_{C C}$ ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The RESET input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

## IDLE MODE

The HPC16083 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. As with the HALT mode, the processor is returned to full operation by the $\overline{R E S E T}$ or NMI inputs, but without waiting for oscillator stabilization. A timer TO overflow will also cause the HPC16083 to resume normal operation.

## HPC16083 Interrupts

Complex interrupt handling is easily accomplished by the HPC16083's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table IV.

TABLE IV. Interrupts

| Vector <br> Address | Interrupt <br> Source | Arbitration <br> Ranking |
| :--- | :--- | :---: |
| \$FFFF:FFFE | RESET <br> SFFFD:FFFC | Nonmaskable external on <br> rising edge of I1 pin |
| SFFFB:FFFA | 1 |  |
| External interrupt on I2 pin | 2 |  |
| \$FFF9:FFF8 | External interrupt on I3 pin | 3 |
| \$FFF7:FFF6 | External interrupt on I4 pin | 4 |
| \$FFF5:FFF4 | Overflow on internal timers | 5 |
| SFFF3:FFF2 | Internal on the UART <br> transmit/receive complete | 6 |
| SFFF1:FFF0 | or external on EXUI <br> External interrupt on El pin | 7 |

## Interrupt Arbitration

The HPC16083 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table IV. The interrupt on RESET has the highest rank and is serviced first.

## Interrupt Processing

Interrupts are serviced after the current instruction is completed except for the RESET, which is serviced immediately. $\overline{\text { RESET }}$ and $\overline{\text { EXUI }}$ are level-LOW-sensitive interrupts and EI is programmable for edge-(RISING or FALLING) or level(HIGH or LOW) sensitivity. All other interrupts are edge-sensitive. NMI is positive-edge sensitive. The external interrupts on I2, I3 and I4 can be software selected to be rising or falling edge. External interrupt (EXUI) is shared with the UART interrupt. This interrupt is level-low sensitive. To select this interrupt disable the ERI and ETI UART interrupt bits in the ENUI register. To select the UART interrupt leave this pin floating or tie it high.

## Interrupt Control Registers

The HPC16083 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

## INTERRUPT ENABLE REGISTER (ENIR)

RESET and the External Interrupt on I1 are non-maskable interrupts. The other interrupts can be individually enabled or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

## INTERRUPT PENDING REGISTER (IRPD)

The IRPD register contains a bit allocated for each interrupt vector. The occurrence of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the
interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC16083 after servicing the interrupts.
For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software.
The NMI bit is read only and 12,13 , and 14 are designed as to only allow a zero to be written to the pending bit (writing a one has no affect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

## INTERRUPT CONDITION REGISTER (IRCD)

Three bits of the register select the input polarity of the external interrupt on 12,13 , and 14.

## Servicing the Interrupts

The Interrupt, once acknowledged, pushes the program counter (PC) onto the stack thus incrementing the stack pointer (SP) twice. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 14 shows the Interrupt Enable Logic.

## RESET

The $\overline{\operatorname{RESET}}$ input initializes the processor and sets ports $A$ and $B$ in the TRI-STATE condition and port $P$ in the LOW state. $\overline{\operatorname{RESET}}$ is an active-low Schmitt trigger input. The processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location (which must correspond to an on board location). The Reset vector address must be between F000 and FFFF when using the HPC16003.

## Timer Overview

The HPC16083 contains a powerful set of flexible timers enabling the HPC16083 to perform extensive timer functions; not usually associated with microcontrollers.
The HPC16083 contains nine 16 -bit timers. Timer T0 is a free-running timer, counting up at a fixed CKI/16 (Clock Input/16) rate. It is used for Watchdog logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer TO permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer TO when specific events occur on the interrupt pins 12,13 , and 14 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 15).

The HPC16083 provides an additional 16-bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the EI pin. EICR is a 16 -bit capture register which records the value of T8 (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/ counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 16).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from or written to. Each timer can be started or stopped under
software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.


FIGURE 15. Timers T0, T1 and T8 with Four Input
Capture Reglsters

## SYNCHRONOUS OUTPUTS

The flexible timer structure of the HPC16083 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 16). Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on port P (see Figure 17).


FIGURE 16. Timers T2-T3 Block

Timer Overview (Continued)


TL/DD/8801-23

## FIGURE 17. Timers T4-T7 Block

Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to $1 / 2$ the frequency of the source used for clocking the timer.

## Timer Registers

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3. The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started, stopped, and to latch and enable interrupts on underflows. The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions.

## Timer Applications

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC16083.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


TL/DD/8801-24
FIGURE 18. Square Wave Frequency Generation
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TSO-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 19 is an example of synchronous pulse train generation.

## Watchdog Logic

The Watchdog Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the Watchdog logic are potentially infinite loops and illegal addresses. Should the Watch-


FIGURE 19. Synchronous Pulse Generation
dog register not be written to before Timer TO overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. An illegal condition also occurs when the processor generates an illegal address when in the Single-Chip modes.* Any illegal condition forces the Watchdog Output (WO) pin low. The WO pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.
-Note: See Operating Modes for details.

## MICROWIRE/PLUS

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 20). MICROWIRE/PLUS has an 8 -bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.


TL/DD/8801-26
FIGURE 20. MICROWIRE/PLUS
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

## MICROWIRE/PLUS Operation

The HPC16083 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC16083 is the master or slave. The shift clock is generated when the HPC16083 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC16083 is configured as a slave. When the HPC16083 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 15 selectable steps from 64 Hz to 1 MHz with CKI at 16.0 MHz .
The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.

## MICROWIRE/PLUS Application

Figure 21 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based sys-
tem could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC16083 microcontrollers interconnected to other MICROWIRE peripherals. HPC16083 \#1 is set up as the master and initiates all data transfers. HPC16083 \#2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of a LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC16083 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


TL/DD/8801-27
FIGURE 21. MICROWIRE/PLUS Application

## HPC16083 UART

The HPC16083 contains a software programmable UART. The UART (see Figure 22) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame (8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external cloct. ource is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.
The HPC16083 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

## UART Wake-up Mode

The HPC16083 UART features a Wake-up Mode of operation. This mode of operation enables the HPC16083 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1. Data in the message is specified by having the ninth bit in the data frame reset to 0 .
The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC16083 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 22. UART Block Dlagram

## Universal Peripheral Interface

The Universal Peripheral Interface (UPI) allows the HPC16083 to be used as an intelligent peripheral to another processor. The UPI could thus be used to tightly link two HPC16083's and set up systems with very high data exchange rates. Another area of application could be where a HPC16083 is programmed as an intelligent peripheral to a host system such as the Series $32000{ }^{*}$ microprocessor. FIGURE 23 illustrates how a HPC16083 could be used an an intelligent peripherial for a Series 32000-based application.
The interface consists of a Data Bus (port A), a Read Strobe (URD), a Write Strobe (UWR), a Read Ready Line (RDRDY), a Write Ready Line (WRRDY) and one Address Input (UAO). The data bus can be either eight or sixteen bits wide.
The URD and UWR inputs may be used to interrupt the HPC16083. The $\overline{\text { RDRDY }}$ and WRRDY outputs may be used to interrupt the host processor.
The UPI contains an Input Buffer (IBUF), an Output Buffer (OBUF) and a Control Register (UPIC). In the UPI mode, port A on the HPC16083 is the data bus. UPI can only be used if the HPC16083 is in the Single-Chip mode.

## Shared Memory Support

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC16083 supports shared memory access with two pins. The pins are the RDY/ $\overline{H L D}$ input pin and the $\overline{H L D A}$ output pin. The user can software select either the Hold or Ready function by the state of a control bit. The $\overline{\text { HLDA }}$ output is multiplexed onto port $B$.

The host uses DMA to interface with the HPC16083. The host initiates a data transfer by activating the HLD input of the HPC16083. In response, the HPC16083 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal (HLDA) from the HPC16083 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC16083 resumes normal operations.
FIGURE 24 illustrates an application of the shared memory interface between the HPC16083 and a Series 32000 system. To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus.

## Memory

The HPC16083 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be addressed with 8 kbytes of ROM and 256 bytes of RAM available on the chip itself. The ROM may contain program instructions, constants or data. The ROM and RAM share the same address space allowing instructions to be executed out of RAM.
Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed directly by instructions or indirectly through the $\mathrm{B}, \mathrm{X}$ and SP registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC16083 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC16083 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table V.


FIGURE 23. HPC16083 as a Peripheral: (UPI Interface to Series 32000 Application)

Shared Memory Support (Continued)


FIGURE 24. Shared Memory Application: HPC16083 Interface to Serles 32000 System

TABLE V. HPC16083 Memory Map

| FFFF:FFFO | Interrupt Vectors |  |
| :---: | :---: | :---: |
| FFEF:FFDO | JSRP Vectors |  |
| FFCF:FFCE <br> E001:E000 | On-Chip ROM | USER MEMORY |
| $\begin{gathered} \text { DFFF:DFFE } \\ \vdots \\ 0 \\ 0201: 0200 \end{gathered}$ | External Expansion Memory |  |
| $\begin{gathered} \text { 01FF:01FE } \\ \vdots \\ 01 \mathrm{C} 1: 01 \mathrm{Co} \\ \hline \end{gathered}$ | On-Chip RAM | USER RAM |
| 0195:0194 | Watchdog Address | Watchdog Logic |
| 0192 | TOCON Register |  |
| 0191:0190 | TMMODE Register |  |
| 018F:018E | DIVBY Register |  |
| 018D:018C | T3 Timer |  |
| 018B:018A | R3 Register |  |
| 0189:0188 | T2 Timer | Timer Block T0:T3 |
| 0187:0186 | R2 Register |  |
| 0185:0184 | I2CR Register/ R1 |  |
| 0183:0182 | I3CR Register/ 11 |  |
| 0181:0180 | 14CR Register |  |
| 015E:015F | EICR |  |
| 015C | EICON |  |
| 0153:0152 | Port P Register |  |
| 0151:0150 | PWMODE Register |  |
| 014F:014E | R7 Register |  |
| 014D:014C | T7 Timer |  |
| 014B:014A | R6 Register | Timer Block T4:T7 |
| 0149:0148 | T6 Timer |  |
| 0147:0146 | R5 Register |  |
| 0145:0144 | T5 Timer |  |
| 0143:0142 | R4 Register |  |
| 0141:0140 | T4 Timer |  |


| 0128 | ENUR Register |  |
| :--- | :--- | :--- |
| 0126 | TBUF Register | UART |
| 0124 | RBUF Register |  |
| 0122 | ENUI Register |  |
| 0120 | ENU Register |  |
| 0104 | Port D Input Register |  |
| $00 \mathrm{F5}: 00 \mathrm{~F} 4$ | BFUN Register | PORTS A \& B |
| 00F3:00F2 | DIR B Register | CONTROL |
| 00F1:00F0 | DIR A Register / IBUF | CONTR |
| 00E6 | UPIC Register | UPI CONTROL |
| 00E3:00E2 | Port B | PORTS A \& B |
| 00E1:00E0 | Port A / OBUF |  |
| 00DE | Microcode ROM Dump |  |
| 00DD:00DC | HALT Enable Register |  |
| 00D8 | Port I Input Register | PORT CONTROL |
| 00D6 | SIO Register | CONTROL |
| 00D4 | IRCD Register | REGISTERS |
| 00D2 | IRPD Register |  |
| 00D0 | ENIR Register |  |
| 00CF:00CE | X Register |  |
| 00CD:00CC | B Register |  |
| $000 \mathrm{CB}: 00 \mathrm{CA}$ | K Register | HPC CORE |
| 00C9:00C8 | A Register | REGISTERS |
| 00C7:00C6 | PC Register |  |
| 00C5:00C4 | SP Register |  |
| 00C3:00C2 | (reserved) |  |
| 00C0 | PSW Register |  |
| 00BF:00BE | On-Chip |  |
| $\vdots$ | RAM |  |
| 0001:0000 | RAM |  |

## Design Considerations

Designs using the HPC family of 16 -bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to $\mathrm{V}_{\mathrm{CC}}$ or ground, either through a resistor or directly. Unlike the inputs, unused outputs should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.

- Keep $V_{C C}$ bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least $1 \mu \mathrm{~F}$ and bypass their outputs with a $10 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$ tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a $10 \mu \mathrm{~F}$ to $20 \mu \mathrm{~F}$ tantalum electrolytic capacitor or a $50 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ aluminum electrolytic capacitor to decouple the $\mathrm{V}_{\mathrm{CC}}$ bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.


TL/DD/8801-40

A recommended crystal oscillator circuit to be used with the HPC is shown below. See table for recommended component values. The recommended values given in the table below have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within $1^{\prime \prime}$ distance. This is to reduce lead inductance from long PC traces, as well-as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a $V_{C C}$ and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A $1.0 \mu \mathrm{~F}$, a $0.1 \mu \mathrm{~F}$, and a $0.001 \mu \mathrm{~F}$ dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

HPC Oscillator Table

| $\mathbf{f C}_{\mathbf{C}}(\mathbf{M H z})$ | $\mathbf{R e c}_{\mathbf{C}}(\Omega)$ | $\mathbf{C} 1(\mathrm{pF})$ | $\mathbf{C} 2(\mathrm{pF})$ |
| :---: | :---: | :---: | :---: |
| 2 | 50 | 82 | 100 |
| 4 | 50 | 62 | 75 |
| 6 | 50 | 50 | 56 |
| 8 | 50 | 47 | 50 |
| 10 | 50 | 39 | 50 |
| 12 | 0 | 39 | 39 |
| 14 | 0 | 33 | 39 |
| 16 | 0 | 33 | 39 |
| 18 | 0 | 33 | 33 |
| 20 | 0 | 33 | 33 |
| 22 | 0 | 27 | 39 |
| 24 | 0 | 27 | 39 |
| 26 | 0 | 27 | 33 |
| 28 | 0 | 27 | 33 |
| 30 | 0 | 27 | 27 |

Crystal Specifications:
"AT" cut, parallel resonant crystals tuned to the desired frequency with the following specifications are recommended:
Series resistance $<65 \Omega$
Loading capacitance $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$

## HPC16083 CPU

The HPC16083 CPU has a 16 -bit ALU and six 16 -bit registers

## Arithmetic Logic Unit (ALU)

The ALU is 16 bits wide and can do 16 -bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1-bit C register.

## Accumulator (A) Register

The 16-bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

## Address ( $B$ and X) Reglsters

The 16-bit $B$ and $X$ registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

## Boundary (K) Reglster

The 16 -bit K register is used to set limits in repetitive loops of code as register B sequences through data memory.

## Stack PoInter (SP) Register

The 16-bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.

## Program (PC) Register

The 16-bit PC register addresses program memory.

## Addressing Modes

## ADDRESSING MODES-ACCUMULATOR AS DESTINATION

## Register Indirect

This is the "normal" mode of addressing for the HPC16083 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).

## Direct

The instruction contains an 8-bit or 16-bit address field that directly points to the memory for the operand.

## Indirect

The instruction contains an 8-bit address field. The contents of the WORD addressed points to the memory for the operand.

## Indexed

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.
Immediate
The instruction contains an 8-bit or 16-bit immediate field that is used as the operand.
Register Indirect (Auto Increment and Decrement)
The operand is the memory addressed by the $X$ register. This mode automatically increments or decrements the $X$ register (by 1 for bytes and by 2 for words).
Register Indirect (Auto Increment and Decrement) with Conditional Sklp
The operand is the memory addressed by the $B$ register. This mode automatically increments or decrements the B register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if $B$ goes past K.

## ADDRESSING MODES-DIRECT MEMORY AS DESTINATION

## Direct Memory to Direct Memory

The instruction contains two 8 - or 16 -bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.

## Immediate to Direct Memory

The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.

## Double Register Indirect Using the $\mathbf{B}$ and $\mathbf{X}$ Registers

Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the $B$ and $X$ registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the X register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .

## HPC Instruction Set Description



## HPC Instruction Set Description (Continued)

| Mnemonic | Description | Action |
| :---: | :---: | :---: |
| BIT INSTRUCTIONS |  |  |
| SBIT RBIT IFBIT | Set bit Reset bit If bit | $1 \rightarrow$ Mem.bit <br> $0 \rightarrow$ Mem.bit <br> If Mem.bit is true, do next instr. |
| MEMORY TRANSFER INSTRUCTIONS |  |  |
| LD <br> ST <br> X <br> PUSH <br> POP <br> LDS <br> XS | Load <br> Load, incr/decr X <br> Store to Memory <br> Exchange <br> Exchange, incr/decr $X$ <br> Push Memory to Stack <br> Pop Stack to Memory <br> Load A, incr/decr B, <br> Skip on condition <br> Exchange, incr/decr B, <br> Skip on condition | Meml $\rightarrow$ MA <br> $\operatorname{Mem}(X) \rightarrow A, X \pm 1$ (or 2) $\rightarrow X$ <br> $A \rightarrow$ Mem <br> $A \longleftrightarrow$ Mem <br> $A \longleftrightarrow \operatorname{Mem}(X), X \pm 1$ (or 2 ) $\rightarrow X$ <br> $W \rightarrow W(S P), S P+2 \rightarrow S P$ <br> $S P-2 \rightarrow S P, W(S P) \rightarrow W$ <br> $\operatorname{Mem}(B) \rightarrow A, B \pm 1$ (or 2) $\rightarrow B$, <br> Skip next if $B$ greater/less than $K$ <br> $\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1$ (or 2) $\rightarrow B$, <br> Skip next if $B$ greater/less than $K$ |

## REGISTER LOAD IMMEDIATE INSTRUCTIONS

| LD B | Load B immediate | imm $\rightarrow B$ |
| :--- | :--- | :--- |
| LDK | Load Kimmediate | imm $\rightarrow K$ |
| LDX | Load $X$ immediate | imm $\rightarrow X$ |
| LD BK | Load B and K immediate | imm $\rightarrow B, i m m \rightarrow K$ |

## ACCUMULATOR AND C INSTRUCTIONS

CLRA $\quad$ Clear A
INC A
DEC A
Increment A
Decrement A
$A+1 \rightarrow A$
COMP A
Complement A
$A-1 \rightarrow A$

SWAP A
RRC A
RLC A
SHR A
SHLA
SC
RC
IFC
IFNC
Swap nibbles of A
Rotate A right thru C
Rotate A left thru C
1 's complement of $A \rightarrow A$
$\mathrm{A} 15: 12 \leftarrow \mathrm{~A} 11: 8 \longleftarrow \mathrm{~A} 7: 4 \longleftrightarrow \mathrm{~A} 3: 0$

Shift A right
$C \rightarrow A 15 \rightarrow \ldots \rightarrow A O \rightarrow C$
$C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow C$
$0 \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C$
Shift A left $\quad C \leftarrow A 15 \leftarrow \ldots \leftarrow A 0 \leftarrow 0$
Set C $\quad 1 \rightarrow C$
Reset $C \quad 0 \rightarrow C$
IF C $\quad$ Do next if $\mathrm{C}=1$ IF not $C \quad$ Do next if $\mathrm{C}=0$
TRANSFER OF CONTROL INSTRUCTIONS

| JSRP | Jump subroutine from table | $\begin{gathered} \mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP} \\ \mathrm{~W} \text { (table\# } \rightarrow \mathrm{PC} \end{gathered}$ |
| :---: | :---: | :---: |
| JSR | Jump subroutine relative | $\begin{aligned} & \mathrm{PC} \rightarrow[S P], S P+2 \rightarrow \text { SP,PC }+\# \rightarrow P C \\ & \quad(\# \text { is }+1025 \text { to }-1023) \end{aligned}$ |
| JSRL | Jump subroutine long | $\mathrm{PC} \rightarrow$ [SP], SP $+2 \rightarrow$ SP, PC + \# $\rightarrow \mathrm{PC}$ |
| JP | Jump relative short | $\mathrm{PC}+$ \# $\rightarrow \mathrm{PC}(\#$ is +32 to -31$)$ |
| JMP | Jump relative | $\mathrm{PC}+$ \# $\rightarrow \mathrm{PC}(\#$ is +257 to -255) |
| JMPL | Jump relative long | $\mathrm{PC}+$ \# $\rightarrow$ PC |
| JID | Jump indirect at PC + A | $P C+A+1 \rightarrow P C$ |
| JIDW |  | then Mem(PC) $+\mathrm{PC} \rightarrow \mathrm{PC}$ |
| NOP | No Operation | $\mathrm{PC}+1 \rightarrow \mathrm{PC}$ |
| RET | Return | SP-2 $\rightarrow$ SP,[SP] $\rightarrow$ PC |
| RETSK | Return then skip next | $\mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}$, \& skip |
| RETI | Return from interrupt | $\mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}$, interrupt re-enabled |

Note: W is 16 -bit word of memory
MA is Accumulator A or direct memory ( 8 or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8 -bit immediate data only

| Memory Usage |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number Of Bytes For Each Instruction (number in parenthesis is 16-Bit field) |  |  |  |  |  |  |  |  |  |  |
| Using Accumulator A |  |  |  |  |  |  | To Direct Memory |  |  |  |
|  | Reg Indir. <br> (B) <br> (X) |  | Direct | Indir. | Index | Immed. |  |  | Immed. |  |
| LD | 1 | 1 | 2(4) | 3 | 4(5) | 2(3) | 3(5) | 5(6) | 3(4) | 5(6) |
| X | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ST | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| ADDS | - | - | - | - | - | 2 | - | - | - | - |
| SBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DSBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| ADD | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| MULT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| DIV | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| DIVD | 1 | 2 | 3(4) | 3 | 4(5) | - | 4(5) | 5(6) | 4(5) | 5(6) |
| IFEQ | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| IFGT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| AND | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| OR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| XOR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |

## Code Efficiency

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC16083 has been designed to be extremely codeefficient. The HPC16083 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC16083, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

## SINGLE BYTE INSTRUCTIONS

The majority of instructions on the HPC16083 are singlebyte. There are two especially code-saving instructions:
JP is a 1 -byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte call subroutine. The user makes a table of his 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into his table; the assembler can give him this information.

## EFFICIENT SUBROUTINE CALLS

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

## MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING

The HPC16083 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:

1. Exchange $A$ and memory pointed to by the $B$ register
2. Increment or decrement the $B$ register
3. Compare the $B$ register to the $K$ register
4. Generate a conditional skip if $B$ has passed $K$

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

## BIT MANIPULATION INSTRUCTIONS

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

## DECIMAL ADD AND SUBTRACT

This instruction is needed to interface with the decimal user world.
It can handle both 16 -bit words and 8 -bit bytes.
The 16-bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC16083 supplies 8 -bit byte capability for 2-digit variables and literal variables.

## MULTIPLY AND DIVIDE INSTRUCTIONS

The HPC16083 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

## Development Support

## DEVELOPMENT SYSTEM

The Microcomputer On Line Emulator (MOLE) is a low cost development system and emulator for all microcontroller products. These include COPs and the HPC family of products. The development system consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the development system is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other development systems in a multi-development system environment.
The development system can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## HOW TO ORDER

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum requirement for accessing Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information system package contains:
DIAL-A-HELPER Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

| Development Tools Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Microcontroller | Order Part Number | Description | Includes | Manual <br> Number |
| HPC | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-HPC-PB1 | Personality Board | HPC Personality Board Users Manual | 420410477-001 |
|  | MOLE-HPC-IBMR | Assembler Software for IBM | HPC Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410836-001 <br> 420040416-001 |
|  | MOLE-HPC-IBM-CR | C Compiler for IBM | HPC C Compiler Users Manual and Software Disk Assembler Software for IBM MOLE-HPC-IBM | 4244105883001 |
|  | HPC-VMS | Assembler, Loader, Librarian for VAX/VMS | HPC Software User's Manual and 9 Track Tape | 424410836-001 |
|  | HPC-VMS-C | C Compiler for VAX/VMS | HPC Software User's Manual and 9 Track Tape (Includes Assembler) | 424410883-001 |
|  | 424410897-001 | Users Manual |  | 424410897-001 |

[^6]
## Development Support (Continued)

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: 300 or 1200 Baud
Set-Up: Length: 8-bit Parity: None Stop Bit: 1
Operation: 24 hrs, 7 days


## Part Selection

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC16083 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


TL/DD/8801-31
FIGURE 8. HPC Family Part Numbering Scheme

## Examples

HPC46003E20 - ROMless, Commercial temp. $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$, DCC
HPC16083XXX/U20 - 8k masked ROM, Military temp. $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$, PGA
HPC26083XXX/V20 - 8k masked ROM, Automotive temp. $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$, PLCC

## HPC46083MH

## High-Performance microController Emulator

## General Description

The HPC46083MH is the emulator device for the HPC16083 and is a member of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC46083MH has 8 k bytes of on-chip EPROM. The HPC46083MH is a two chip system packaged in a dual cavity ceramic LDCC type package, with a lid on top, and a UV quartz window on bottom. Within the package is an HPC46083 and UV-erasable EPROM with port recreation logic. The EPROM die allows the HPC to function normally, while executing code out of the EPROM. The HPC46083MH may be programmed using a programming card to adapt the part to a normal 27C64 EPROM programmer. The part will function as the normal HPC, and the use of the EPROM should be transparent to the user. The only system design consideration is that pin 5 is $\mathrm{V}_{\mathrm{PP}}$, not $\mathrm{V}_{\mathrm{CC}}$, and should be tied to $\mathrm{V}_{\mathrm{CC}}$ during normal operation. Pin 26 should also be tied to $\mathrm{V}_{\mathrm{Cc}}$.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOGTM logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64 k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips.
The HPC46083MH is available in 68-pin LDCC type packages.

## Features

- HPC family-core features:
- 16-bit architecture, both byte and word
- 16-bit data bus, ALU, and registers
- 64k bytes of external memory addressing
- FAST-200 ns for fastest instruction when using 20.0 MHz clock
- High code efficiency-most instructions are single byte
$-16 \times 16$ multiply and $32 \times 16$ divide
- Eight vectored interrupt sources
- Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS-very low power with two power save modes: IDLE and HALT
- UART-full duplex, programmable baud rate
- Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)
- 8k bytes of EPROM, 256 bytes of RAM on chip
- Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


## Block Diagram (HPC46083 with 8k EPROM shown)



## 20 MHz

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for avallability and specifications.
Total Allowable Source or Sink Current
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) $300^{\circ} \mathrm{C}$
$V_{\text {CC }}$ with Respect to GND
-0.5 V to 7.0 V
All Other Pins ESD $\left(V_{C C}+0.5\right) \mathrm{V}$ to $(\mathrm{GND}-0.5) \mathrm{V}$

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{lcc}_{1}$ | Supply Current$54+4 \times f_{\text {in }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$ (Note 1) |  | 134 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1) |  | 62 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current$0.5+1.25 \times f_{\text {in }}$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$, (Note 1) |  | 26 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$, (Note 1) |  | 3 | mA |
| $\mathrm{ICC}_{3}$ | HALT Mode Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 250 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS $\overline{R E S E T}$, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{IH}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{LL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |

ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{IH}_{2}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}_{2}}$ | Logic Low |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | (Note 2) |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | I/O Capacitance | (Note 2) |  | 20 | pF |

OUTPUT VOLTAGE LEVELS

| $\mathrm{V}_{\mathrm{OH}}$ | Logic High (CMOS) | $\mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (Note 2) | $V_{C C}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}_{1}}$ | Logic Low (CMOS) | $\mathrm{IOH}_{\mathrm{OH}}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{I}_{\mathrm{OH}}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ |  | $\mathrm{IOL}^{\prime}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}_{3}}$ | Other Port Pin Drive, WO (open drain) ( $\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}$ ) | $\mathrm{IOH}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 4}$ | ST1 and ST2 Drive | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | (Note 3) | 2.5 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| loz | TRI-STATE Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note 1: $\mathrm{I}_{\mathrm{CC}_{1},}, \mathrm{I}_{\mathrm{CC}_{2}}, \mathrm{ICC}_{3}$ measured with no external drive ( $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{iH}}$ and $\mathrm{I}_{\mathrm{IL}}=0$ ). $\mathrm{I}_{\mathrm{CC}_{1}}$ is measured with $\overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}} . \mathrm{I}_{\mathrm{CC}}$ is measured with $\mathrm{NMI}=\mathrm{V}_{\mathrm{CC}}$, CKI driven to $\mathrm{V}_{\mathrm{IH} 1}$ and $\mathrm{V}_{\mathrm{IL}}$, with rise and fall times less than 10 ns .
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

## 20 MHz (1 Wait State Operation)

AC Electrical Characteristics $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}=$ CKI freq. | Operating Frequency (Note 4) | 2 | 20.0 | MHz |
| $\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{f}_{\mathrm{C}}$ | Clock Period | 50 | 500 | ns |
| $\mathrm{t}_{\text {CKIR }}$ (Note 3) | CKI Rise Time |  | 7 | ns |
| $\mathrm{t}_{\text {CKIF }}$ (Note 3) | CKI Fall Tiime |  | 7 | ns |
| [ticKIH/ $\left.\left(t_{\text {CKIH }}+t_{\text {CKIL }}\right)\right] 100$ | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}$ | Timing Cycle | 100 | 1000 | ns |
| $t_{L L}=1 / 2 t_{C}-12$ | ALE Pulse Width | 38 |  | ns |
| $t_{D C 1 C 2 R}$ (Notes.1, 2) | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DC} 1 \mathrm{C} 2 F} \\ & (\text { Notes 1, 2) } \end{aligned}$ | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
| tocialer (Notes 1, 2) | Delay from CKI Rising Edge to ALE Rising Edge | 10 | 50 | ns |
| $t_{\text {DC1ALEF }}$ (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge | 10 | 50 | ns |
| $\begin{aligned} & \text { tDC2ALER }_{\text {DC }}^{1 / 4} 4 \mathrm{tC}+35 \\ & \text { (Note } 2 \text { ) } \end{aligned}$ | Delay from CK2 Rising Edge to ALE Rising Edge |  | 65 | ns |
| $\begin{aligned} & \text { tDC2ALEF }=1 / 4 \text { tC }+35 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 65 | ns |
| $\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-20$ | Address Valid to ALE Falling Edge | 5 |  | ns |
| $\mathrm{t}_{\mathrm{VP}}=1 / 4 \mathrm{t}_{\mathrm{C}}-5$ | Address Hold from ALE Falling Edge | 20 |  | ns |
| $t_{\text {WAIT }}=t_{C}=W S$ | Wait State Period | 100 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19$ | External Timer Input Frequency |  | 1.05 | MHz |
| $\mathrm{t}_{\mathrm{XIN}}$ | Pulse Width for Timer Inputs | 100 |  | ns |
| $\mathrm{f}_{\text {MW }}$ | External MICROWIRE/PLUS Clock Input Frequency |  | 1.25 | MHz |
| $\mathrm{fu}=\mathrm{f}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 2.5 | MHz |

## CKI Input Signal Characteristics




TL/DD/10105-4

Read Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 4 t_{C}-5$ | ALE Falling Edge to $\overline{\mathrm{RD}}$ Falling Edge | 20 |  | ns |
| $\mathrm{t}_{\text {RW }}=1 / 2 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-10$ | $\overline{\mathrm{RD}}$ Pulse Width | 140 |  | ns |
| $t_{\text {DR }}=3 / 4 \mathrm{t}_{\mathrm{C}}-20$ | Data Hold after Rising Edge of $\overline{\text { RD }}$ | 0 | 55 | ns |
| $\begin{aligned} & t_{A C C}=t_{C}+W S-85 \\ & \text { (Note 2) } \end{aligned}$ | Address Valid to Input Data Valid |  | 115 | ns |
| $t_{R D}=1 / 2 t_{C}+W S-85$ | $\overline{\mathrm{RD}}$ Falling Edge to Input Data Valid |  | 65 | ns |
| $t_{\text {RDA }}=t_{C}-5$ | $\overline{\mathrm{RD}}$ Rising Edge to Address Valid | 95 |  | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}, \mathrm{CK} 2$ Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC parameters are tested using DC Characteristics Inputs and non CMOS Outputs. Measurement of AC specifications is done with external clock driving CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF or AC measurements will be skewed.
Note: WS = IWAIT $^{*}$ number of pre-programmed wait states. Minimum and Maximum values are calculated from maximum operating frequency with one (1) wait state pre-programmed.
Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given min/max value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a high confidence level.
Note 3: This is guaranteed by design and not tested.
Note 4: Maximum frequency with 0 wait states is 6 MHz .

## Write Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{C}-5$ | ALE Falling Edge to <br> $\overline{W R}$ Falling Edge | 45 |  | ns |
| $\mathrm{t}_{\mathrm{WW}}=3 / 4 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-20$ | WR Pulse Width | 155 |  | ns |
| $\mathrm{t}_{\mathrm{HW}}=1 / 4 \mathrm{t}_{\mathrm{C}}-5$ | Data Hold after <br> Rising Edge of $\overline{W R}$ | 20 | ns |  |
| $\mathrm{t}_{\mathrm{V}}=1 / 2 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-20$ | Data Valid before <br> Rising Edge of $\overline{W R}$ | 130 | ns |  |

## Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-80$ | Falling Edge of ALE to Falling Edge of RDY |  | 45 | ns |
| $t_{\text {RWP }}=t_{C}+10$ | RDY Pulse Width | 110 |  | ns |
| ${ }^{\text {'SALE }}=11 / 4 \mathrm{t}_{\mathrm{C}}+70$ | Falling Edge of $\overline{\mathrm{HLD}}$ to Rising Edge of ALE | 145 |  | ns |
| $t_{H W P}=t_{C}+10$ | HLD Pulse Width | 110 |  | ns |
| $t_{\text {HAD }}=11 / 4 \mathrm{t}_{\mathrm{C}}+70$ | Rising Edge on $\overline{\text { HLD }}$ to Rising Edge on HLDA |  | 345 | ns |
| ${ }^{\text {H }}$ HAE $=2 \mathrm{t}_{\mathrm{C}}+130$ | Falling Edge on $\overline{\text { HLD }}$ to Falling Edge on HLDA |  | 330* | ns |
| $t_{B F}=1 / 2 t_{C}+66$ | Bus Float after Falling Edge on HLDA |  | 116 | ns |
| $t_{B E}=1 / 2 t_{C}+66$ | Bus Enable before Rising Edge of HLDA | 116 |  | ns |

*Note: thAE may be as long as ( $6 \mathrm{t}_{\mathrm{C}}+8 \mathrm{ws}+144 \mathrm{t}_{\mathrm{C}}+180$ ) depending on which instruction is being executed, the addressing mode and number of wait states. $t_{\text {HAE }}$ maximum value tested is for the optimal case.

## UPI Read/Write Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuas | Address Setup Time to Falling Edge of URD | 10 |  | ns |
| tuat | Address Hold Time from Rising Edge of URD | 10 |  | ns |
| $t_{\text {RPW }}$ | $\overline{\text { URD Pulse Width }}$ | 100 |  | ns |
| toe | $\overline{\text { URD Falling Edge to }}$ Output Data Valid | 0 | 60 | ns |
| tod | Rising Edge of $\overline{\text { URD }}$ to Output Data Invalid | 5 | 70 | ns |
| ${ }^{\text {t }}$ DRDY | RDRDY Delay from Rising Edge of URD |  | 70 | ns |
| twow | UWR Pulse Width | 40 |  | ns |
| tuds | Input Data Valid before Rising Edge of UWR | 10 |  | ns |
| tudH | Input Data Hold after Rising Edge of UWR | 20 |  | ns |
| $t_{\text {A }}$ | WRRDY Delay from Rising Edge of UWR |  | 70 | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}$, CK2 Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{~F}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$.

## Timing Waveforms



Timing Waveforms (Continued)


TL/DD/10105-6
FIGURE 1. Write Cycle


FIGURE 2. Read Cycle


TL/DD/10105-8
FIGURE 3. Ready Mode Timing


TL/DD/10105-9
FIGURE 4. Hold Mode Timing

Timing Waveforms (Continued)


FIGURE 5. UPI Read Timing


TL/DD/10105-11
FIGURE 6. UPI Write Timing

## Pin Descriptions

The HPC46083MH is available in 68-pin LDCC packages.

## I/O PORTS

Port A is a 16-bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory , port A is used as the multiplexed address/data bus.
Port B is a 16-bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port B may also be configured via a 16-bit function register BFUN to individually allow each pin to have an alternate function.

| B0: | TDX | UART Data Output |
| :--- | :--- | :--- |
| B1: |  |  |
| B2: | CKX | UART Clock (Input or Output) |
| B3: | T2IO | Timer2 I/O Pin |
| B4: | T310 | Timer3 I/O Pin |
| B5: | SO | MICROWIRE/PLUS Output |
| B6: | SK | MICROWIRE/PLUS Clock (Input or Output) |
| B7: | HLDA | Hold Acknowledge Output |
| B8: | TSO | Timer Synchronous Output |
| B9: | TS1 | Timer Synchronous Output |
| B10: | UAO | Address O Input for UPI Mode |
| B11: | WRRDY | Write Ready Output for UPI Mode |
| B12: |  |  |


| B13: | TS2 | Timer Synchronous Output |
| :--- | :--- | :--- |
| B14: | TS3 | Timer Synchronous Output |
| B15: | RDRDY | Read Ready Output for UPI Mode |

When accessing external memory, four bits of port B are used as follows:

| B10: | ALE | Address Latch Enable Output <br> B11: |
| :--- | :--- | :--- |
| $\overline{\text { WR }}$ | Write Output <br> High Byte Enable Output/Input <br> (sampled at reset) | $\overline{\text { HBE }}$ |

Port 1 is an 8 -bit input port that can be read as general purpose inputs and is also used for the following functions:

| 11: | NMI | Nonmaskable Interrupt Input |
| :--- | :--- | :--- |
| I2: | INT2 | Maskable Interrupt/Input Capture/URD |
| I3: | INT3 | Maskable Interrupt/Input Capture/UWR |
| 14: | INT4 | Maskable Interrupt/Input Capture |
| 15: | SI | MICROWIRE/PLUS Data Input |
| 16: | RDX | UART Data Input |

Port $D$ is an 8-bit input port that can be used as general purpose digital inputs.
Port $P$ is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4

## Pin Descriptions (Continued)

through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

## POWER SUPPLY PINS

| VPP | Programming Power |
| :--- | :--- |
| VCC1 | Positive Power Supply |
| GND | Ground for On-Chip Logic |
| DGND | Ground for Output Buffers |

Note: GND and DGND are electrically connected in the package. Both $V_{C C}$ pins and both ground pins must be used.

## CLOCK PINS

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

## OTHER PINS

WO This is an active low open drain output that signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
ST2 Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
RESET is an active low input that forces the chip to restart and sets the ports in a TRI-STATE ${ }^{\oplus}$ mode.
RDY/HLD has two uses, selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
EXM External memory enable (active high) disables internal EPROM and maps it to external memory.
El External interrupt with vector address FFF1:FFF0. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
EXUI External interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2 (Active Low).
$\overline{\mathrm{CE}} \quad$ Places part in EPROM Programming mode (Active Low).

## Connection Diagrams

## Leaded Chip Carriers



## Top View

The HPC46083MH is a two chip system packaged in a dual cavity ceramic LDCC package, with a UV quartz window on bottom. Within the package is an HPC46083 and a UV-erasable EPROM with port recreation logic. Code executes out of the EPROM. The HPC46083MH may be programmed using a programming card to adapt the part to a 27 C 64 EPROM programmer. The part functions as the normal HPC, and the use of the EPROM should be transparent to the user. The only system design consideration is that pin 5 is $\mathrm{V}_{\mathrm{Pp}}$, not $\mathrm{V}_{\mathrm{CC}}$, and should be tied to $\mathrm{V}_{\mathrm{CC}}$ during normal operation. Pin 26 should also be tied to $\mathrm{V}_{\mathrm{CC}}$. DGND is connected internally to $\mathrm{V}_{S S}$ via a ground plane internal to the package. This should not cause any functional problems to a normal user of the part. Please be careful when inserting the part that the polarity dot is on pin 1.
When programming the part, care should be taken to use only the NSC HPC-EMU-PRGM 980420174 Programming card. This is easily distinguished by the large Yamaichi socket on the top. When programming it in the NSC MOLE Brain Board programmer be sure to use the Chip 2764 option in the programming menu. Use $13.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{PP}}$. The part will program in most 27C64 EPROM programmers, however refer to the data sheet to ensure that all timing requirements are met in the programming algorithm. Normal erase times under a UV light run about 45 mins., but may vary depending on the intensity of the light.
Suggested sockets and extractor tool:

| Socket \# | AMP | PLCC |
| :--- | :--- | :--- |
|  |  | \#821574-1 <br> \#6141749 |
|  | YAMAICHI | IC51-0684-390 |
|  |  | IC120-0684-204 |
|  | ENPLAS | PLCC-68-1.27-02 |
| Extractor Tool \# | AMP | $821566-1$ |

## Programming Information

DC Electrical Characteristics $T_{A}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.50 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=13.5 \pm 0.5 \mathrm{~V}$

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $I_{P P}$ | $V_{P P}$ Supply Current during <br> Programming Pulse <br> $\overline{R E S E T}$ <br> $=\overline{C E}=V_{I L}$ |  | 60 | mA |
| ICC | $V_{P P}$ Supply Current |  | 35 | mA |

Note t: $V_{C C}$ must be applied either coincidentally or before $V_{P P}$ and removed either coincidentally or after $V_{P P}$.
Note 2: $\mathrm{V}_{\mathrm{PP}}$ must not be greater than 14 V including overshoot. During $\overline{C E}=\mathrm{B}_{11}=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{PP}}$ must not be switched from 5 V to 13.5 V or vice-versa.
Note 3: During power up the B 11 pin must be brought high $\left(2 \mathrm{~V}_{\mathrm{IH}}\right)$ either coincident with or before power is applied to $\mathrm{V}_{\mathrm{PP}}$.
AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.50 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=13.5 \pm 0.5 \mathrm{~V}$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Enable Setup Time | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\mathrm{B}_{11}$ Enable Setup Time | 2 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time | 0 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold Time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip Disable to Output Float Delay | 0 |  | 130 | ns |
| toe | Data Valid from $\mathrm{B}_{11}$ Enable |  |  | 130 | ns |
| tvs | $V_{\text {PP }}$ Setup Time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {PW }}$ | $\mathrm{B}_{15}$ Pulse Width | 1 | 5 | 10 | ms |

## Programming Waveform



## Programming Information (Continued)

The following is the pin-connection list for programming the HPC Emulator.

| HPC EMU |  | 27C64 |  |
| :---: | :---: | :---: | :---: |
| PIn | Name | Pin | Name |
| 1-4 | B0-B2, EXUI | 28 | $V_{\text {CC }}$ |
| 5 | VPP | 1 | VPP |
| 6 | 12 | 17 | 05 |
| 7 | 13 | 18 | 06 |
| 8 | 14 | 26 | NC |
| 9-20 | 15-I7, D0-D7, El | 28 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 21 | EXM | 16 | O4 |
| 22-25 | P0-P3 | NC |  |
| 26 | $\overline{\mathrm{CE}}$ | 20 | $\overline{C E}$ |
| 27 | B15 | 22 | $\overline{O E}$ |
| 28-30 | B12-B14 | 14 | GND |
| 31 | B11 | 27 | PGM |
| 32 | B10 | 15 | O3 |
| 33,34 | B9,B8 | 28 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 35 | A15 | 13 | 02 |
| 36 | A14 | 12 | 01 |
| 37 | A13 | 11 | O0 |


| HPC EMU |  | 27C64 |  |
| :--- | :--- | :--- | :--- |
| Pin | Name | Pin | Name |
| 38 | A12 | 2 | A12 |
| 39 | A11 | 23 | A111 |
| 40 | A10 | 21 | A10 |
| 41 | A9 | 24 | A9 |
| 42 | A8 | 25 | A8 |
| 43 | VCC | 28 | $V_{C C}$ |
| 44 | DGND | 14 | GND |
| 45 | CK2 | NC |  |
| 46 | RDY/HLD | 19 | O7 |
| $47-54$ | A7-A0 | $3-10$ | A7-A0 |
| 55 | RESET | 14 | GND |
| 56,57 | ST1,ST2 | NC |  |
| 58,59 | IO,I1 | 28 | $V_{C C}$ |
| 60,61 | CKO,CKI | Clock Circuit | NC |
| 62 | GND | 14 | GND |
| 63 | WO |  | NC |
| $64-68$ | B3-B7 | 28 | $V_{C C}$ |

Attach a crystal circuit to CKI \& CKO.

Programming Hookup to Program as 27C64



# HPC16164/26164/36164/46164 HPC16104/26104/36104/46104 HPC16064/26064/36064/46064 HPC16004/26004/36004/46004 High-Performance microControllers with A/D 

## General Description

The HPC16164, HPC16104, HPC16064 and HPC16004 are members of the HPCTM family of High Performance microControllers. Each member of the family has the same core CPU with a unique memory and I/O configuration to suit specific applications. The HPC16164 and HPC16104 have 16k bytes of on-chip ROM. The HPC16104 and HPC16104 have no on-chip ROM and is intended for use with external memory. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC devices are complete microcomputers on a single chip. All system timing, internal logic, ROM, RAM, and I/O are provided on the chip to produce a cost effective solution for high performance applications. On-chip functions such as UART, up to eight 16 -bit timers with 4 input capture registers, vectored interrupts, WATCHDOG logic and MICROWIRE/PLUSTM provide a high level of system integration. The ability to address up to 64k bytes of external memory enables the HPC to be used in powerful applications typically performed by microprocessors and expensive peripheral chips. The term "HPC16164" is used throughout this datasheet to refer to the HPC16164, HPC16104, HPC16064 and HPC16004 devices unless otherwise specified.
The HPC16164 and HPC16104 have, as an on-board peripheral, an 8 -channel 8 -bit Analog-to-Digital Converter. This A/D converter can operate in single-ended mode where the analog input voltage is applied across one of the eight input channels (D0-D7) and AGND. The A/D converter can also
operate in differential mode where the analog input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in single-ended mode and up to four channel pairs in differential mode. The HPC16064 and HPC16004 do not have onboard A/D.
The microCMOS process results in very low current drain and enables the user to select the optimum speed/power product for his system. The IDLE and HALT modes provide further current savings. The HPC is available in 68 -pin PLCC, LCC, LDCC, PGA and 84-pin TapePak® packages.

## Features

[^7]Block Diagram (HPC16164 with 16k ROM shown)


TL/DD/9682-1

Features (Continued)

- UART-full duplex, programmable baud rate
- Four additional 16 -bit timer/counters with pulse width modulated outputs
- Four input capture registers
- 52 general purpose I/O lines (memory mapped)


## Absolute Maximum Ratings

$\begin{array}{lr}\text { If Military/Aerospace specified devices are required, } \\ \text { please contact the National } & \text { Semiconductor Sales } \\ \text { Office/Distributors for availabillty and specifications. } \\ \text { Total Allowable Source or Sink Current } & 100 \mathrm{~mA} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Lead Temperature (Soldering, } 10 \mathrm{sec} . \text { ) } & 300^{\circ} \mathrm{C}\end{array}$

- 16k bytes of ROM, 512 bytes of RAM on-chip
- ROMless version available (HPC16104)
- Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$, industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ), automotive ( $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ ) and military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) temperature ranges

$$
\begin{array}{lr}
V_{\mathrm{CC}} \text { with Respect to GND } & -0.5 \mathrm{~V} \text { to } 7.0 \mathrm{~V} \\
\text { All Other Pins } & (\mathrm{V} \mathrm{VC}+0.5) \mathrm{V} \text { to (GND }-0.5) \mathrm{V} \\
\text { ESD Rating } & 2000 \mathrm{~V} \\
\text { Note: Absolute maximum ratings indicate limits beyond } \\
\text { which damage to the device may occur. DC and AC electri- } \\
\text { cal specifications are not ensured when operating the de- } \\
\text { vice at absolute maximum ratings. }
\end{array}
$$

## 20 MHz

DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, HPC46064/HPC46004, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, HPC36064/HPC36004, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26164/HPC26104, HPC26064/HPC26004, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16164/HPC16104, HPC16064/HPC16004

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICC}_{1}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$ (Note 1) |  | 40 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1 ) |  | 15 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$, (Note 1) |  | 3.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$, (Note 1) |  | 1 | mA |
| $\mathrm{ICC}_{3}$ | HALT Mode Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 300 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 100 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS RESET, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{IH}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{IL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |

## ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{IH}_{2}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL} 2}$ | Logic Low |  |  | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{L} 2}$ | Input Leakage Current <br> RDY/HLD, EXU1 |  | V |  |
| $\mathrm{I}_{\mathrm{L} 3}$ | Input Leakage Current B12 |  | -3 | -50 |
| $\mathrm{C}_{1}$ | Input Capacitance | (Note 2) | 0.5 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{IO}}$ | I/O Capacitance | (Note 2) |  | 7 |

## OUTPUT VOLTAGE LEVELS

| $\mathrm{V}_{\mathrm{OH}}$ | Logic High (CMOS) | $\mathrm{IOH}^{\prime \prime}=-10 \mu \mathrm{~A}$ (Note 2) | $V_{C C}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}_{1}}$ | Logic Low (CMOS) | $\mathrm{IOH}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{IOH}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ |  | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{3}$ | Other Port Pin Drive, WO (open drain) ( $\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}$ ) | $\mathrm{l}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{lOL}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 4}$ | ST1 and ST2 Drive | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | (Note 3) | 2.5 | $V_{C C}$ | V |
| loz | TRI-STATE® Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note 1: $I_{C C_{1}}, I_{C C_{2}}, I_{C C_{3}}$ measured with no external drive ( $I_{O H}$ and $I_{O L}=0, I_{I H}$ and $I_{I L}=0$ ). $I_{C C}$ is measured with $\overline{R E S E T}=G N D$. $I_{C C}$ is measured with $N M I=$ $V_{C C}$ and $A / D$ inactive. CKI driven to $V_{I H 1}$ and $V_{I L 1}$ with rise and fall times less than $10 \mathrm{~ns} . V_{R E F}=A G N D=G N D$.
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

## 20 MHz

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, HPC46064/HPC46004, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, HPC36064/HPC36004, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26164/HPC26104, HPC26064/HPC26004, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for $\mathrm{HPC} 16164 / \mathrm{HPC} 16104$, HPC16064/HPC16004

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}=$ CKI freq. | Operating Frequency | 2 | 20 | MHz |
| $t_{C 1}=1 / \mathrm{f}_{\mathrm{C}}$ | Clock Period | 50 | 500 | ns |
| $t_{\text {CKIR }}$ (Note 3) | CKI Rise Time |  | 7 | ns |
| $\mathrm{t}_{\text {CKIF }}$ (Note 3) | CKI Fall Time |  | 7 | ns |
| $\left[\mathrm{t}_{\mathrm{CKIH}} /\left(\mathrm{t}_{\mathrm{CKIH}}+\mathrm{t}_{\mathrm{CKIL}}\right) 1100\right.$ | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}$ | Timing Cycle | 100 |  | ns |
| $t_{L L}=1 / 2 t_{C}-9$ | ALE Pulse Width | 41 |  | ns |
| tDC1C2R <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| tbC1C2F <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
| $t_{\text {DC1ALER }}$ <br> (Notes 1, 2) | Delay from CKI Rising Edge to ALE Rising Edge | 0 | 35 | ns |
| tDC1ALEF <br> (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge | 0 | 35 | ns |
| $\begin{aligned} & \text { tDC2ALER }=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Rising Edge to ALE Rising Edge |  | 45 | ns |
| $\begin{aligned} & \text { tDC2ALEF }=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 45 | ns |
| $\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7$ | Address Valid to ALE Falling Edge | 18 |  | ns |
| $t_{V P}=1 / 4 t_{C}-5$ | Address Hold from ALE Falling Edge | 20 |  | ns |
| $t_{\text {WAIT }}=t_{c}$ | Wait State Period | 100 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19$ | External Timer Input Frequency |  | 1.052 | MHz |
| $\mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}$ | Pulse Width for Timer Inputs | 100 |  | ns |
| $\mathrm{f}_{\text {XOUT }}=\mathrm{f}_{\mathrm{C}} / 16$ | Timer Output Frequency |  | 1.25 | MHz |
| $\mathrm{f}_{\mathrm{MW}}=\mathrm{f}_{\mathrm{C}} / 19$ | External MICROWIRE/PLUS Clock Input Frequency |  | 1.052 | MHz |
| $\mathrm{f}_{U}=\mathrm{f}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 2.5 | MHz |

## CKI Input Signal Characteristics



TL/DD/9682-34

Duty Cycle


TL/DD/9682-35

## 20 MHz

## Read Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 4 t_{C}-5$ | ALE Falling Edge to $\overline{\mathrm{RD}}$ Falling Edge | 20 |  | ns |
| $t_{\text {RW }}=1 / 2 t_{\text {c }}+W S-10$ | $\overline{\mathrm{RD}}$ Pulse Width | 140 |  | ns |
| $t_{\text {DR }}=3 / 4 \mathrm{t}_{\mathrm{C}}-15$ | Data Hold after Rising Edge of $\overline{\mathrm{RD}}$ | 0 | 60 | ns |
| $\begin{aligned} & t_{A C C}=t_{C}+W S-55 \\ & \text { (Note 2) } \end{aligned}$ | Address Valid to Input Data Valid |  | 145 | ns |
| $\mathrm{t}_{\mathrm{RD}}=1 / 2 \mathrm{t}_{\mathrm{C}}+W S-65$ | $\overline{\mathrm{RD}}$ Falling Edge to Input Data Valid |  | 85 | ns |
| $t_{\text {RDA }}=t_{C}-5$ | $\overline{\text { RD Rising Edge to Address Valid }}$ | 95 |  | ns |

## Write Cycle Timing

| Symbol | Parameter | Min | Max |
| :---: | :--- | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{C}-5$ | ALE Falling Edge to $\overline{W R}$ Falling Edge | 45 |  |
| $t_{W W}=3 / 4 t_{C}+W S-15$ | WR Pulse Width | 160 |  |
| $t_{H W}=1 / 4 t_{C}-5$ | Data Hold after Rising Edge of $\overline{W R}$ | 20 | ns |
| $t_{V}=1 / 2 t_{C}+W S-5$ | Data Valid before Rising Edge of $\overline{W R}$ | 145 | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}$, CK2 Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC parameters are tested using DC Characteristics Inputs and non CMOS Outputs. Measurement of AC Specifications is done with external clock driving CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF or AC measurement will be skewed.
Note: $W S=t_{\text {WAIT }}$ * number of pre-programmed wait states. Minimum and maximum values are calculated from maximum operating frequency with one (1) wait state pre-programmed.
Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given $\mathrm{min} / \mathrm{max}$ value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a very high confidence level.
Note 3: This is guaranteed by design and not tested.

## Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-50$ | Falling Edge of ALE to Falling Edge of RDY |  | 75 | ns |
| $t_{\text {RWP }}=t_{C}$ | RDY Pulse Width | 100 |  | ns |
| $t_{\text {SALE }}=3 / 4 \mathrm{t}_{\mathrm{C}}+40$ | Falling Edge of $\overline{\mathrm{HLD}}$ to Rising Edge of ALE | 115 |  | ns |
| $t_{H W P}=t_{C}+10$ | HLD Pulse Width | 110 |  | ns |
| $t_{\text {HAD }}=3 / 4 \mathrm{t}_{\mathrm{C}}+85$ | Rising Edge on $\overline{\text { HLD }}$ to Rising Edge on $\overline{\text { HLDA }}$ |  | 160 | ns |
| $t_{\text {HAE }}=t_{\text {c }}+100$ | Falling Edge on HLD to Falling Edge on HLDA |  | 200* | ns |
| $t_{B F}=1 / 2 t_{C}+66$ | Data Valid after <br> Falling Edge on HLDA |  | $116 \dagger$ | ns |
| $\mathrm{t}_{\mathrm{BE}}=1 / 2 \mathrm{t}_{\mathrm{C}}+66$ | Bus Enable from Rising Edge of $\overline{\text { HLDA }}$ | $116 \dagger$ |  | ns |

[^8]
## 20 MHz

MICROWIRE/PLUS Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :--- | :--- | :---: |
| tuws | MICROWIRE Setup |  |  |  |
| Master | Time | 100 |  | ns |
| Slave |  | 20 |  |  |
| tUWH | MICROWIRE Hold | 20 |  | ns |
| Master | Time | 50 |  |  |
| Slave |  |  | 50 | ns |
| tuwv | MICROWIRE Output |  | 150 |  |
| Master | Valid Time |  |  |  |
| Slave |  |  |  |  |

## UPI Read/Write Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tUAS | Address Setup Time to Falling Edge of $\overline{U R D}$ | 10 |  | ns |
| tUAH | Address Hold Time from Rising Edge of URD | 10 |  | ns |
| $t_{\text {RPW }}$ | URD Pulse Width | 100 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | URD Falling Edge to Output Data Valid | 0 | 60 | ns |
| tod | Rising Edge of URD to Output Data Invalid (Note 4) | 5 | 35 | ns |
| $\mathrm{t}_{\text {DRDY }}$ | RDRDY Delay from Rising Edge of URD |  | 70 | ns |
| twow | UWR Pulse Width | 40 |  | ns |
| tuds | Input Data Valid before Rising Edge of UWR | 10 |  | ns |
| tude | Input Data Hold after Rising Edge of UWR | 15 |  | ns |
| $t_{\text {A }}$ | WRRDY Delay from Rising Edge of UWR |  | 70 | ns |

Note: Bus Output (Port A) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, CK2 Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{~F}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$.
Note 4: Guaranteed by design.
Input and Output for AC Tests


TL/DD/9682-40
Note: $A C$ testing inputs are driven at $V_{I H}$ for a logic " 1 " and $V_{I L}$ for a logic " 0 ". Output timing measurements are made at $V_{O H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ".

## 20 MHz

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for $\mathrm{HPC} 26164 / \mathrm{HPC} 26104,-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16164/HPC16104

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
|  | Resolution |  | 8 | bits |
| fCCLK | Clock Frequency (Note 4) | 0.1 | 1.6 | MHz |
| $\mathrm{t}_{\mathrm{CON}}=8.5 / \mathrm{fCCLK}$ | Conversion Time (Note 3) | 5.3 |  | $\mu \mathrm{s}$ |
| $V_{\text {REF }}$ | Reference Voltage Input (AGND $=0 \mathrm{~V}$ ) | 3.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Total Unadjusted Error (Note 1) $\left(V_{\text {REF }}=5.000 \mathrm{~V}\right)$ |  | $\pm 1 / 2$ | LSB |
| Rivref | Reference Input Resistance (Note 5) | 1.6 | 4.8 | k $\Omega$ |
|  | DC Common Mode Error |  | $\pm 1 / 4$ | LSB |
|  | Power Supply Sensitivity $\left(V_{R E F}=5.000 \mathrm{~V}, V_{C C}=5 \mathrm{~V} \pm 10 \%\right)$ |  | $\pm 1 / 4$ | LSB |
|  | Voltage Reference Tolerance ( $\mathrm{V}_{\text {REF }}$ ) |  | TBD | LSB |
|  | Port D Input Capacitance (Note 5) |  | 35 | pF |
|  | Analog Input Voltage Range (Note 2) | GND - 0.05 | $\mathrm{V}_{\text {CC }}+0.05$ | V |
|  | On Channel Leakage |  | 1 | $\mu \mathrm{A}$ |
|  | Off Channel Leakage |  | 1 | $\mu \mathrm{A}$ |

Note 1: Total unadjusted error includes offset, full-scale, and multiplexer errors.
Note 2: 8 single-ended or 4 differential channels. Inherent sample and hold for single-ended inputs (GND = Pin 62).
Note 3: Conversion time does not include sample/hold time plus overhead. Sample and hold time is $2 /$ fcclk. Overhead is $1 / \mathrm{fCCLK}$
Note 4: Clock supplied to A/D converter is derived from CKI. See A/D description for details.
Note 5: This is guaranteed by design and not tested.

## 30 MHz

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Total Allowable Source or Sink Current
100 mA
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

## 20 MHz

DC Electrical Characteristics $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, HPC46064/HPC46004, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, HPC36064/HPC36004, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26164/HPC26104, HPC26064/HPC26004, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for $\mathrm{HPC} 16164 / \mathrm{HPC} 16104$, HPC16064/HPC16004

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICC}_{1}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30.0 \mathrm{MHz}$ (Note 1) |  | TBD | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1) |  | 15 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=30.0 \mathrm{MHz}$, (Note 1) |  | TBD | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$, (Note 1) |  | 2 | mA |
| ${ }^{\mathrm{I}} \mathrm{CC}_{3}$ | HALT Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 400 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$, (Note 1) |  | 250 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS RESET, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{H}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |

## ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{H}_{2}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL} 2}$ | Logic Low |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{L} 2}$ | Input Leakage Current <br> RDY/HLD, EXU1 |  | -3 | -50 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{L} 3}$ | Input Leakage Current B12 |  | 0.5 | 7 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | (Note 2) |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | I/O Capacitance | (Note 2) |  | 20 | pF |

## OUTPUT VOLTAGE LEVELS

| $\mathrm{V}_{\mathrm{OH}_{1}}$ | Logic High (CMOS) | $\mathrm{IOH}^{\text {O }}=-10 \mu \mathrm{~A}$ (Note 2) | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}_{1}}$ | Logic Low (CMOS) | $\mathrm{IOH}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH}}^{2}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{l}_{\mathrm{OH}}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{3}$ | Other Port Pin Drive, WO (open drain) ( $\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{P}_{0}-\mathrm{P}_{3}$ ) | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{4}$ | ST1 and ST2 Drive | $\mathrm{IOH}^{\prime}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | (Note 3) | 2.5 | $\mathrm{V}_{C C}$ | V |
| loz | TRI-STATE ${ }^{\text {® }}$ Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |


$V_{C C}$ and $A / D$ inactive. CKI driven to $V_{I H 1}$ and $V_{I L 1}$ with rise and fall times less than $10 \mathrm{~ns} . V_{R E F}=A G N D=G N D$.
Note 2: This is guaranteed by design and not tested.
Note 3: Test duration is 100 ms .

## 30 MHz

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, HPC46064/HPC46004, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, HPC36064/HPC36004, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26164/HPC26104, HPC26064/HPC26004, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16164/HPC16104, HPC16064/HPC16004

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}=\mathrm{CKI}$ freq. | Operating Frequency | 2 | 30 | MHz |
| $\mathrm{t}_{\mathrm{C} 1}=1 / \mathrm{fC}$ | Clock Period | 33 | 500 | ns |
| $\mathrm{t}_{\text {CKIR }}$ (Note 3) | CKI Rise Time |  | 7 | ns |
| $\mathrm{t}_{\text {CKIF }}$ ( ${ }_{\text {Note }}$ 3) | CKI Fall Time |  | 7 | ns |
| [ $\mathrm{t}_{\text {CKIH }} /\left(\mathrm{t}_{\text {CKIH }}+\mathrm{t}_{\text {CKIV }}\right.$ ] 100 | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}$ | Timing Cycle | 66 |  | ns |
| $t_{L L}=1 / 2 t_{C}-9$ | ALE Pulse Width | 24 |  | ns |
| $t_{\mathrm{DC} 1 \mathrm{C}_{2} \mathrm{R}}$ <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| $t_{0 C 1 C 2 F}$ <br> (Notes 1, 2) | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
| $t_{\text {DC1ALER }}$ (Notes 1, 2) | Delay from CKI Rising Edge to ALE Rising Edge | 0 | 35 | ns |
| toc1alef <br> (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge | 0 | 35 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DCRALER}}=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Rising Edge to ALE Rising Edge |  | 37 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DCP2ALEF}}=1 / 4 \mathrm{tc}+20 \\ & (\text { Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 37 | ns |
| $\mathrm{t}_{\text {ST }}=1 / 4 \mathrm{t}_{\mathrm{C}}-7$ | Address Valid to ALE Falling Edge | 9 |  | ns |
| $\mathrm{tVP}=1 / 4 \mathrm{t}_{\mathrm{C}}-5$ | Address Hold from ALE Falling Edge | 11 |  | ns |
| $t_{\text {Wait }}=t_{\text {c }}$ | Wait State Period | 66 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{ff}_{\mathrm{c}} / 19$ | External Timer Input Frequency |  | 1.579 | MHz |
| $\mathrm{t}_{\mathrm{XIN}}=\mathrm{t}_{\mathrm{C}}$ | Pulse Width for Timer Inputs | 66 |  | ns |
| $\mathrm{f}_{\text {XOUT }}=\mathrm{f}_{\mathrm{C}} / 16$ | Timer Output Frequency |  | 1.875 | MHz |
| $\mathrm{f}_{\text {MW }}=\mathrm{f}_{\mathrm{C}} / 19$ | External MICROWIRE/PLUS Clock Input Frequency |  | 1.579 | MHz |
| $\mathrm{fu}^{\prime}=\mathrm{f}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 3.75 | MHz |

## CKI Input Signal Characteristics

Rise/Fall Time

CKI

TL/DD/9682-35

## 30 MHz

## Read Cycle Timing

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 4 t_{C}-5$ | ALE Falling Edge to $\overline{R D}$ Falling Edge | 12 |  | ns |
| $t_{R W}=1 / 2 t_{C}+W S-14$ | $\overline{R D}$ Pulse Width | 85 |  | ns |
| $t_{D R}=3 / 4 t_{C}-15$ | Data Hold after Rising Edge of $\overline{R D}$ | 0 | 35 | ns |
| $t_{A C C}=t_{C}+W S-32$ <br> $(N o t e 2)$ | Address Valid to Input Data Valid |  | 100 | ns |
| $t_{R D}=1 / 2 t_{C}+W S-39$ | $\overline{R D}$ Falling Edge to Input Data Valid |  | 60 | ns |
| $t_{R D A}=t_{C}-5$ | $\overline{R D}$ Rising Edge to Address Valid | 61 |  | ns |

## Write Cycle Timing

| Symbol | Parameter | Min | Max |
| :---: | :--- | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{C}-5$ | ALE Falling Edge to $\overline{W R}$ Falling Edge | 28 |  |
| $t_{W W}=3 / 4 t_{C}+W S-15$ | WR Pulse Width | 101 |  |
| $t_{H W}=1 / 4 t_{C}-10$ | Data Hold after Rising Edge of $\overline{W R}$ | 7 |  |
| $t_{V}=1 / 2 t_{C}+W S-5$ | Data Valid before Rising Edge of $\overline{W R}$ | 94 | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}$, CK2 Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC parameters are tested using DC Characteristics Inputs and non CMOS Outputs. Measurement of AC Specifications is done with external clock driving CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF or AC measurement will be skewed.
Note: WS = twart * number of pre-programmed wait states. Minimum and maximum values are calculated from maximum operating frequency with one (1) wait state pre-programmed.
Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given $\mathbf{m i n} / \mathrm{max}$ value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a very high confidence level.
Note 3: This is guaranteed by design and not tested.

## Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-50$ | Falling Edge of ALE to Falling Edge of RDY |  | 75 | ns |
| $t_{\text {RWP }}=t_{C}$ | RDY Pulse Width | 100 |  | ns |
| $t_{\text {SALE }}=3 / 4 t_{C}+40$ | Falling Edge of $\overline{\text { HLD }}$ to Rising Edge of ALE | 115 |  | ns |
| $t_{\text {HWP }}=t_{c}+10$ | HLD Pulse Width | 110 |  | ns |
| $t_{\text {HAD }}=3 / 4 t_{C}+85$ | Rising Edge on HLD to Rising Edge on HLDA |  | 160 | ns |
| $\mathrm{t}_{\text {HAE }}=\mathrm{t}_{\mathrm{C}}+85$ | Falling Edge on HLD to Falling Edge on $\overline{H L D A}$ |  | 151* | ns |
| $\mathrm{t}_{\mathrm{BF}}$ | Data Valid after <br> Falling Edge on HLDA | 0 |  | ns |
| $t_{B E}=1 / 2 t_{c}$ | Bus Enable from <br> Rising Edge of $\overline{\text { HLDA }}$ | 33 |  | ns |

*Note: $t_{\text {HAE }}$ may be as long as ( $3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{ws}+72 \mathrm{t}_{\mathrm{C}}+90$ ) depending on which instruction is being executed, the addressing mode and number of wait states. $t_{\text {HAE }}$ maximum value is for the optimal case.

## 30 MHz

MICROWIRE/PLUS Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| tuws | MICROWIRE Setup |  |  |  |
| Master | Time | 100 |  |  |
| Slave | MICROWIRE Hold |  |  |  |
| tUwH | Time | 20 |  | ns |
| Master |  | 50 |  |  |
| Slave | MICROWIRE Output |  | 50 | ns |
| tuwv | Valid Time |  | 150 |  |
| Master |  |  |  |  |

UPI Read/Write Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuas | Address Setup Time to Falling Edge of $\overline{U R D}$ | 10 |  | ns |
| tuAh | Address Hold Time from Rising Edge of URD | 10 |  | ns |
| $t_{\text {RPW }}$ | URD Pulse Width | 100 |  | ns |
| toe | URD Falling Edge to Output Data Valid | 0 | 60 | ns |
| tod | Rising Edge of $\overline{U R D}$ to Output Data Invalid (Note 4) | 5 | 35 | ns |
| $t_{\text {DRDY }}$ | $\overline{R D R D Y}$ Delay from Rising Edge of URD |  | 70 | ns |
| twDW | UWR Pulse Width | 40 |  | ns |
| tuds | Input Data Valid before Rising Edge of UWR | 10 |  | ns |
| tudi | Input Data Hold after Rising Edge of UWR | 15 |  | ns |
| $t_{\text {A }}$ | $\overline{\text { WRRDY }}$ Delay from Rising Edge of UWR |  | 70 | ns |

Note: Bus Output (Port A) $C_{L}=100 \mathrm{pF}$, CK2 Output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{~F}$, other Outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$.
Note: $A C$ testing inputs are driven at $V_{I H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ". Output timing measurements are made at $V_{O H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ".
Note 4: Guaranteed by design.
Input and Output for AC Tests


## 30 MHz

A/D Converter Specifications $V_{C C}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC46164/HPC46104, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36164/HPC36104, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for HPC26164/HPC26104, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16164/HPC16104

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
|  | Resolution |  | 8 | bits |
| $\mathrm{f}_{\mathrm{CCLK}}$ | Clock Frequency (Note 4) | 0.1 | 1.6 | MHz |
| $\mathrm{t}_{\mathrm{CON}}=8.5 / \mathrm{fCCLK}$ | Conversion Time (Note 3) | 5.3 |  | $\mu \mathrm{s}$ |
| $V_{\text {REF }}$ | Reference Voltage Input (AGND $=0 \mathrm{~V}$ ) | 3.0 | $V_{\text {cc }}$ | V |
|  | Total Unadjusted Error (Note 1) $\left(\mathrm{V}_{\mathrm{REF}}=5.000 \mathrm{~V}\right)$ |  | $\pm 1 / 2$ | LSB |
| RVREF | Reference Input Resistance (Note 5) | 1.6 | 4.8 | $\mathrm{k} \Omega$ |
|  | DC Common Mode Error |  | $\pm 1 / 4$ | LSB |
|  | Power Supply Sensitivity $\left(V_{\mathrm{REF}}=5.000 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right)$ |  | $\pm 1 / 4$ | LSB |
|  | Voltage Reference Tolerance ( $\mathrm{V}_{\text {REF }}$ ) |  | TBD | LSB |
|  | Port D Input Capacitance (Note 5) |  | 35 | pF |
|  | Analog Input Voltage Range (Note 2) | GND - 0.05 | $\mathrm{V}_{\text {CC }}+0.05$ | V |
|  | On Channel Leakage |  | 1 | $\mu \mathrm{A}$ |
|  | Off Channel Leakage |  | 1 | $\mu \mathrm{A}$ |

Note 1: Total unadjusted error includes offset, full-scale, and multiplexer errors.
Note 2: 8 single-ended or 4 differential channels. Inherent sample and hold for single-ended inputs (GND = Pin 62).
Note 3: Conversion time does not include sample/hold time. Sample and hold time is $2 /$ fCCLK.
Note 4: Clock supplied to A/D converter is derived from CKI. See A/D description for details.
Note 5: This is guaranteed by design and not tested.

## Timing Waveforms

CKI, CK2, ALE Timing Dlagram


Timing Waveforms (Continued)


TL/DD/9682-4
FIGURE 2. Read Cycle


TL/DD/9682-5
FIGURE 3. Ready Mode TIming


FIGURE 4. Hold Mode Timing

Timing Waveforms (Continued)


TL/DD/9682-39
FIGURE 5. MICROWIRE Setup/Hold Timing


FIGURE 6. UPI Read Timing


FIGURE 7. UPI Write Timing

## Pin Descriptions

The HPC16164 is available in 68-pin PLCC, LCC, LDCC, PGA, and TapePak packages.

## 1/O PORTS

Port A is a 16 -bit bidirectional I/O port with a data direction register to enable each separate pin to be individually defined as an input or output. When accessing external memory, port A is used as the multiplexed address/data bus.
Port $B$ is a 16 -bit port with 12 bits of bidirectional I/O similar in structure to Port A. Pins B10, B11, B12 and B15 are general purpose outputs only in this mode. Port B may also be configured via a 16 -bit function register BFUN to individually allow each pin to have an alternate function.

| B0: | TDX | UART Data Output |
| :--- | :--- | :--- |
| B1: |  |  |
| B2: | CKX | UART Clock (Input or Output) |
| B3: | T2IO | Timer2 I/O Pin |
| B4: | T310 | Timer3 I/O Pin |
| B5: | SO | MICROWIRE/PLUS Output |
| B6: | SK | MICROWIRE/PLUS Clock (Input or Output) |
| B7: | $\overline{\text { HLDA }}$ | Hold Acknowledge Output |
| B8: | TS0 | Timer Synchronous Output |
| B9: | TS1 | Timer Synchronous Output |
| B10: | UA0 | Address 0 Input for UPI Mode |
| B11: | $\overline{\text { WRRDY }}$ | Write Ready Output for UPI Mode |
| B12: |  |  |
| B13: | TS2 | Timer Synchronous Output |
| B14: | TS3 | Timer Synchronous Output |
| B15: | $\overline{\text { RDRDY }}$ | Read Ready Output for UPI Mode |
| When accessing external memory, four bits of port B are |  |  |


| B10: ALE | Address Latch Enable Output |
| :--- | :--- |
| B11: $\overline{\text { WR }}$ | Write Output |
| B12: $\overline{H B E}$ | High Byte Enable Output/Input <br> (sampled at reset) |
| B15: $\overline{\text { RD }}$ | Read Output |

Port I is an 8-bit input port that can be read as general purpose inputs and is also used for the following functions: $10:$

| 11: | NMI | Nonmaskable Interrupt Input |
| :--- | :--- | :--- |
| I2: | INT2 | Maskable Interrupt/Input Capture/URD |
| I3: | INT3 | Maskable Interrupt/Input Capture/UWR |
| 14: | INT4 | Maskable Interrupt/Input Capture |
| 15: | SI | MICROWIRE/PLUS Data Input |
| I6: | RDX | UART Data Input |

17:
Port $D$ is an 8 -bit input port that can be used as general purpose digital inputs or as analog channel inputs for the A/D converter. These functions of Port D are mutually exclusive and under the control of software.

Port $P$ is a 4-bit output port that can be used as general purpose data, or selected to be controlled by timers 4 through 7 in order to generate frequency, duty cycle and pulse width modulated outputs.

## POWER SUPPLY PINS

$\mathrm{V}_{\mathrm{CC} 1}$ and
$V_{\text {CC2 }} \quad$ Positive Power Supply
GND Ground for On-Chip Logic
DGND Ground for Output Buffers
Note: There are two electrically connected $V_{C C}$ pins on the chip, GND and DGND are electrically isolated. Both $V_{C C}$ pins and both ground pins must be used.

## CLOCK PINS

CKI The Chip System Clock Input
CKO The Chip System Clock Output (inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

## OTHER PINS

WO This is an active low open drain output that signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output: indicates first opcode fetch.
ST2 Bus Cycle Status Output: indicates machine states (skip, interrupt and first instruction cycle).
RESET is an active low input that forces the chip to restart and sets the ports in a TRI-STATE ${ }^{(3)}$ mode.
RDY/ $\overline{H L D}$ has two uses, selected by a software bit. It's either a READY input to extend the bus cycle for slower memories, or a HOLD request input to put the bus in a high impedance state for DMA purposes.
VREF
EXM External memory enable (active high) disables internal ROM and maps it to external memory.
El External interrupt with vector address FFF1:FFF0. (Rising/falling edge or high/low level sensitive). Alternately can be configured as 4th input capture.
AGND/EXUI has two uses, selected by a software bit. It can be an external active low interrupt which is internally OR'ed with the UART interrupt with vector address FFF3:FFF2 or it can be the analog ground for the A/D converter.

## Connection Diagrams

Plastic, Leadless and Leaded Chip Carriers
AGNDI



Order Number HPC16164E, EL or V See NS Package Number E68B, EL68A or V68A

Pin Grid Array Pinout


TL/DD/9682-12
Top View (looking down on component side of PC Board)

Order Number HPC16164U See NS Package Number U68A


## Operating Modes

To offer the user a variety of I/O and expanded memory options, the HPC16164 and HPC16104 have four operating modes. The ROMless HPC16104 has one mode of operation. The various modes of operation are determined by the state of both the EXM pin and the EA bit in the PSW register. The state of the EXM pin determines whether on-chip ROM will be accessed or external memory will be accessed within the address range of the on-chip ROM. The on-chip ROM range of the HPC16164 is C000 to FFFF (16k bytes). The HPC16104 has no on-chip ROM and is intended for use with external memory for program storage. A logic " 0 " state on the EXM pin will cause the HPC device to address onchip ROM when the Program Counter (PC) contains addresses within the on-chip ROM address range. A logic " 1 " state on the EXM pin will cause the HPC device to address memory that is external to the HPC when the PC contains on-chip ROM addresses. The EXM pin should always be pulled high (logic " 1 ') on the HPC16104 because no onchip ROM is available. The function of the EA bit is to determine the legal addressing range of the HPC device. A logic " 0 " state in the EA bit of the PSW register does two things-addresses are limited to the on-chip ROM range and on-chip RAM and Register range, and the "illegal address detection" feature of the Watchdog logic is engaged. A logic " 1 " in the EA bit enables accesses to be made anywhere within the 64k byte address range and the "illegal address detection" feature of the Watchdog logic is disabled. The EA bit should be set to " 1 " by software when using the HPC16104 to disable the "illegal address detection" feature of Watchdog.
All HPC devices can be used with external memory. External memory may be any combination of RAM and ROM. Both 8 -bit and 16-bit external data bus modes are available. Upon entering an operating mode in which external memory is used, port A becomes the Address/Data bus. Four pins of port B become the control lines ALE, $\overline{R D}, \overline{W R}$ and $\overline{H B E}$. The High Byte Enable pin ( $\overline{\mathrm{HBE}}$ ) is used in 16 -bit mode to select high order memory bytes. The RD and WR signals are only generated if the selected address is off-chip. The 8 -bit mode is selected by pulling HBE high at reset. If $\overline{\text { HBE }}$ is left floating or connected to a memory device chip select at reset, the 16 -bit mode is entered. The following sections describe the operating modes of the HPC16164 and HPC16104.
Note: The HPC devices use 16 -bit words for stack memory. Therefore, when using the 8 -bit mode, User's Stack must be in internal RAM.

## HPC16164/HPC16064 <br> Operating Modes

## SINGLE CHIP NORMAL MODE

In this mode, the HPC16164/HPC16064 functions as a selfcontained microcomputer (see Figure 11) with all memory
(RAM and ROM) on-chip. It can address internal memory only, consisting of 16 k bytes of ROM (C000 to FFFF) and 512 bytes of on-chip RAM and Registers ( 0000 to 02FF) The "illegal address detection" feature of the Watchdog is enabled in the Single-Chip Normal mode and a Watchdog Output (WO) will occur if an attempt is made to access addresses that are outside of the on-chip ROM and RAM range of the device. Ports $A$ and $B$ are used for $1 / O$ functions and not for addressing external memory. The EXM pin and the EA bit of the PSW register must both be logic " 0 " to enter the Single-Chip Normal mode.

## EXPANDED NORMAL MODE

The Expanded Normal mode of operation enables the HPC16164 to address external memory in addition to the on-chip ROM and RAM (see Table II). Watchdog illegal address detection is disabled and memory accesses may be made anywhere in the 64 k byte address range without triggering an illegal address condition. The Expanded Normal mode is entered with the EXM pin pulled low (logic " 0 ") and setting the EA bit in the PSW register to " 1 ".

## SINGLE-CHIP ROMLESS MODE

In this mode, the on-chip mask programmed ROM of the HPC16164 is not used. The address space corresponding to the on-chip ROM is mapped into external memory so 16 k of external memory may be used with the HPC16164 (see Table II). The Watchdog circuitry detects illegal addresses (addresses not within the on-chip ROM and RAM range) The Single-Chip ROMless mode is entered when the EXM pin is pulled high (logic " 1 ") and the EA bit is logic " 0 ".

## EXPANDED ROMLESS MODE

This mode of operation is similar to Single-Chip ROMless mode in that no on-chip ROM is used, however, a full 64 k bytes of external memory may be used. The "illegal address detection" feature of Watchdog is disabled. The EXM pin must be pulled high (logic " 1 ") and the EA bit in the PSW register set to " 1 " to enter this mode.

TABLE II. HPC16164 Operating Modes

| Operating <br> Mode | EXM <br> Pin | EA <br> Bit | Memory <br> Conflguration |
| :--- | :---: | :---: | :---: |
| Single-Chip Normal | 0 | 0 | C000:FFFF on-chip |
| Expanded Normal | 0 | 1 | C000:FFFF on-chip <br> 0300:BFFF off-chip |
| Single-Chip ROMless | 1 | 0 | C000:FFFF off-chip |
| Expanded ROMless | 1 | 1 | 0300:FFFF off-chip |

Note: In all operating modes, the on-chip RAM and Registers (0000:02FF) may be accessed.

## Ports A \& B

The highly flexible A and B ports are similarly structured. The Port A (see Figure 7), consists of a data register and a direction register. Port B (see Figures 8, 9 and 10) has an alternate function register in addition to the data and direction registers. All the control registers are read/write registers.
The associated direction registers allow the port pins to be individually programmed as inputs or outputs. Port pins selected as inputs, are placed in a TRI-STATE mode by resetting corresponding bits in the direction register.

A write operation to a port pin configured as an input causes the value to be written into the data register, a read operation returns the value of the pin. Writing to port pins configured as outputs causes the pins to have the same value, reading the pins returns the value of the data register.
Primary and secondary functions are multiplexed onto Port $B$ through the alternate function register (BFUN). The secondary functions are enabled by setting the corresponding bits in the BFUN register.



FIGURE 8. Structure of Port B Pins B0, B1, B2, B5, B6 and B7 (Typical Pins)


TL/DD/9682-15
FIGURE 9. Structure of Port B Pins B3, B4, B8, B9, B13 and B14 (Timer Synchronous Pins)


HPC16164 Operating Modes (Continued)


TL/DD/9682-17
FIGURE 11. Single-Chip Mode


FIGURE 12. 8-Bit External Memory

## HPC16164 Operating Modes (Continued)



FIGURE 13. 16-Bit External Memory

## HPC16104/HPC16004 Operating Modes

## EXPANDED ROMLESS MODE (HPC16104/HPC 16004)

Because the HPC16104 has no on-chip ROM, it has only one mode of operation, the Expanded ROMless Mode. The EXM pin must be pulled high (logic " 1 ") on power up, the EA bit in the PSW register should be set to a " 1 ". The HPC16104/HPC16004 is a ROMless device and is intended for use with external memory. The external memory may be any combination of ROM and RAM. Up to 64 k bytes of external memory may be accessed. It is necessary to vector on reset to an address between C000 and FFFF, therefore the user should have external memory at these addresses. The EA bit in the PSW register must immediately be set to " 1 " at the beginning of the user's program to disable illegal address detection in the Watchdog logic.

TABLE III. HPC16104 Operating Modes

| Operating <br> Mode | EXM <br> Pin | EA <br> Bit | Memory <br> Configuration |
| :---: | :---: | :---: | :---: |
| Expanded ROMless | 1 | 1 | 0300:FFFF off-chip |

Note: The on-chip RAM and Registers (0000:02FF) of the HPC16104 may be accessed at all times.

## Wait States

The internal ROM can be accessed at the maximum operating frequency with one wait state. With 0 wait states, internal ROM accesses are limited to $2 / 3$ ic max.
The HPC16164 provides four software selectable Wait States that allow access to slower memories. The Wait

States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals.

## Power Save Modes

Two power saving modes are available on the HPC16164: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, all on-board RAM, registers and I/O are unaffected.

## HALT MODE

The HPC16164 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities, including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC16164 are minimal and the applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the RESET or the NMI. The RESET input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

## IDLE MODE

The HPC16164 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. As with the HALT

## Power Save Modes (Continued)

mode, the processor is returned to full operation by the RESET or NMI inputs, but without waiting for oscillator stabilization. A timer TO overflow will also cause the HPC16164 to resume normal operation.

## HPC16164 Interrupts

Complex interrupt handling is easily accomplished by the HPC16164's vectored interrupt scheme. There are eight possible interrupt sources as shown in Table IV.

TABLE IV. Interrupts

| Vector <br> Address | Interrupt Source | Arbitration Ranking |
| :---: | :---: | :---: |
| \$FFFF:FFFE | RESET | 0 |
| \$FFFD:FFFC | Nonmaskable external on rising edge of I1 pin | 1 |
| \$FFFB:FFFA | External interrupt on 12 pin | 2 |
| \$FFF9:FFF8 | External interrupt on 13 pin | 3 |
| \$FFF7:FFF6 | External interrupt on 14 pin | 4 |
| \$FFF5:FFF4 | Overflow on internal timers | 5 |
| \$FFF3:FFF2 | Internal by on-board peripherals or external on EXUI | 6 |
| \$FFFF1:FFF0 | External interrupt on El pin | 7 |

## Interrupt Arbitration

The HPC16164 contains arbitration logic to determine which interrupt will be serviced first if two or more interrupts occur simultaneously. The arbitration ranking is given in Table IV. The interrupt on Reset has the highest rank and is serviced first.

## Interrupt Processing

Interrupts are serviced after the current instruction is completed except for the RESET, which is serviced immediately.
$\overline{\text { RESET }}$ and EXUI are level-LOW-sensitive interrupts and EI is programmable for edge-(RISING or FALLING) or level(HIGH or LOW) sensitivity. All other interrupts are edge-sensitive. NMI is positive-edge sensitive. The external interrupts on 12 , 13 and 14 can be software selected to be rising or falling edge. External interrupt (EXUI) is shared with the onboard peripherals, UART and A/D. The EXUI interrupt is level-LOW-sensitive. To select this interrupt, disable the ERI and ETI UART interrupts by resetting these enable bits in the ENUI register and disable the A/D function by resetting the ADEN bit in the A/D control register \#3 (CR3). To select the on-board peripherals interrupt, leave this pin floating or tie it high if the A/D function is disabled. If the A/D function is enabled, this pin becomes the analog ground (AGND).

## Interrupt Control Registers

The HPC16164 allows the various interrupt sources and conditions to be programmed. This is done through the various control registers. A brief description of the different control registers is given below.

## INTERRUPT ENABLE REGISTER (ENIR)

RESET and the External Interrupt on I1 are non-maskable interrupts. The other interrupts can be individually enabled or disabled. Additionally, a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collectively enabled or disabled. Thus, in order for a particular interrupt to request service, both the individual enable bit and the Global Interrupt bit (GIE) have to be set.

## INTERRUPT PENDING REGISTER (IRPD)

The IRPD register contains a bit allocated for each interrupt vector. The occurrence of specified interrupt trigger conditions causes the appropriate bit to be set. There is no indication of the order in which the interrupts have been received. The bits are set independently of the fact that the interrupts may be disabled. IRPD is a Read/Write register. The bits corresponding to the maskable, external interrupts are normally cleared by the HPC16164 after servicing the interrupts.
For the interrupts from the on-board peripherals, the user has the responsibility of resetting the interrupt pending flags through software.
The NMI bit is read only and 12,13 , and 14 are designed as to only allow a zero to be written to the pending bit (writing a one has no affect). A LOAD IMMEDIATE instruction is to be the only instruction used to clear a bit or bits in the IRPD register. This allows a mask to be used, thus ensuring that the other pending bits are not affected.

## INTERRUPT CONDITION REGISTER (IRCD)

Three bits of the register select the input polarity of the external interrupt on $\mathrm{I} 2,13$, and I 4 .

## Servicing the Interrupts

The Interrupt, once acknowledged, pushes the program counter (PC) onto the stack thus incrementing the stack pointer (SP) twice. The Global Interrupt Enable bit (GIE) is copied into the CGIE bit of the PSW register; it is then reset, thus disabling further interrupts. The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point. At the end of the interrupt service routine, the user does a RETI instruction to pop the stack and re-enable interrupts if the CGIE bit is set, or RET to just pop the stack if the CGIE bit is clear, and then returns to the main program. The GIE bit can be set in the interrupt service routine to nest interrupts if desired. Figure 14 shows the Interrupt Enable Logic.

## Reset

The $\overline{\text { RESET }}$ input initializes the processor and sets ports $A$ and $B$ in the TRI-STATE condition and Port $P$ in the LOW state. RESET is an active-low Schmitt trigger input. The processor vectors to FFFF:FFFE and resumes operation at the address contained at that memory location (which must correspond to an on board location). The Reset vector address must be between C000 and FFFF when using the HPC16104.


## Timer Overview

The HPC16164 contains a powerful set of flexible timers enabling the HPC16164 to perform extensive timer functions; not usually associated with microcontrollers.
The HPC16164 contains nine 16-bit timers. Timer TO is a free-running timer, counting up at a fixed CKI/16 (Clock Input/16) rate. It is used for Watchdog logic, high speed event capture, and to exit from the IDLE mode. Consequently, it cannot be stopped or written to under software control. Timer TO permits precise measurements by means of the capture registers I2CR, I3CR, and I4CR. A control bit in the register TMMODE configures timer T1 and its associated register R1 as capture registers I3CR and I2CR. The capture registers I2CR, I3CR, and I4CR respectively, record the value of timer TO when specific events occur on the interrupt pins $\mathrm{I} 2, \mathrm{I} 3$, and I 4 . The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input. The specified edge can also be programmed to generate an interrupt (see Figure 15).

The HPC16164 provides an additional 16 -bit free running timer, T8, with associated input capture register EICR (External Interrupt Capture Register) and Configuration Register, EICON. EICON is used to select the mode and edge of the EI pin. EICR is a 16-bit capture register which records the value of $\mathrm{T8}$ (which is identical to TO ) when a specific event occurs on the El pin.
The timers T2 and T3 have selectable clock rates. The clock input to these two timers may be selected from the following two sources: an external pin, or derived internally by dividing the clock input. Timer T2 has additional capability of being clocked by the timer T3 underflow. This allows the user to cascade timers T3 and T2 into a 32-bit timer/ counter. The control register DIVBY programs the clock input to timers T2 and T3 (see Figure 16).
The timers T1 through T7 in conjunction with their registers form Timer-Register pairs. The registers hold the pulse duration values. All the Timer-Register pairs can be read from
or written to. Each timer can be started or stopped under software control. Once enabled, the timers count down, and upon underflow, the contents of its associated register are automatically loaded into the timer.


TL/DD/9682-21
FIGURE 15. Timers T0, T1 and T8 with Four Input Capture Registers

## SYNCHRONOUS OUTPUTS

The flexible timer structure of the HPC16164 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 16).


TL/DD/9682-22
FIGURE 16. Timers T2-T3 Block

## Timer Overview (Continued)

Timer/register pairs 4-7 form four identical units which can generate synchronous outputs on port $P$ (see Figure 17). Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to $1 / 2$ the frequency of the source used for clocking the timer.


TL/DD/9682-23
FIGURE 17. Timers T4-T7 Block

## Timer Registers

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3. The control register PWMODE similarly programs the pulse width timers T4 through T7 by allowing them to be started, stopped, and to latch and enable interrupts on underflows. The PORTP register contains bits to preset the outputs and enable the synchronous timer output functions.

## Timer Applications

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC16164.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


TL/DD/9682-24
FIGURE 18. Square Wave Frequency Generation
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TS0-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 19 is an example of synchronous pulse train generation.

## Watchdog Logic

The Watchdog Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the Watchdog logic are poten-


TL/DD/9682-25
FIGURE 19. Synchronous Pulse Generation
tially infinite loops and illegal addresses. Should the Watchdog register not be written to before Timer TO overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. An illegal condition also occurs when the processor generates an illegal address when in the Single-Chip modes.* Any illegal condition forces the Watchdog Output ( $\overline{\mathrm{WO}}$ ) pin low. The WO pin is an open drain output and can be connected to the $\overline{\text { RESET }}$ or NMI inputs or to the users external logic.
*Note: See Operating Modes for details.

## MICROWIRE/PLUS

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 20). MICROWIRE/PLUS has an 8 -bit parallel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.


TL/DD/9682-26
FIGURE 20. MICROWIRE/PLUS
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., A/D converters, display drivers, EEPROMs).

## MICROWIRE/PLUS Operation

The HPC16164 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC16164 is the master or slave. The shift clock is generated when the HPC16164 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC16164 is configured as a slave. When the HPC16164 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 15 selectable steps from 64 Hz to 1 MHz with CKI at 16.0 MHz .
The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is clocked out on the falling edge of the SK clock. Serial data on the SI pin is clocked in on the rising edge of the SK clock.

## MICROWIRE/PLUS Application

Figure 21 illustrates a MICROWIRE/PLUS arrangement for an automotive application. The microcontroller-based sys-
tem could be used to interface to an instrument cluster and various parts of the automobile. The diagram shows two HPC16164 microcontrollers interconnected to other MICROWIRE peripherals. HPC16164 \#1 is set up as the master and initiates all data transfers. HPC16164 \#2 is set up as a slave answering to the master.
The master microcontroller interfaces the operator with the system and could also manage the instrument cluster in an automotive application. Information is visually presented to the operator by means of an LCD display controlled by the COP472 display driver. The data to be displayed is sent serially to the COP472 over the MICROWIRE/PLUS link. Data such as accumulated mileage could be stored and retrieved from the EEPROM COP494. The slave HPC16164 could be used as a fuel injection processor and generate timing signals required to operate the fuel valves. The master processor could be used to periodically send updated values to the slave via the MICROWIRE/PLUS link. To speed up the response, chip select logic is implemented by connecting an output from the master to the external interrupt input on the slave.


TL/DD/9682-27
FIGURE 21. MICROWIRE/PLUS Application

## HPC16164 UART

The HPC16164 contains a software programmable UART. The UART (see Figure 22) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register. The baud rate may be selected from a range of 8 Hz to 128 kHz in binary steps or T3 underflow. By selecting a 9.83 MHz crystal, all standard baud rates from 75 baud to 38.4 kBaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source.
The HPC16164 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

## UART Wake-up Mode

The HPC16164 UART features a Wake-up Mode of operation. This mode of operation enables the HPC16164 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 .
The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC16164 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.


FIGURE 22. UART Block Dlagram


FIGURE 23. A/D Block Diagram
TL/DD/9682-29

## A/D Converter Operation (Continued)

The HPC16164 has an on-board eight-channel 8-bit Analog to Digital converter. Conversion is performed using a successive approximation technique. The A/D converter cell can operate in single-ended mode where the input voltage is applied across one of the eight input channels (D0-D7) and AGND or in differential mode where the input voltage is applied across two adjacent input channels. The A/D converter will convert up to eight channels in single-ended mode and up to four channel-pairs in differential mode.

## OPERATING MODES

The operating modes of the converter are selected by 4 bits called ADMODE (CR2.4-7). Associated with the eight input channels in single-ended mode are eight result registers, one for each channel. The A/D converter can be programmed by software to convert on any specific channel storing the result in the result register associated with that channel. It can also be programmed to stop after one conversion or to convert continuously. If a brief history of the signal on any specific input channel is required, the converter can be programmed to convert on that channel and store the consecutive results in each of the result registers before stopping. As a final configuration in single-ended mode, the converter can be programmed to convert the signal on each input channel and store the result in its associated result register continuously.
Associated with each even-odd pair of input channels in differential mode of operation are four result register-pairs. The A/D converter performs two conversions on the selected pair of input channels. One conversion is performed assuming the positive connection is made to the even channel and the negative connection is made to the following odd channel. This result is stored in the result register associated with the even channel. Another conversion is performed assuming the positive connection is made to the odd channel and the negative connection is made to the preceding even channel. This result is stored in the result register associated with the odd channel. This technique does not require that the programmer know the polarity of the input signal. If the even channel result register is non-zero (meaning the odd channel result register is zero), then the input signal is positive with respect to the odd channel. If the odd channel result register is non-zero (meaning the even channel result register is zero), then the input signal is positive with respect to the even channel.
The same operating modes for single-ended operation also apply when the inputs are taken from channel-pairs in differential mode. The programmer can configure the A/D to convert on any selected channel-pair and store the result in its associated result register-pair then stop. The A/D can also be programmed to do this continuously. Conversion can also be done any channel-pair storing the result into four result register-pairs for a history of the differential input. Finally, all input channel-pairs can be converted continuously. The final mode of operation suppresses the external address/data bus activity during the single conversion modes. These quiet modes of operation utilize the RDY function of the HPC Core to insert wait states in the instruction being executed in order to limit digital noise in the environment due to external bus activity when addressing external memory. The overall effect is to increase the accuracy of the A/D.

## CONTROL

The conversion clock supplied to the A/D converter can be selected by three bits in CR1 used as a prescaler on CKI. These bits can be used to ensure that the A/D is clocked as fast as possible when different external crystal frequencies are used. Controlling the starting of conversion cycles in each of the operating modes can be done by four different methods. The method is selected by two bits called SC (CR3.0-1). Conversion cycles can be initiated through software by resetting a bit in a control register, through hardware by an underflow of Timer T2, or externally by a rising or falling edge of a signal input on 17 .

## INTERRUPTS

The A/D converter can interrupt the HPC when it completes a conversion cycle if one of the non-continuous modes has been selected. If one of the cycle modes was selected, then the converter will request an interrupt after eight conversions. If one of the one-shot modes was selected, then the converter will request an interrupt after every conversion. When this interrupt is generated, the HPC vectors to the onboard peripheral interrupt vector location at address FFF2. The service routine must then determine if the A/D converter requested the interrupt by checking the A/D done flag which doubles as the A/D interrupt pending flag.

## REGISTER MAP

The A/D converter status and control registers and the result registers are detailed as follows:


Result Register pointer-These four bits are read/only by the software. In all the operating modes that are single channel or single channel-pair, this pointer gets the value of the Channel Select bits (CR2.0-3) and remains constant. In the operating modes that work on multiple channels or multiple channel-pairs, this pointer gets initialized to zero and will change to reflect the current channel that is being converted (default value on power-up is 0000).
Prescaler-These three bits are used to select the clock (CCLK) supplied to the SAR in the A/D converter cell. The maximum clock that can be supplied is 1.67 MHz and the minimum is 100 kHz . Therefore, these bits can be used to ensure that the A/D is clocked as fast as posible at different external crystal frequencies.
$000=$ stop the clock (CCLK) to the A/D cell (default value on power-up)
011 = use CKI/4 to allow max CKI of 6.66 MHz
$010=$ use CKI/8 to allow $\max$ CKI of 13.33 MHz
111 = use CKI/12 to allow max CKI of 20 MHz
101 = use CKI/16 to allow $\max$ CKI of 26.66 MHz
001 = use CKI/20 to allow max CKI of 33.33 MHz
$110=$ use CKI/24 to allow max CKI of 40 MHz
$100=$ use CKI/32 to allow max CKI of 53.4 MHz
Note: All remaining unused bits in this control register are UNDEFINED and not available for use by the program.

## A/D Converter Operation (Continued)

> Control Register \#2 (CR2) | ADMODE(4) | Channel Select(4) |
| :--- | :--- |
| msb |  |
| byte at location 0102 |  |

ADMODE-These four bits are used to select the mode of operation for the A/D converter as described in OPERATING MODES.
$0000=$ single-ended, single channel, single result register, one-shot (default value on power-up)
$0001=$ single-ended, single channel, single result register, continuous
$0010=$ single-ended, single channel, multiple result registers, stop after 8
0011 = single-ended, multiple channel, multiple result registers, continuous
$0100=$ differential, single channel-pair, single result regis-ter-pair, one-shot
0101 = differential, single channel-pair, single result regis-ter-pair, continuous
$0110=$ differential, single channel-pair, multiple result reg-ister-pairs, stop after 4 pairs
0111 = differential, multiple channel-pair, multiple result register-pairs, continuous
Channel Select-These four bits are used to select the channel on which to initiate conversions.

Single-ended
x000 $=$ Convert on Channel 0 (Input Port D. 0 )
x001 = Convert on Channel 1 (Input Port D.1)
x010 $=$ Convert on Channel 2 (Input Port D.2)
x011 = Convert on Channel 3 (Input Port D.3)
$x 100=$ Convert on Channel 4 (Input Port D.4)
$x 101=$ Convert on Channel 5 (Input Port D.5)
$\times 110=$ Convert on Channel 6 (Input Port D.6)
x111 = Convert on Channel 7 (Input Port D.7) Differential
x000 $=$ Convert on Channel-Pair 0,1
x010 $=$ Convert on Channel-Pair 2,3
x100 $=$ Convert on Channel-Pair 4,5
x110 $=$ Convert on Channel-Pair 6,7
Control Reglster \#3 (CR3)

byte at location 0106
SC mode-These two bits are used to select the mode for starting a conversion cycle.
$00=A$ conversion cycle is initiated by resetting the A/D done flag (ADDN) (default value on power-up).
$01=$ A conversion cycle is initiated by an underflow of Timer T2.
$10=$ A conversion cycle is initiated by the falling edge of the signal on input 17.
$11=$ A conversion cycle is initiated by the rising edge of the signal on input 17.
ADEN-Setting this bit enables pin 4 to be the analog ground, AGND. Resetting this bit returns pin 4 as EXUI (reset on power-up).
ADIE-This is the A/D interrupt enable bit. (reset on powerup).
ADDN-This bit is the A/D done flag and doubles as the A/D interrupt pending flag. If one of the one-shot modes was selected using ADMODE $(=x \times 00)$ and control was selected as $S C=00$, then this bit must be reset by software to initiate the conversion and is set by the hardware at the end of one conversion. If one of the cycle modes was selected using ADMODE $(=x \times 10)$ and control was selected as SC $=00$, then this bit must be reset by software to initiate the conversion cycle and is not set by the hardware until the end of one conversion cycle. If any of the continuous modes were selected and control was selected as $S C=00$, then this bit must be reset by software to initiate the conversions and is not set by the hardware until the clock to the A/D cell is stopped by selecting the value 000 for the prescaler. In all other control selections, this bit has no effect on the initiation of conversions but is still necessary for proper interrupt operation. The ADDN flag must also be reset for the quiet modes to work properly (set on power-up).
Note: All remaining unused bits in this control register are UNDEFINED and not available for use by the program. Also, all result register contents are UNDEFINED on power-up.

## Universal Peripheral Interface

The Universal Peripheral Interface (UPI) allows the HPC16164 to be used as an intelligent peripheral to another processor. The UPI could thus be used to tightly link two HPC16164's and set up systems with very high data exchange rates. Another area of application could be where a HPC16164 is programmed as an intelligent peripheral to a host system such as the Series $32000^{\circledR}$ microprocessor. Figure 24 illustrates how a HPC16164 could be used as an intelligent peripherial for a Series 32000 -based application.
The interface consists of a Data Bus (port A), a Read Strobe (URD), a Write Strobe (UWR), a Read Ready Line (िDRDY), a Write Ready Line (WRRDY) and one Address Input (UAO). The data bus can be either eight or sixteen bits wide.
The $\overline{U R D}$ and $\overline{U W R}$ inputs may be used to interrupt the HPC16164. The RDRDY and WRRDY outputs may be used to interrupt the host processor.
The UPI contains an Input Buffer (IBUF), an Output Buffer (OBUF) and a Control Register (UPIC). In the UPI mode, port A on the HPC16164 is the data bus. UPI can only be used if the HPC16164 is in the Single-Chip mode.

## Shared Memory Support

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC16164 supports shared memory access with two pins. The pins are the RDY/ $\overline{H L D}$ input pin and the HLDA output pin. The user can software select either the Hold or Ready function by the state of a control bit. The HLDA output is multiplexed onto port B.
The host uses DMA to interface with the HPC16164. The host initiates a data transfer by activating the HLD input of
the HPC16164. In response, the HPC16164 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal (HLDA) from the HPC16164 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC16164 resumes normal operations.
To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus. Figure 25 illustrates an application of the shared memory interface between the HPC16164 and a Series 32000 system.


TL/DD/9682-30
FIGURE 24. HPC16164 as a Peripheral: (UPI Interface to Series 32000 Application)


TL/DD/9682-31
FIGURE 25. Shared Memory Application: HPC16164 Interface to Series $\mathbf{3 2 0 0 0}$ System

## Memory

The HPC16164 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be addressed with 16 kbytes of ROM and 512 bytes of RAM available on the chip itself. The ROM may contain program instructions, constants or data. The ROM and RAM share the same address space allowing instructions to be executed out of RAM.
Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed
directly by instructions or indirectly through the B, X and SP registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC16164 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC16164 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table V.

TABLE V. HPC16164 Memory Map

| FFFF:FFFO FFEF:FFD0 FFCF:FFCE <br> E001:C000 <br> BFFF:BFFE <br> 0301:0300 | Interrupt Vectors JSRP Vectors On-Chip ROM* <br> External Expansion Memory | USER MEMORY |
| :---: | :---: | :---: |
| $\begin{gathered} \text { 02FF:02FE } \\ \vdots \\ 0 \\ 01 \mathrm{C} 1: 01 \mathrm{C} 0 \end{gathered}$ | On-Chip RAM | USER RAM |
| 0195:0194 | Watchdog Address | Watchdog Logic |
| 0192 <br> 0191:0190 <br> 018F:018E <br> 018D:018C <br> 018B:018A <br> 0189:0188 <br> 0187:0186 <br> 0185:0184 <br> 0183:0182 <br> 0181:0180 | TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/ R1 I3CR Register/ T1 14CR Register | Timer Block T0:T3 |
| $\begin{aligned} & \text { 015E:015F } \\ & 015 \mathrm{C} \\ & \text { 0153:0152 } \\ & 015: 0150 \\ & \text { 014F:014E } \\ & \text { 014D:014C } \\ & 014 \mathrm{~B}: 014 \mathrm{~A} \\ & 0149: 0148 \\ & 0147: 0146 \\ & 0145: 0144 \\ & 0143: 0142 \\ & 0141: 0140 \end{aligned}$ | EICR <br> EICON <br> Port P Register <br> PWMODE Register <br> R7 Register <br> T7 Timer <br> R6 Register <br> T6 Timer <br> R5 Register <br> T5 Timer <br> R4 Register <br> T4 Timer | Timer Block T4:T7 |
| $\begin{aligned} & \hline 0128 \\ & 0126 \\ & 0124 \\ & 0122 \\ & 0120 \\ & \hline \end{aligned}$ | ENUR Register TBUF Register RBUF Register ENUI Register ENU Register | UART |


| 011F:011E <br> 011D:011C <br> 011B:011A <br> $0119: 0118$ <br> $0117: 0116$ <br> $0115: 0114$ <br> $0113: 0112$ <br> 01110110 <br> 0106 | A/D Result Register 7 A/D Result Register 6 A/D Result Register 5 A/D Result Register 4 A/D Result Register 3 A/D Result Register 2 A/D Result Register 1 A/D Result Register 0 A/D Control Register \#3 | A to D Registers $\dagger$ |
| :---: | :---: | :---: |
| 0104 | Port D Input Register |  |
| $\begin{aligned} & 0102 \\ & 0100 \end{aligned}$ | A/D Control Register \#2 <br> A/D Control Register \# 1 | A to D Registers $\dagger$ |
| $\begin{aligned} & \text { O0F5:00F4 } \\ & \text { O0F3:00F2 } \\ & \text { O0F1:00F0 } \end{aligned}$ | BFUN Register DIR B Register DIR A Register / IBUF | PORTS A \& B CONTROL |
| 00E6 | UPIC Register | UPI CONTROL |
| $\begin{aligned} & \text { O0E3:00E2 } \\ & \text { OOE1:00EO } \end{aligned}$ | Port B <br> Port A / OBUF | PORTS A \& B |
| OODE <br> OODD:00DC <br> O0D8 <br> 00D6 <br> 00D4 <br> 00D2 <br> 00D0 | Microcode ROM Dump HALT Enable Register Port I Input Register SIO Register IRCD Register IRPD Register ENIR Register | PORT CONTROL \& INTERRUPT CONTROL REGISTERS |
| $\begin{array}{\|l\|} \hline 00 \mathrm{CF}: 00 \mathrm{CE} \\ 00 \mathrm{CD}: 00 \mathrm{CC} \\ 00 \mathrm{CB}: 00 \mathrm{CA} \\ 00 \mathrm{C9}: 00 \mathrm{C} 8 \\ 00 \mathrm{C}: 00 \mathrm{C} 6 \\ 00 \mathrm{c}: 00 \mathrm{C} 4 \\ 00 \mathrm{C}: 00 \mathrm{C} 2 \\ 00 \mathrm{C} 0 \\ \hline \end{array}$ | X Register B Register K Register A Register PC Register SP Register (reserved) PSW Register | HPC CORE REGISTERS |
| $\begin{gathered} 00 B F: 00 B E \\ \vdots \\ 0001: 0000 \end{gathered}$ | On-Chip RAM | USER RAM |

*Note: The HPC16164 and HPC16064 On-Chip ROM is on addresses C000:FFFF and the External Expansion Memory is 0300:BFFF. The HPC16104 and HPC16004 have no On-Chip ROM, External Memory is 0300:FFFF.
$\dagger$ Note: Only one HPC16164 and HPC16104 have on-board A/D.

## Design Considerations

Designs using the HPC family of 16 -bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to $V_{\text {CC }}$ or ground, either through a resistor or directly. Unlike the inputs, unused output should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.

- Keep $\mathrm{V}_{\text {cc }}$ bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- If you use local regulators, bypass their inputs with a tantalum capacitor of at least $1 \mu \mathrm{~F}$ and bypass their outputs with a $10 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$ tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a $10 \mu \mathrm{~F}$ to $20 \mu \mathrm{~F}$ tantalum electrolytic capacitor or a $50 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ aluminum electrolytic capacitor to decouple the $\mathrm{V}_{\mathrm{CC}}$ bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.


TL/DD/9682-41

A recommended crystal oscillator circuit to be used with the HPC is shown below. See table for recommended component values. The recommended values given in the table below have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within "1" distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout contains a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a VCc and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A $1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}$, and a $0.001 \mu \mathrm{~F}$ dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

HPC Oscillator Table

| $\mathbf{f}_{\mathbf{C}}(\mathbf{M H z})$ | $\mathbf{R}_{\mathbf{C C}}(\Omega)$ | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C} 2(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: |
| 2 | 50 | 82 | 100 |
| 4 | 50 | 62 | 75 |
| 6 | 50 | 50 | 56 |
| 8 | 50 | 47 | 50 |
| 10 | 50 | 39 | 50 |
| 12 | 0 | 39 | 39 |
| 14 | 0 | 33 | 39 |
| 16 | 0 | 33 | 39 |
| 18 | 0 | 33 | 33 |
| 20 | 0 | 33 | 33 |
| 22 | 0 | 27 | 39 |
| 24 | 0 | 27 | 39 |
| 26 | 0 | 27 | 33 |
| 28 | 0 | 27 | 33 |
| 30 | 0 | 27 | 27 |

Crystal Specifications:
"AT" cut, parallel resonant crystals tuned to the desired frequency with the following specifications are recommended:
Series resistance < $65 \Omega$
Loading capacitance: $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$

## HPC16164 CPU

The HPC16164 CPU has a 16-bit ALU and six 16-bit registers

## Arithmetic Logic Unit (ALU)

The ALU is 16 bits wide and can do 16 -bit add, subtract and shift or logic AND, OR and exclusive OR in one timing cycle. The ALU can also output the carry bit to a 1-bit C register.

## Accumulator (A) Register

The 16 -bit A register is the source and destination register for most I/O, arithmetic, logic and data memory access operations.

## Address ( $B$ and $X$ ) Registers

The 16 -bit $B$ and $X$ registers can be used for indirect addressing. They can automatically count up or down to sequence through data memory.

## Boundary (K) Register

The 16 -bit K register is used to set limits in repetitive loops of code as register B sequences through data memory.

## Stack Pointer (SP) Register

The 16 -bit SP register is the pointer that addresses the stack. The SP register is incremented by two for each push or call and decremented by two for each pop or return. The stack can be placed anywhere in user memory and be as deep as the available memory permits.

## Program (PC) Register

The 16-bit PC register addresses program memory.

## Addressing Modes

## ADDRESSING MODES-ACCUMULATOR AS DESTINATION

## Register Indirect

This is the "normal" mode of addressing for the HPC16164 (instructions are single-byte). The operand is the memory addressed by the B register (or X register for some instructions).
Direct
The instruction contains an 8-bit or 16-bit address field that directly points to the memory for the operand.

## Indirect

The instruction contains an 8-bit address field. The contents of the WORD addressed points to the memory for the operand.

## Indexed

The instruction contains an 8-bit address field and an 8- or 16 -bit displacement field. The contents of the WORD addressed is added to the displacement to get the address of the operand.
Immediate
The instruction contains an 8 -bit or 16 -bit immediate field that is used as the operand.

## Register Indirect (Auto Increment and Decrement)

The operand is the memory addressed by the X register. This mode automatically increments or decrements the $X$ register (by 1 for bytes and by 2 for words).
Register Indirect (Auto Increment and Decrement) with Conditional Skip
The operand is the memory addressed by the B register. This mode automatically increments or decrements the B register (by 1 for bytes and by 2 for words). The B register is then compared with the K register. A skip condition is generated if $B$ goes past $K$.

## ADDRESSING MODES-DIRECT MEMORY AS dESTINATION

## Direct Memory to Direct Memory

The instruction contains two 8 - or 16-bit address fields. One field directly points to the source operand and the other field directly points to the destination operand.

## Immediate to Direct Memory

The instruction contains an 8- or 16-bit address field and an 8 - or 16 -bit immediate field. The immediate field is the operand and the direct field is the destination.

## Double Register Indirect Using the $B$ and $X$ Registers

Used only with Reset, Set and IF bit instructions; a specific bit within the 64 kbyte address range is addressed using the $B$ and $X$ registers. The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the X register. The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register X .

## HPC Instruction Set Description

| Mnemonic | Description | Action |
| :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |
| ADD | Add | MA + Memi $\rightarrow$ MA $\quad$ carry $\rightarrow$ C |
| ADC | Add with carry | $\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow$ MA $\quad$ carry $\rightarrow \mathrm{C}$ |
| ADDS | Add short imm8 | $A+\mathrm{imm} 8 \rightarrow \mathrm{~A} \quad$ carry $\rightarrow \mathrm{C}$ |
| DADC | Decimal add with carry | $\mathrm{MA}+\mathrm{Meml}+\mathrm{C} \rightarrow$ MA (Decimal) carry $\rightarrow \mathrm{C}$ |
| SUBC | Subtract with carry | MA-Meml $+\mathrm{C} \rightarrow$ MA carry $\rightarrow$ C |
| DSUBC | Decimal subtract w/carry | MA-Meml $+\mathrm{C} \rightarrow$ MA (Decimal) carry $\rightarrow \mathrm{C}$ |
| MULT | Multiply (unsigned) | $\mathrm{MA}^{*}$ Meml $\rightarrow$ MA \& X, $0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}$ |
| DIV | Divide (unsigned) | MA/Meml $\rightarrow$ MA, rem. $\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}$ |
| DIVD | Divide Double Word (unsigned) | $X \& M A / M e m l ~ \rightarrow M A, ~ r e m ~ \rightarrow X, ~ 0 ~ T ~ K, ~ C a r r y ~ \rightarrow C ~$ |
| IFEQ | If equal | Compare MA \& Meml, Do next if equal |
| IFGT | If greater than | Compare MA \& Meml, Do next if MA > Meml |
| AND | Logical and | MA and Meml $\rightarrow$ MA |
| OR | Logical or | MA or Meml $\rightarrow$ MA |
| XOR | Logical exclusive-or | MA xor Meml $\rightarrow$ MA |
| MEMORY MODIFY INSTRUCTIONS |  |  |
| INC DECSZ | Increment Decrement, skip if 0 | Mem $+1 \rightarrow$ Mem <br> Mem $-1 \rightarrow$ Mem, Skip next if Mem $=0$ |


| HPC Instruction Set Description (Continued) |  |  |
| :---: | :---: | :---: |
| Mnemonic | Description | Action |
| BITINSTRUCTIONS |  |  |
| SBIT | Set bit | $1 \rightarrow$ Mem.bit |
| RBIT | Reset bit | $0 \rightarrow$ Mem.bit |
| IFBIT | If bit | If Mem.bit is true, do next instr. |
| MEMORY TRANSFER INSTRUCTIONS |  |  |
| LD | Load | Meml $\rightarrow$ MA |
|  | Load, incr/decr X | $\operatorname{Mem}(\mathrm{X}) \rightarrow \mathrm{A}, \mathrm{X} \pm 1$ (or 2 ) $\rightarrow \mathrm{X}$ |
| ST | Store to Memory | $\mathrm{A} \rightarrow$ Mem |
| x | Exchange | $A \longleftrightarrow$ Mem |
|  | Exchange, incr/decr X | $\mathrm{A} \leftrightarrows \operatorname{Mem}(\mathrm{X}), \mathrm{X} \pm 1$ (or 2) $\rightarrow \mathrm{X}$ |
| PUSH | Push Memory to Stack | $\mathrm{W} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}$ |
| POP | Pop Stack to Memory | $\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{W}$ |
| LDS | Load A, incr/decr B, Skip on condition | $\operatorname{Mem}(B) \rightarrow A, B \pm 1$ (or 2$) \rightarrow B$, Skip next if $B$ greater/less than $K$ |
| xs | Exchange, incr/decr B, | $\operatorname{Mem}(\mathrm{B}) \longleftrightarrow \mathrm{A}, \mathrm{B} \pm 1$ (or 2 ) $\rightarrow \mathrm{B}$, |
|  | Skip on condition | Skip next if $B$ greater/less than $K$ |
| REGISTER LOAD IMMEDIATE INSTRUCTIONS |  |  |
| LD B | Load B immediate | $\mathrm{imm} \rightarrow \mathrm{B}$ |
| LDK | Load K immediate | $\mathrm{imm} \rightarrow \mathrm{K}$ |
| LDX | Load X immediate | $\mathrm{imm} \rightarrow \mathrm{X}$ |
| LDBK | Load B and K immediate | $\mathrm{imm} \rightarrow \mathrm{B}, \mathrm{imm} \rightarrow \mathrm{K}$ |
| ACCUMULATOR AND C INSTRUCTIONS |  |  |
| CLRA | Clear A | $0 \rightarrow \mathrm{~A}$ |
| INC A | Increment A | $\mathrm{A}+1 \rightarrow \mathrm{~A}$ |
| DECA | Decrement A | $\mathrm{A}-1 \rightarrow \mathrm{~A}$ |
| COMPA | Complement A | 1 's complement of $A \rightarrow A$ |
| SWAPA | Swap nibbles of A | A15:12 $\leftarrow \mathrm{A} 11: 8 \leftarrow \mathrm{~A} 7: 4 \longleftrightarrow$ A3:0 |
| RRCA | Rotate A right thru C | $\mathrm{C} \rightarrow \mathrm{A15} \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| RLCA | Rotate A left thru C | $\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow \mathrm{C}$ |
| SHRA | Shift A right | $0 \rightarrow A 15 \rightarrow \ldots \rightarrow \mathrm{AO} \rightarrow \mathrm{C}$ |
| SHLA | Shift A left | $\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow 0$ |
| SC | Set C | $1 \rightarrow C$ |
| RC | Reset C | $0 \rightarrow \mathrm{C}$ |
| IFC | IFC | Donext if $\mathrm{C}=1$ |
| IFNC | IF not C | Do next if $\mathrm{C}=0$ |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |
| JSRP | Jump subroutine from table | $\begin{aligned} & \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP} \\ & \mathrm{~W} \text { (table\#) } \rightarrow \mathrm{PC} \end{aligned}$ |
| JSR | Jump subroutine relative | $\underset{(\# \text { is }+1025 \text { to }-1023)}{\rightarrow \mathrm{PC}, \mathrm{PC}+\# \rightarrow \mathrm{PC}}$ |
| JSRL | Jump subroutine long | $\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}$ |
| JP | Jump relative short | $\mathrm{PC}+$ \# $\rightarrow \mathrm{PC}(\#$ is +32 to -31$)$ |
| JMP | Jump relative | $\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#$ is +257 to -255) |
| JMPL | Jump relative long | $\mathrm{PC}+\# \rightarrow \mathrm{PC}$ |
| JID | Jump indirect at PC + A | $\mathrm{PC}+\mathrm{A}+1 \rightarrow \mathrm{PC}$ |
| JIDW |  | then $\operatorname{Mem}(\mathrm{PC})+\mathrm{PC} \rightarrow \mathrm{PC}$ |
| NOP | No Operation | $\mathrm{PC}+1 \rightarrow \mathrm{PC}$ |
| RET | Return | $\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}$ |
| RETSK | Return then skip next | $\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}, \&$ skip |
| RETI | Return from interrupt | SP-2 $\rightarrow$ SP,W(SP) $\rightarrow$ PC, interrupt re-enabled |

Note: W is 16 -bit word of memory
MA is Accumulator $A$ or direct memory ( 8 or 16 -bit)
Mem is 8 -bit byte or 16 -bit word of memory
Meml is 8 - or 16 -bit memory or 8 or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8 -bit immediate data only
Memory Usage
Number Of Bytes For Each Instruction (number in parenthesis is 16 -Bit field)

| Using Accumulator A |  |  |  |  |  |  | To Direct Memory |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reg Indir. <br> (B) <br> (X) |  | Direct | Indir | Index | Immed. | Direct |  | Immed. |  |
| LD | 1 | 1 | 2(4) | 3 | 4(5) | 2(3) | 3(5) | 5(6) | 3(4) | 5(6) |
| X | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ST | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| ADDS | - | - | - | - | - | 2 | - | - | - | - |
| SBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DSBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| ADD | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| MULT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| DIV | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| DIVD | 1 | 2 | 3(4) | 3 | 4(5) | - | 4(5) | 5(6) | 4(5) | 5(6) |
| IFEQ | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| IFGT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| AND | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| OR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| XOR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |

*8-bit direct address
**16-bit direct address

| Instructions that modify memory directly |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  (B) (X) Direct Indir <br> Index B\&X    <br> SBIT 1 2 $3(4)$ 3 <br> $4(5)$ 1    <br> RBIT 1 2 $3(4)$ 3 <br> IFBIT 1 2 $3(4)$ 3 <br> (5) 1    <br> DECSZ 3 2 $2(4)$ 3 <br> $4(5)$ 1    <br> INC 3 2 $2(4)$ 3 <br> $4(5)$     |  |  |  |  |  |  |  |

Immediate Load Instructions

|  | Immed. |
| :---: | :---: |
| LD B,** | $2(3)$ |
| LD X,* | $2(3)$ |
| LD K,* | $2(3)$ |
| LD BK,*, ${ }^{*}$ | $3(5)$ |

Register Indirect Instructions with Auto Increment and Decrement

| Register B With Skip |  |  |
| :--- | :---: | :---: |
|  | $(B+)$ | $(B-)$ |
| LDS A,* | 1 | 1 |
| XS A,* | 1 | 1 |


| Register $X$ |  |  |
| :--- | :---: | :---: |
|  | $(X+)$ | $(X-)$ |
| LD A.* $^{*}$ | 1 | 1 |
| XA, |  |  |

Instructions Using A and C

| CLR | A | 1 |
| :--- | :--- | :--- |
| INC | A | 1 |
| DEC | A | 1 |
| COMP | A | 1 |
| SWAP | A | 1 |
| RRC | A | 1 |
| RLC | A | 1 |
| SHR | A | 1 |
| SHL | A | 1 |
| SC |  | 1 |
| RC |  | 1 |
| IFC |  | 1 |
| IFNC |  | 1 |

Transfer of Control Instructions

| JSRP | 1 |
| :--- | :--- |
| JSR | 2 |
| JSRL | 3 |
| JP | 1 |
| JMP | 2 |
| JMPL | 3 |
| JID | 1 |
| JIDW | 1 |
| NOP | 1 |
| RET | 1 |
| RETSK | 1 |
| RETI | 1 |

## Stack Reference Instructions



## Code Efficiency

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC16164 has been designed to be extremely codeefficient. The HPC16164 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC16164, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:

## SINGLE BYTE INSTRUCTIONS

The majority of instructions on the HPC16164 are singlebyte. There are two especially code-saving instructions:
JP is a 1-byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1 -byte call subroutine. The user makes a table of his 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into his table; the assembler can give him this information.

## EFFICIENT SUBROUTINE CALLS

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

## MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING

The HPC16164 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:

1. Exchange $A$ and memory pointed to by the $B$ register
2. Increment or decrement the $B$ register
3. Compare the B register to the K register
4. Generate a conditional skip if $B$ has passed $K$

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

## BIT MANIPULATION INSTRUCTIONS

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

## DECIMAL ADD AND SUBTRACT

This instruction is needed to interface with the decimal user world.

It can handle both 16 -bit words and 8 -bit bytes.
The 16 -bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4 -digit variables. The HPC16164 supplies 8 -bit byte capability for 2 -digit variables and literal variables.

## MULTIPLY AND DIVIDE INSTRUCTIONS

The HPC16164 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

## Development Support

## DEVELOPMENT SYSTEM

The Microcomputer On Line Emulator (MOLE) is a low cost development system and emulator for all microcontroller products. These include COPSTM microcontrollers and the HPC family of products. The development system consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the development system is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other development systems in a multi-development system environment.
The development system can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

## How to Order

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications group. Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum requirement for accessing Dial-A-Helper is a Hayes compatible modem.
If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

Development Support (Continued)

| Development Tools Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Microcontroller | Order Part Number | Description | Includes | Manual <br> Number |
| HPC | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-HPC-PB1 | Personality Board | HPC Personality Board Users Manual | 420410477-001 |
|  | MOLE-HPC-IBM-R | Relocatable Assembler Software for IBM | HPC Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | 424410836-001 <br> 420040416-001 |
|  | MOLE-HPC-IBM-CR | C Compiler for IBM | HPC C Compiler Users Manual and Software Disk <br> Assembler Software for IBM MOLE-HPC-IBM | 424410883-001 |
|  | MOLE-HPC-VMS | Assembler, Loader, Librarian for VAX/VMS | HPC Software User's Manual and 9 Track Tape | 424410836-001 |
|  | MOLE-HPC-VMS-C | C Compiler for VAX/VMS | HPC Software User's Manual and 9 Track Tape (Includes Assembler) | 424410883-001 |
|  | 424410897-001 | Users Manual |  | 424410897-001 |

## Development Support (Continued)

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he
can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances, he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Set-Up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs. 7 Days


## Part Selection

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC16164 has been generically used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.


FIGURE 8. HPC Family Part Numbering Scheme

## Examples

HPC46104E20 - ROMless, Commercial temp. $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$, LCC
HPC16164XXX/U20 - 16k masked ROM, Military temp. ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ), PGA
HPC26104XXX/V20 - ROMless, Automotive temp. $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$, PLCC

## HPC 16400/HPC36400/HPC46400 High-Performance Communications microController

## General Description

The HPC16400 is a member of the HPCTM family of High Performance microControllers. Each member of the family has the same identical core CPU with a unique memory and I/O configuration to suit specific applications. Each part is fabricated in National's advanced microCMOS technology. This process combined with an advanced architecture provides fast, flexible I/O control, efficient data manipulation, and high speed computation.
The HPC16400 has 4 functional blocks to support a wide range of communication application-2 HDLC channels, 4 channel DMA controller to facilitate data flow for the HDLC channels, programmable serial interface and UART.
The serial interface decoder allows the 2 HDLC channels to be used with devices using interchip serial link for point-topoint \& multipoint data exchanges. The decoder generates enable signals for the HDLC channels allowing multiplexed D and B channel data to be accessed.
The HDLC channels manage the link by providing sequencing using the HDLC framing along with error control based upon a cyclic redundancy check (CRC). Multiple address recognition modes, and both bit and byte modes of operation are supported.
The HPC16400 is available in 68-pin PLCC, LCC, LDCC and 84-pin TapePak ${ }^{\circledR}$ packages.

## Features

- HPC family-core features:
- 16-bit data bus, ALU, and registers
- 64 kbytes of external direct memory addressing
- FASTI-20.0 MHz system clock
- High code efficiency
$-16 \times 16$ multiply and $32 \times 16$ divide
- Eight vectored interrupt sources
- Four 16-bit timer/counters with WATCHDOG logic
- MICROWIRE/PLUS serial I/O interface
- CMOS-low power with two power save modes
- Two full duplex HDLC channels
- Optimized for X. 25 and LAPD applications
- Programmable frame address recognition
— Up to 4.65 Mbps serial data rate
- Built in diagnostics
- Synchronous bypass mode
- Programmable interchip serial data decoder
- Four channel DMA controller
- UART-full duplex, programmable baud rate (up to 208.3 kBaud)
- 544 kbytes of extended addressing
- Easy interface to National's DASL, 'U' and ' $S$ ' trans-ceivers-TP3400, TP3410 and TP3420
- Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges


## Block Diagram



ESD Rating
2000 V
$V_{C C}$ with Respect to GND $\quad-0.5 \mathrm{~V}$ to 7.0 V All Other Pins $\quad\left(V_{C C}+0.5\right) \mathrm{V}$ to (GND-0.5)V Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for HPC $46400,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for HPC36400, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16400

| Symbol | Parameter | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICC}_{1}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$ (Note 1) |  | 70 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{in}}=2.0 \mathrm{MHz}$ (Note 1) |  | 10 | mA |
| $\mathrm{ICC}_{2}$ | IDLE Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=20.0 \mathrm{MHz}$ (Note 1) |  | 10 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=2.0 \mathrm{MHz}$ (Note 1) |  | 2 | mA |
| $\mathrm{ICC}_{3}$ | HALT Mode Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$ (Note 1) |  | 500 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=2.5 \mathrm{~V}, \mathrm{f}_{\text {in }}=0 \mathrm{kHz}$ (Note 1) |  | 150 | $\mu \mathrm{A}$ |

INPUT VOLTAGE LEVELS RESET, NMI, CKI AND WO (SCHMITT TRIGGERED)

| $\mathrm{V}_{\mathrm{H}_{1}}$ | Logic High |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}_{1}}$ | Logic Low |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| PORT A |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}_{2}}$ | Logic High |  | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}_{2}}$ | Logic Low |  |  | 0.8 | V |

## ALL OTHER INPUTS

| $\mathrm{V}_{\mathrm{IH}_{3}}$ | Logic High |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}_{3}}$ | Logic Low |  |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | (Note 2) |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | I/O Capacitance | (Note 2) |  | 20 | pF |

OUTPUT VOLTAGE LEVELS

| $\mathrm{VOH}_{1}$ | Logic High (CMOS) | $\mathrm{IOH}^{\prime}=-10 \mu \mathrm{~A}$ (Note 2) | $V_{C C}-0.1$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOL}_{1}$ | Logic Low (CMOS) | $\mathrm{IOH}=10 \mu \mathrm{~A}$ (Note 2) |  | 0.1 | V |
| $\mathrm{VOH}_{2}$ | Port A/B Drive, CK2$\left(A_{0}-A_{15}, B_{10}, B_{11}, B_{12}, B_{15}\right)$ | $\mathrm{lOH}=-7 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ |  | $\mathrm{lOL}^{2}=3 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{3}$ | Other Port Pin Drive, WO ( $\mathrm{B}_{0}-\mathrm{B}_{9}, \mathrm{~B}_{13}, \mathrm{~B}_{14}, \mathrm{R}_{0}-\mathrm{R}_{7}, \mathrm{D}_{5}, \mathrm{D}_{7}$ ) | $\mathrm{IOH}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{IOL}=0.5 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{VOH}_{4}$ | ST1 and ST2 Drive | $\mathrm{IOH}=-6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{l} \mathrm{OL}=1.6 \mathrm{~mA}$ |  | 0.4 | $V$ |
| $\mathrm{V}_{\text {RAM }}$ | RAM Keep-Alive Voltage | (Note3) | 2.5 |  | V |
| loz | TRI-STATE Leakage Current |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note 1: $\mathrm{I}_{\mathrm{CC}_{1}, ~} \mathrm{ICC}_{2}, \mathrm{I}_{\mathrm{CC}_{3}}$ measured with no external drive ( $\mathrm{IOH}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}=0, \mathrm{I}_{\mathrm{H}}$ and $\mathrm{I}_{\mathrm{LL}}=0$ ). $\mathrm{ICC}_{1}$ is measured with $\overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{SS}}$. $\mathrm{ICC}_{3}$ is measured with $\mathrm{NMI}=$ $\mathrm{V}_{\mathrm{CC}}$. CKI driven to $\mathrm{V}_{\mathrm{HH}_{1}}$ and $\mathrm{V}_{\mathrm{IL}_{1}}$ with rise and fall times less than 10 ns .
Note 2: These parameters are guaranteed by design and are not tested.
Note 3: Test duration is 100 ms .

## AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for $\mathrm{HPC} 46400,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for

 HPC36400, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for HPC16400| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{C}}=$ CKI freq. | Operating Frequency | 2.0 | 20 | MHz |
| $t_{C 1}=1 / \mathrm{f}_{\mathrm{C}}$ | Clock Period | 50 | 500 | ns |
| $t_{\text {CKIR }}$ (Note 3) | CKI Rise Time |  | 7 | ns |
| $t_{\text {CKIF }}$ (Note 3) | CKI Fall Time |  | 7 | ns |
| $\begin{aligned} & {\left[\mathrm{t}_{\mathrm{CKIH}} /\left(\mathrm{t}_{\mathrm{CKIH}}+\right.\right.} \\ & \left.\mathrm{t}_{\mathrm{CKIL}}\right] 100 \\ & \hline \end{aligned}$ | Duty Cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{C}}=2 / \mathrm{f}_{\mathrm{C}}$ | Timing Cycle | 100 |  | ns |
| $t_{L L}=1 / 2 t_{\mathrm{C}}-9$ | ALE Pulse Width | 41 |  | ns |
| $t_{\text {DC1C2R }}($ Notes 1, 2) | Delay from CKI Falling Edge to CK2 Rising Edge | 0 | 55 | ns |
| $t_{\text {DC1 }}$ C2F ( Notes 1, 2) | Delay from CKI Falling Edge to CK2 Falling Edge | 0 | 55 | ns |
| toctaler <br> (Notes 1, 2) | Delay from CKI Rising Edge to ALE Rising Edge for CPU Cycles and CKI Falling Edge for DMA Cycles | 0 | 35 | ns |
| $t_{\text {DC1ALEF }}$ <br> (Notes 1, 2) | Delay from CKI Rising Edge to ALE Falling Edge for CPU Cycles and CKI Falling Edge for DMA Cycles | 0 | 35 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {DC2ALER }}=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\ & (\text { Note 2) } \end{aligned}$ | Delay from CKI Rising Edge to ALE Rising Edge |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DC} 2 \mathrm{ALEFF}}=1 / 4 \mathrm{t}_{\mathrm{C}}+20 \\ & \text { (Note 2) } \end{aligned}$ | Delay from CK2 Falling Edge to ALE Falling Edge |  | 45 | ns |
| $\mathrm{t}_{S T}=1 / 4 \mathrm{t}_{\mathrm{C}}-16$ | Address Valid to ALE Falling Edge | 9 |  | ns |
| $t_{\text {WAIT }}=t_{C}$ | Wait State Period | 100 |  | ns |
| $\mathrm{f}_{\mathrm{XIN}}=\mathrm{f}_{\mathrm{C}} / 19$ | External Timer Input Frequency |  | 1052 | kHz |
| $\mathrm{t}_{\text {XIN }}=\mathrm{t}_{\mathrm{C}}$ | Pulse Width for Timer Inputs | 100 |  | ns |
| $\mathrm{f}_{\text {XOUT }}=\mathrm{f}_{\mathrm{C}} / 16$ | Timer Output Frequency |  | 1.25 | MHz |
| $\mathrm{f}_{\mathrm{MW}}=\mathrm{f}_{\mathrm{C}} / 19$ | External MICROWIRE/PLUS <br> Clock Input Frequency |  | 1.25 | MHz |
| $\mathrm{f}_{\mathrm{U}}=\mathrm{f}_{\mathrm{C}} / 8$ | External UART Clock Input Frequency |  | 2.5 | MHz |

Note 1: Do not design with this parameter unless CKI is driven with an active signal. When using a passive crystal circuit, CKI or CKO should not be connected to any external logic since any load (besides the passive components in the crystal circuit) will affect the stability of the crystal unpredictably.
Note 2: These are not directly tested parameters. Therefore the given min/max value cannot be guaranteed. It is, however, derived from measured parameters, and may be used for system design with a very high confidence level.
Note 3: These parameters are guaranteed by design and are not tested.
Note: Measurement of AC specifications is done with external clock drive on CKI with $50 \%$ duty cycle. The capacitive load on CKO must be kept below 15 pF else AC measurements will be skewed.

## CKI Input Signal Characteristics



TL/DD/8802-26

## CPU Read Cycle Timing (See Figure 1)

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $t_{A R R}=1 / 2 t_{C}-20$ | ALE Falling Edge to $\overline{R D}$ Falling Edge | 30 |  | ns |
| $t_{R W}=1 / 4 t_{C}+W S-10$ | $\overline{R D}$ Pulse Width | 115 |  | ns |
| $t_{D R}=t_{C}-15$ | Data Hold after Rising Edge of $\overline{R D}$ | 0 | 85 | ns |
| $t_{A C C}=t_{C}+W S-55($ Note 2$)$ | Address Valid to Input Data Valid |  | 145 | ns |
| $t_{R D}=1 / 4 t_{C}+W S-35$ | $\overline{R D}$ Falling Edge to Input Data Valid |  | 90 | ns |
| $t_{R D A}=t_{C}-5$ | $\overline{R D}$ Rising Edge to Address Valid | 95 |  | ns |
| $t_{V P}=1 / 4 t_{C}-10$ | Address Hold from ALE <br> Falling Edge | 15 |  | ns |

Note: WS = twair * number of pre-programmed wait states. Minimum and Maximum values are calculated from maximum operating frequency with one (1) walt state pre-programmed.

## CPU Write Cycle Timing (See Figure 2)

| Symbol | Parameter | Min | Max |
| :---: | :--- | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 \mathrm{t}_{\mathrm{C}}-20$ | ALE Falling Edge to $\overline{\mathrm{WR}}$ Falling Edge | 30 |  |
| $\mathrm{t}_{\mathrm{WW}}=3 / 4 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-15$ | WR Pulse Width | 160 |  |
| $\mathrm{t}_{\mathrm{HW}}=1 / 4 \mathrm{t}_{\mathrm{C}}-5$ | Data Hold after Rising Edge of $\overline{\mathrm{WR}}$ | 20 |  |
| $\mathrm{t}_{\mathrm{V}}=1 / 2 \mathrm{t}_{\mathrm{C}}+\mathrm{WS}-40$ | Data Valid before Rising Edge of $\overline{W R}$ | 110 |  |
| $\mathrm{t}_{\mathrm{VP}}=1 / 4 \mathrm{t}_{\mathrm{C}}-10$ | Address Hold from ALE Falling Edge | 15 | ns |

Note: Bus output (Port $A$ ) $C_{L}=100 \mathrm{pF}, \mathrm{CK} 2$ output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC Parameters are tested using DC Characteristics and non CMOS outputs.

DMA Read Cycle Timing $\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}$ (See Figure 1 )

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ARR }}=1 / 2 t_{C}-20$ | ALE Falling Edge to $\overline{\text { RD Falling Edge }}$ | 30 |  | ns |
| $t_{\text {RW }}=3 / 2 t_{C}-15$ | $\overline{\text { RD Pulse Width }}$ | 135 |  | ns |
| $t_{D R}=3 / 4 t_{C}-15$ | Data Hold After Rising Edge of $\overline{\mathrm{RD}}$ | 0 | 60 | ns |
| $t_{A C C}=9 / 4 t_{C}-75$ | Address Valid to Input Data Valid |  | 150 | ns |
| $t_{\text {RD }}=3 / 2 t_{C}-35$ | $\overline{R D}$ Falling Edge to Input Data Valid |  | 115 | ns |
| $t_{\text {RDA }}=3 / 4 t_{C}-5$ | $\overline{\text { RD Rising Edge to }}$ Address Valid | 95 |  | ns |
| $t_{V P}=1 / 2 t_{c}-10$ | Address Hold from ALE Falling Edge | 40 |  | ns |

Note: Minimum and Maximum values are calculated for maximum operating frequency.
DMA Write Cycle Timing $\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}$ (See Figure 2 )

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $t_{\text {ARW }}=1 / 2 t_{C}-20$ | ALE Falling Edge to <br> WR Falling Edge | 30 | ns |  |
| $t_{W W}=3 / 2 t_{C}-15$ | WR Pulse Width | 135 |  | ns |
| $\mathrm{t}_{\mathrm{HW}}=1 / 2 \mathrm{t}_{\mathrm{C}}-15$ | Data Hold After <br> Rising Edge of $\overline{W R}$ | ns |  |  |
| $\mathrm{t}_{\mathrm{V}}=3 / 2 \mathrm{t}_{\mathrm{C}}-50$ | Data Valid before <br> Rising Edge of $\overline{W R}$ | 100 | ns |  |
| $\mathrm{t}_{\mathrm{VP}}=1 / 2 \mathrm{t}_{\mathrm{C}}-10$ | Address Hold from ALE <br> Falling Edge | 40 | ns |  |

Note: Bus output (Port A) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, CK2 output $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, other outputs $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$. AC Parameters are tested using DC Characteristics and non CMOS outputs.

Ready/Hold Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DAR }}=1 / 4 t_{C}+W S-50$ | Falling Edge of ALE to Falling Edge of $\overline{\text { RDY }}$ |  | 75 | ns |
| $t_{\text {RWP }}=t_{C}$ | $\overline{\mathrm{RDY}}$ Pulse Width | 100 |  | ns |
| $t_{\text {SALE }}=3 / 4 t_{C}+40$ | Falling Edge of $\overline{\mathrm{HLD}}$ to Rising Edge of ALE | 115 |  | ns |
| $t_{\text {HWP }}=t_{C}+10$ | HLD Pulse Width | 110 |  | ns |
| $\mathrm{t}_{\mathrm{HAD}}=3 / 4 \mathrm{t}_{\mathrm{C}}+85$ | Rising Edge on $\overline{\text { HLD }}$ to Rising Edge on HLDA |  | 160 | ns |
| $t_{\text {HAE }}=t_{C}+100$ | Falling Edge on $\overline{\mathrm{HLD}}$ to Falling Edge on HLDA |  | 200* | ns |
| $t_{B F}=1 / 2 t_{C}+66$ | Bus Float after Falling Edge of $\overline{\text { HLDA }}$ |  | 116 (Due to Emulation) | ns |
| $t_{B E}=1 / 2 t_{C}+66$ | Bus Enable before Rising Edge of $\overline{\text { LLDA }}$ | 116 |  | ns |

*Note: $t_{\text {HAE }}$ may be as long as ( $3 \mathrm{t}_{\mathrm{c}}+4 \mathrm{ws}+72 \mathrm{t}_{\mathrm{c}}+90$ ) depending on which instruction is being executed, the addressing mode and number of wait states.
$t_{\text {HAE maximum value tested is for the optimal case. }}^{\text {the }}$

## MICROWIRE/PLUS Timing

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| tuws | MICROWIRE Setup Time |  |  |  |
| Master |  | 100 |  | ns |
| Slave |  | 20 |  |  |
| tuwh | MICROWIRE Hold Time | 20 |  | ns |
| Master |  | 50 |  | ns |
| Slave |  |  | 50 | 150 |
| tuwV | MICROWIRE Output Valid Time |  |  |  |
| Master |  |  |  |  |
| Slave |  |  |  |  |

Input and Output for AC Tests


TL/DD/8802-34
Note: $A C$ testing inputs are driven at $V_{I H}$ for a logic " 1 " and $V_{I L}$ for a logic " 0 ". Output timing measurements are made at $V_{O H}$ for a logic " 1 " and $V_{O L}$ for a logic " 0 ".

## Timing Waveforms



Timing Waveforms (Continued)


FIGURE 2. CPU and DMA Write Cycles


FIGURE 3. Ready Mode Timing


TL/DD/8802-5
FIGURE 4. Hold Mode Timing


TL/DD/8802-23
FIGURE 5. CKI, CK2 ALE Timing Dlagram


Note: When using RX with normal serial decoder the timings for TRSET and TRHOLD would apply and will have the same values as above.

Timing Waveforms (Continued)
Serial Decoder TIming Dlagrams (Mode 2)


TL/DD/8802-30

| Symbol | Parameter | Min | Max | Comments | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| T2EFS | Delay Time of FS High to Rising Edge of HCK1 | 10 |  | $50 \%$ to $50 \%$ | ns |
| T2LFS | Setup Time of FS Low to Rising Edge of HCK1 | 20 |  | $50 \%$ to $50 \%$ | ns |
| T2FF | Setup Time of FS High to Rising Edge of the 33rd HCK1 | 20 |  | $50 \%$ to $50 \%$ | ns |
| T2FSH | Hold Time of FS Low to Rising Edge of HCK1 | 20 |  | $50 \%$ to $50 \%$ | ns |
| T2DHF | Delay From Rising Edge of HCK1 to TX Data Out Valid (First Bit after Valid FS) |  | 50 | $50 \%$ to 0.1 or $0.9 \mathrm{VCC}_{\text {CC }}$ | ns |
| T2TRI | Delay From Rising Edge of HCK to TRI-STATE of TX Output |  | 40 | $50 \%$ to $0.1 \mathrm{VCC}_{\text {(TOH) }}$ | ns |
|  |  |  | $50 \%$ to 0.9 VCC (TOH) |  |  |

Note: Receiver operation is guaranteed when min. TRSET and TRHOLD specs are met.

## Serial Decoder Timing Dlagrams (Mode 3)



TL/DD/8802-31

| Symbol | Parameter | Min | Max | Comments | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| T3EFS | Delay of Falling Edge of HCK1 to Rising Edge of FS (Early Frame Sync.) | 10 |  | $50 \%$ to $50 \%$ | ns |
| T3LFS | Min Setup Time of FS High to HCK1 Falling Edge to Guarantee | 45 |  | $50 \%$ to $50 \%$ | ns |
|  | RX Operation (Late Frame Sync.) |  | 50 | $50 \%$ to 0.1 or $0.9 \mathrm{~V}_{\mathrm{CC}}$ | ns |
| T3DHF | Delay Time From Rising HCK1 or FS to TX Output Data Valid |  | 50 | ns |  |
| T3FSH | Hold Time of FS High to Falling Edge of HCK1 (Frame Sync. Hold) | 20 |  | $50 \%$ to $50 \%$ | ns |
| T3FF | Setup Time of FS Low to Rising Edge of 63rd HCK1 | 20 |  | $50 \%$ to $50 \%$ | ns |
| T3TRI | Delay From Rising Edge of HCK1 to TRI-STATE of TX Output |  | 40 | $50 \%$ to $0.1 \mathrm{VCC}_{\text {(T0H) }}$ | ns |
|  |  |  |  | $50 \%$ to $0.9 \mathrm{VCC}_{\text {(T1H) }}$ |  |

[^9]| Symbol | Parameter | Min | Max | Comments | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4EFS | Delay of Falling Edge of HCK1 to Rising Edge of FS | 10 |  | 50\% to 50\% | ns |
| T4LFS | Min Setup Time FS High to HCK1 Falling Edge to Guarantee RX Operation | 45 |  | 50\% to 50\% | ns |
| T4DHF | Delay Time From Active Edge to TX Output Data Valid |  | 50 | $50 \%$ to 0.1 or $0.9 \mathrm{~V}_{\mathrm{CC}}$ | ns |
| T4FSH | Hold Time of FS High to Falling Edge of HCK1 | 20 |  | 50\% to 50\% | ns |
| T4FF | Setup Time of FS Low to Rising Edge of 31st HCK1 | 20 |  | 50\% to 50\% | ns |
| T4TRI | Delay From Rising Edge of HCK to TRI-STATE of TX Output |  | 40 | $50 \%$ to $0.1 \mathrm{~V}_{\mathrm{CC}}$ (TOH) $50 \%$ to $0.9 \mathrm{~V}_{\mathrm{CC}}(\mathrm{T} 1 \mathrm{H})$ | ns |

Note: Receiver operation is guaranteed when TRSET \& TRHOLD specs are met.
Serlal Decoder Timing Diagrams (Mode 5,6,7)

$X=5,6,7$
TL/DD/8802-33

| Symbol | Parameter | Min | Max | Comments | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TXEFS | Delay of Falling Edge of HCK1 to Rising Edge of FS | 10 |  | 50\% to 50\% | ns |
| TXLFS | Min Setup Time of FS High to HCK1 Falling Edge to Guarantee RX Operation | 45 |  | 50\% to 50\% | ns |
| TXDHF | Delay Time From Active Edge to TX Output Data Valid |  | 50 | $50 \%$ to 0.1 or $0.9 \mathrm{~V}_{\mathrm{CC}}$ | ns |
| TXFSH | Hold Time of FS High to Falling Edge of HCK1 | 20 |  | 50\% to 50\% | ns |
| TXFF | Setup Time of FS Low to Rising Edge of 33rd HCK1 |  | 20 | 50\% to 50\% | ns |
| TXTRI | Delay From Rising Edge of HCK to TRI-STATE of TX Output |  | 40 | $\begin{aligned} & 50 \% \text { to } 0.1 \mathrm{~V}_{\mathrm{CC}}(\mathrm{TOH}) \\ & 50 \% \text { to } 0.9 \mathrm{~V}_{\mathrm{CC}}(\mathrm{~T} 1 \mathrm{H}) \end{aligned}$ | ns |

Note: Receiver operation is guaranteed when TRSET and TRHOLD specs are met.

## Pin Descriptions

## I/O PORTS

Port A is a 16-bit multiplexed address/data bus used for accessing external program and data memory. Four associated bus control signals are available on port B. The Address Latch Enable (ALE) signal is used to provide timing to demultiplex the bus. Reading from and writing to external memory are signalled by $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ respectively. External memory can be addressed as either bytes or words with the decoding controlled by two lines, Bus High Byte enable ( HBE ) and Address/Data Line 0 (A0).
Port B is a 16-bit port, with 12 bits of bidirectional I/O. Pins $\mathrm{B} 10, \mathrm{~B} 11, \mathrm{~B} 12$ and B15 are the control bus signals for the address/data bus. Port $B$ may also be configured via a function register BFUN to individually allow each bidirectional I/O pin to have an alternate function.

| B0: | TDX | UART Data Output |
| :--- | :--- | :--- |
| B1: | CFLG1 | Closing Flag Output for HDLC \# 1 <br> Transmitter |
| B2: | CKX | UART Clock (Input or Output) |
| B3: | T21O | Timer2 I/O Pin |
| B4: | T31O | Timer3 I/O Pin |
| B5: | SO | MICROWIRE/PLUS Output |
| B6: | SK | MICROWIRE/PLUS Clock (Input or <br> Output) |
| B7: | HLDA | Hold Acknowledge Output |
| B8: | TS0 | Timer Synchronous Output |
| B9: | TS1 | Timer Synchronous Output |
| B10: | ALE | Address Latch Enable Output for <br> Address/Data Bus |
| B11: | $\overline{\text { WR }}$ | Address/Data Bus Write Output |
| B12: | $\overline{\text { HBE }}$ | High Byte Enable Output for <br> Address/Data Bus |
| B13: | TS2 | Timer Synchronous Output |
| B14: | TS3 | Timer Synchronous Output |
| B15: | $\overline{\text { RD }}$ | Address/Data Bus Read Output |

When operating in the extended memory addressing mode, four bits of port B can are used as follows-

| B8: | BS0 | Memory bank switch output 0 (LSB) |
| :--- | :--- | :--- |
| B9: | BS1 | Memory bank switch output 1 |


| B13: | BS2 | Memory bank switch output 2 |
| :--- | :--- | :--- |
| B14: | BS3 | Memory bank switch output 3 (MSB) |

Port I is an 8 -bit input port that can be read as general purpose inputs and can also be used for the following functions:

| 10: | HCK2 | HLDC \#2 Clock Input |
| :--- | :--- | :--- |
| 11: | NMI | Nonmaskable Interrupt Input |
| 12: | INT2 | Maskable Interrupt/Input Capture |
| 13: | INT3 | Maskable Interrupt/Input Capture |
| 14: | INT4/RDY | Maskable Interrupt/Input Capture/ <br>  <br> 15: |
| SI | Ready Input |  |
| 16: | RDX | MICROWIRE/PLUS Data Input |
| 17: | HCK1 | HDRT Data Input |
|  |  | HDLC \#1 Clock/Serial Decoder Clock |
| Input |  |  |

Port $D$ is an 8 -bit input port that can be read as general purpose inputs and can also be used for the following functions:

| DO: | REN1/FS/ RHCK1 | Receiver \# 1 Enable/Serial Decoder Frame Sync Input/Receiver \#1 Clock Input |
| :---: | :---: | :---: |
| D1: | TEN1 | Transmitter \#1 Enable Input |
| D2: | $\begin{aligned} & \text { REN2/ } \\ & \text { RHCK2 } \end{aligned}$ | Receiver \# 2 Enable Input/Receiver \# 2 Clock Input |
| D3: | TEN2 | Transmitter \#2 Enable Input |
| D4: | RX1 | Receiver \# 1 Data Input |
| D5: | TX1 | Transmitter \#1 Data Output |
| D6: | RX2 | Receiver \#2 Data Input |
| D7: | TX2 | Transmitter \#2 Data Output |

Note: Any of these pins can be read by software. Therefore, unused functions can be used as general purpose inputs, notably external enable lines when the internal serial decoder is used (see SERIAL DECODER/ENABLE CONFIGURATION REGISTER).
Port $R$ is an 8 -bit bidirectional I/O port available for general purpose I/O operations. Port R has a direction register to enable each separate pin to be individually defined as an input or output. It has a data register which contains the value to be output. In addition, the Port R pins can be read directly using the Port R pins address.

Pin Descriptions (Continued)
POWER SUPPLIES

## $V_{C C 1}+V_{C C 2}$ Positive Power Supply (two pins) <br> GND Ground for On-Chip Logic <br> DGND Ground for Output Buffers

Note: There are two electrically connected $\mathrm{V}_{\mathrm{CC}}$ pins on the chip, GND and DGND are electrically isolated. Both $V_{C C}$ pins and both ground pins must be used.

CLOCK PINS
CKI The System Clock Input
CKO The System Clock Output (Inversion of CKI)
Pins CKI and CKO are usually connected across an external crystal.
CK2 Clock Output (CKI divided by 2)

## Connection Diagram



TL/DD/8802-24

## Top View

Order Number HPC16400U See NS Package Number U68A

## Wait States

The HPC16400 provides four software selectable Wait States that allow access to slower memories. The Wait States are selected by the state of two bits in the PSW register. Additionally, the RDY input may be used to extend the instruction cycle, allowing the user to interface with slow memories and peripherals. The DMA always uses one Wait State, independent of the value selected in the PSW.

## Power Save Modes

Two power saving modes are available on the HPC16400: HALT and IDLE. In the HALT mode, all processor activities are stopped. In the IDLE mode, the on-board oscillator and timer TO are active but all other processor activities are stopped. In either mode, on-board RAM, registers and I/O are unaffected.

## HALT MODE

The HPC16400 is placed in the HALT mode under software control by setting bits in the PSW. All processor activities,

## OTHER PINS

This is an active low open drain output which signals an illegal situation has been detected by the Watch Dog logic.
ST1 Bus Cycle Status Output indicates first opcode fetch.
ST2 Bus Cycle Status Output indicates machine states (skip and interrupt).
RESET $\quad$ Active low input that forces the chip to restart and sets the ports in a TRI-STATE mode.
RDY/ $\overline{H L D}$ Has two uses, selected by a software bit. This pin is either a READY input to extend the bus cycle for slower memories or a HOLD-REQUEST input to put the bus in a high impedance state for external DMA purposes. In the second case the 14 pin becomes the READY input.

## Plastic, Leadless and Leaded Chip Carriers



TL/DD/8802-17
Top View
Order Number HPC16400E, HPC16400V or HPC16400L See NS Package Number E68B, EL68A or V68A
including the clock and timers, are stopped. In the HALT mode, power requirements for the HPC16400 are minimal and the applied voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) may be decreased without altering the state of the machine. There are two ways of exiting the HALT mode: via the $\overline{\operatorname{RESET}}$ or the NMI. The RESET input reinitializes the processor. Use of the NMI input will generate a vectored interrupt and resume operation from that point with no initialization. The HALT mode can be enabled or disabled by means of a control register HALT enable. To prevent accidental use of the HALT mode the HALT enable register can be modified only once.

## IDLE MODE

The HPC16400 is placed in the IDLE mode through the PSW. In this mode, all processor activity, except the onboard oscillator and Timer T0, is stopped. The HPC16400 resumes normal operation upon timer TO overflow. As with the HALT mode, the processor is also returned to full operation by the RESET or NMI inputs, but without waiting for oscillator stabilization.

## HPC16400 Interrupts

Complex interrupt handling is easily accomplished by the HPC16400＇s vectored interrupt scheme．There are eight possible interrupt sources as shown in Table I．

TABLE I．Interrupts

| Vector／ <br> Address | Interrupt Source | Arbitration <br> Ranking |
| :---: | :--- | :---: |
| FFFF｜FFFE | Reset | 0 |
| FFFD｜FFFC | Nonmaskable Ext（NMI） | 1 |
| FFFB｜FFFA | External on I2 | 2 |
| FFF9｜FFF8 | External on I3 | 3 |
| FFF7｜FFF6 | 14＋HDLC／DMA Error | 4 |
| FFF5｜FFF4 | Internal on Timers | 5 |
| FFF3｜FFF2 | Internal on UART | 6 |
| FFF1｜FFF0 | End of Message（EOM） | 7 |

The 16400 contains arbitration logic to determine which in－ terrupt will be serviced first if two or more interrupts occur simultaneously．Interrupts are serviced after the current in－ struction is completed except for the RESET which is serv－ iced immediately．
The NMI interrupt will immediately stop DMA activity．Byte transfers in progress will finish thereby allowing an orderly transition to the interrupt service vector（see DMA descrip－ tion）．The HDLC channels continue to operate，and the user must service data errors that might have occurred during the NMI service routine．

## Interrupt Processing

Interrupts are serviced after the current instruction is com－ pleted except for the RESET，which is serviced immediately． RESET is a level－sensitive interrupt．All other interrupts are edge－sensitive．NMI is positive－edge sensitive．The external interrupts on 12 ， 13 can be software selected to be rising or falling edge．

## Interrupt Control Registers

The HPC16400 allows the various interrupt sources and conditions to be programmed．This is done through the vari－ ous control registers．A brief description of the different con－ trol registers is given below．

## INTERRUPT ENABLE REGISTER（ENIR）

RESET and the External Interrupt on 11 are non－maskable interrupts．The other interrupts can be individually enabled or disabled．Additionally，a Global Interrupt Enable Bit in the ENIR Register allows the Maskable interrupts to be collec－ tively enabled or disabled．Thus，in order for a particular interrupt to request service，both the individual enable bit and the Global Interrupt bit（GIE）have to be set．

## INTERRUPT PENDING REGISTER（IRPD）

The IRPD register contains a bit allocated for each interrupt vector．The occurrence of specified interrupt trigger condi－ tions causes the appropriate bit to be set．There is no indi－ cation of the order in which the interrupts have been re－ ceived．The bits are set independently of the fact that the interrupts may be disabled．IRPD is a Read／Write register． The bits corresponding to the maskable，external interrupts are normally cleared by the HPC16400 after servicing the interrupts．

For the interrupts from the on－board peripherals，the user has the responsibility of resetting the interrupt pending flags through software．

## INTERRUPT CONDITION REGISTER（IRCD）

Three bits of the register select the input polarity of the external interrupt on 12,13 ，and 14 ．

## Servicing the Interrupts

The interrupt，once acknowledged，pushes the program counter（PC）onto the stack thus incrementing the stack pointer（SP）twice．The Global Interrupt Enable（GIE）bit is reset，thus disabling further interrupts．The program counter is loaded with the contents of the memory at the vector address and the processor resumes operation at this point． At the end of the interrupt service routine，the user does a RETI instruction to pop the stack，set the GIE bit and return to the main program．The GIE bit can be set in the interrupt service routine to nest interrupts if desired．Figure 6 shows the Interrupt Enable Logic．

## Reset

The RESET input initializes the processor and sets ports $A$ ， $B$（except B12），D and R in the TRI－STATE condition．RE－ SET is an active－low Schmitt trigger input．The processor vectors to FFFF：FFFE and resumes operation at the ad－ dress contained at that memory location．

## Timer Overview

The HPC16400 contains a powerful set of flexible timers enabling the HPC16400 to perform extensive timer func－ tions；not usually associated with microcontrollers．
The HPC16400 contains four 16 －bit timers．Three of the tim－ ers have an associated 16 －bit register．Timer T0 is a free－ running timer，counting up at a fixed CKI／16（Clock Input／ 16）rate．It is used for Watch Dog logic，high speed event capture，and to exit from the IDLE mode．Consequently，it cannot be stopped or written to under software control．Tim－ er TO permits precise measurements by means of the cap－ ture registers I2CR，I3CR，and I4CR．A control bit in the register TOCON configures timer T1 and its associated reg－ ister R1 as capture registers I3CR and I2CR．The capture registers I2CR，I3CR，and I4CR respectively，record the val－ ue of timer TO when specific events occur on the interrupt pins 12,13 ，and I4．The control register IRCD programs the capture registers to trigger on either a rising edge or a falling edge of its respective input．The specified edge can also be programmed to generate an interrupt（see Figure 7）．
The timers T2 and T3 have selectable clock rates．The clock input to these two timers may be selected from the following two sources：an external pin，or derived internally by dividing the clock input．Timer T2 has additional capabili－ ty of being clocked by the timer T3 underflow．This allows the user to cascade timers T3 and T2 into a 32－bit timer／ counter．The control register DIVBY programs the clock in－ put to timers T 2 and T 3 （see Figure 8）．
The timers T 1 through T 3 in conjunction with their registers form Timer－Register pairs．The registers hold the pulse du－ ration values．All the Timer－Register pairs can be read from or written to．Each timer can be started or stopped under software control．Once enabled，the timers count down，and upon underflow，the contents of its associated register are automatically loaded into the timer．

Timer Overview (Continued)


FIGURE 6. Interrupt Enable Logic


FIGURE 8. Timers T2-T3 Block

Timer Overview (Continued)


TL/DD/8802-9
FIGURE 7. Timers T0-T1 Block

## SYNCHRONOUS OUTPUTS

The flexible timer structure of the HPC16400 simplifies pulse generation and measurement. There are four synchronous timer outputs (TS0 through TS3) that work in conjunction with the timer T2. The synchronous timer outputs can be used either as regular outputs or individually programmed to toggle on timer T2 underflows (see Figure 8). Maximum output frequency for any timer output can be obtained by setting timer/register pair to zero. This then will produce an output frequency equal to $1 / 2$ the frequency of the source used for clocking the timer.

## Timer Registers

There are four control registers that program the timers. The divide by (DIVBY) register programs the clock input to timers T2 and T3. The timer mode register (TMMODE) contains control bits to start and stop timers T1 through T3. It also contains bits to latch, acknowledge and enable interrupts from timers T0 through T3.

## Timer Applications

The use of Pulse Width Timers for the generation of various waveforms is easily accomplished by the HPC16400.
Frequencies can be generated by using the timer/register pairs. A square wave is generated when the register value is a constant. The duty cycle can be controlled simply by changing the register value.


TL/DD/8802-12
FIGURE 9. Square Wave Frequency Generation
Synchronous outputs based on Timer T2 can be generated on the 4 outputs TSO-TS3. Each output can be individually programmed to toggle on T2 underflow. Register R2 contains the time delay between events. Figure 10 is an example of synchronous pulse train generation.


TL/DD/8802-13
FIGURE 10. Synchronous Pulse Generation

## Watch Dog Logic

The Watch Dog Logic monitors the operations taking place and signals upon the occurrence of any illegal activity. The illegal conditions that trigger the Watch Dog logic are potentially infinite loops. Should the Watch Dog register not be written to before Timer TO overflows twice, or more often than once every 4096 counts, an infinite loop condition is assumed to have occurred. The illegal condition forces the Watch Out (WO) pin low. The WO pin is an open drain output and can be connected to the RESET or NMI inputs or to the users external logic.

## MICROWIRE/PLUS

MICROWIRE/PLUS is used for synchronous serial data communications (see Figure 11). MICROWIRE/PLUS has an 8-bit paraliel-loaded, serial shift register using SI as the input and SO as the output. SK is the clock for the serial shift register (SIO). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. A DONE flag indicates when the data shift is completed.
The MICROWIRE/PLUS capability enables it to interface with any of National Semiconductor's MICROWIRE peripherals (i.e., ISDN Transceivers, A/D converters, display drivers, EEPROMs).


TL/DD/8802-14
FIGURE 11. MICROWIRE/PLUS

## MICROWIRE/PLUS Operation

The HPC16400 can enter the MICROWIRE/PLUS mode as the master or a slave. A control bit in the IRCD register determines whether the HPC16400 is the master or slave. The shift clock is generated when the HPC16400 is configured as a master. An externally generated shift clock on the SK pin is used when the HPC16400 is configured as a slave. When the HPC16400 is a master, the DIVBY register programs the frequency of the SK clock. The DIVBY register allows the SK clock frequency to be programmed in 14 selectable steps from 122 Hz to 1 MHz with CKI at 16 MHz .
The contents of the SIO register may be accessed through any of the memory access instructions. Data waiting to be transmitted in the SIO register is shifted out on the falling edge of the SK clock. Serial data on the SI pin is latched in on the rising edge of the SK clock.

## HPC16400 UART

The HPC16400 contains a software programmable UART. The UART (see Figure 12) consists of a transmit shift register, a receiver shift register and five addressable registers, as follows: a transmit buffer register (TBUF), a receiver buffer register (RBUF), a UART control and status register (ENU), a UART receive control and status register (ENUR) and a UART interrupt and clock source register (ENUI). The ENU register contains flags for transmit and receive functions; this register also determines the length of the data frame ( 8 or 9 bits) and the value of the ninth bit in transmission. The ENUR register flags framing and data overrun errors while the UART is receiving. Other functions of the ENUR register include saving the ninth bit received in the data frame and enabling or disabling the UART's Wake-up Mode of operation. The determination of an internal or external clock source is done by the ENUI register, as well as selecting the number of stop bits and enabling or disabling transmit and receive interrupts.
The baud rate clock for the Receiver and Transmitter can be selected for either an internal or external source using two bits in the ENUI register. The internal baud rate is programmed by the DIVBY register, or a special dedicated timer. The baud rate may be selected from a range of 8 baud to 208.3 kbaud. Without having to select a special baud rate crystal, all standard baud rates from 75 baud to 38.4 kbaud can be generated. The external baud clock source comes from the CKX pin. The Transmitter and Receiver can be run at different rates by selecting one to operate from the internal clock and the other from an external source. The special dedicated timer is selected as an external source.
The HPC16400 UART supports two data formats. The first format for data transmission consists of one start bit, eight data bits and one or two stop bits. The second data format for transmission consists of one start bit, nine data bits, and one or two stop bits. Receiving formats differ from transmission only in that the Receiver always requires only one stop bit in a data frame.

## UART Wake-up Mode

The HPC16400 UART features a Wake-up Mode of operation. This mode of operation enables the HPC16400 to be networked with other processors. Typically in such environments, the messages consist of addresses and actual data. Addresses are specified by having the ninth bit in the data frame set to 1 . Data in the message is specified by having the ninth bit in the data frame reset to 0 .


FIGURE 12. UART Block Diagram

## UART Wake-up Mode (Continued)

The UART monitors the communication stream looking for addresses. When the data word with the ninth bit set is received, the UART signals the HPC16400 with an interrupt. The processor then examines the content of the receiver buffer to decide whether it has been addressed and whether to accept subsequent data.

## Programmable Serial Decoder Interface

The programmable serial decoder interface allows the two HDLC channels to be used with devices employing several popular serial protocols for point-to-point and multipoint data exchanges. These protocols combine the ' $B$ ' and ' $D$ ' channels onto common pins-received data, transmit data, clock and Sync, which normally occurs at an 8 KHz rate and provides framing for the particular protocol.
The decoder uses the serial link clock and Sync signals to generate internal enables for the ' $D$ ' and ' $B$ ' channels, thereby allowing the HDLC channels to access the appropriate channel data from the multiplexed link.

## HDLC Channel Description

HDLC/DMA Structure HDLC 1

| HDLC 1 |  | HDLC 2 |  |
| :---: | :---: | :---: | :---: |
| HDLC1 <br> Receive | HDLC1 <br> Transmit | HDLC2 <br> Receive | HDLC2 <br> Transmit |
| DMAR1 | DMAT1 | DMAR2 | DMAT2 |

## GENERAL INFORMATION

Both HDLC channels on the HPC16400 are identical and operate up to 4.65 Mbps. When used in an ISDN basic access application, HDLC channel \#1 has been designated for use with the 16 Kbps D-channel or either B channel and HDLC \# 2 can be used with either of the 64 Kbps B-channels. If the ' $D$ ' and ' $B$ ' channels are present on a common serial link, the programmable serial decoder interface generates the necessary enable signals needed to access the $D$ and $B$ channel data.
There are two sources for the receive and transmit channel enable signals. They can be internally generated from the serial decoder interface or they can be externally enabled.
LAPD, the Link Access Protocol for the D channel is derived from the X. 25 packet switching LAPB protocol. LAPD specifies the procedure for a terminal to use the D channel for the transfer of call control or user-data information. The procedure is used in both point-to-point and point-to-multipoint configurations. On the 16400, the HDLC controller contains user programmable features that allow for the efficient processing of LAPD Information.

## HDLC Channel Pin Description

Each HDLC channel has the following pins associated with it.
HCK - HDLC Channel Clock Input Signal.
RX - Receive Serial Data input. Data latched on the negative HCK edge.
REN/RHCK - HDLC Channel Receiver Enable Input/Receiver Clock Input.
TEN
— HDLC Channel Transmitter Enable Input. out on the positive HCK edge. Data (not including CRC) is sent LSB first. TRI-STATE when transmitter not enabled.

## HDLC Functional Description

## TRANSMITTER DESCRIPTION

Data information is transferred from external memory through the DMA controller into the transmit buffer register from where it is loaded into a 8 -bit serial shift register. The CRC is computed and appended to the frame prior to the closing flag being transmitted. Data is output at the TX output pin. If no further transmit commands are given the transmitter sends out continous flags, aborts, or the idle pattern as selected by the control register.
An interrupt is generated when the DMA has transferred the last byte from RAM to the HDLC channel for a particular message or on a transmit error condition. An associated transmit status register will contain the status information indicating the specific interrupt source.

## TRANSMITTER FEATURES

Interframe fill: the transmitter can send either continuous ' 1 's or repeated flags or aborts between the closing flag of one packet and the opening flag of the next. When the CPU commands the transmitter to open a new frame, the interframe fill is terminated immediately.
Abort: the 7 ' 1 's abort sequence will be immediately sent on command from the CPU or on an underrun condition in the DMA. If required, it may be followed by a new opening flag to send another packet.
Bit/Byte boundaries: The message length between packet headers may have any number of bits and is not confined to an integral number of bytes. Three bits in the control register are used to indicate the number of valid bits in the last byte. These bits are loaded by the users software.

## RECEIVER DESCRIPTION

Data is input to the receiver on the RX pin. The receive clock can be externally input at either the HCK pin or the REN/RHCK pin.
Incoming data is routed through one of several paths depending on whether it is the flag, data, or CRC.
Once the receiver is enabled it waits for the opening flag of the incoming frame, then starts the zero bit deletion, addressing handling and CRC checking. All data between the flags is shifted through two 8 -bit serial shift registers before being loaded into the buffer register. The user programmable address register values are compared to the incoming data while it resides in the shift registers. If an address match occurs or if operating in the transparent address recognition mode, the DMA channel is signaled that attention is required and the data is transferred by it to external memory. Appropriate interrupts are generated to the CPU on the reception of a complete frame, or on the occurance of a frame error.
The receive interrupt, in conjunction with status data in the control registers allows interrupts to be generated on the following conditions-frame length error, CRC error, receive error, abort and receive complete.

## RECEIVER FEATURES

Flag sharing: the closing flag of one packet may be shared as the opening flag of the next. Receiver will also be able to share a zero between flags- 011111101111110 is a valid two flag sequence for receive (not transmit).

## HDLC Functional Description (Continued)

Interframe fill: the receiver automatically accepts either repeated flags, repeated aborts, or all ' 1 's as the interframe fill.
Idle: Reception of successive flags as the interframe fill sequence to be signaled to the user by setting the Flag bit in the Receiver Status register.
Short Frame Rejection: Reception of greater than 2 bytes but less than 4 bytes between flags will generate a frame error, terminating reception of the current frame and setting the Frame Error (FER) status bit in the Receive Control and Status register. Reception of less than 2 bytes will be ignored.
Abort: the 7 ' 1 's abort sequence (received with no zero insertion) will be immediately recognized and will cause the receiver to reinitialize and return to searching the incoming data for an opening flag. Reception of the abort will cause the abort status bit in the Interrupt Error Status register to be set and will signal an End of Message (EOMR).
Bit/Byte boundaries: The message length between packet headers may have any number of bits and it is not confined to an integral number of bytes. Three bits in the status register are used to indicate the number of valid bits in the last byte.
Addressing: Two user programmable bytes are available to allow frame address recognition on the two bytes immediately following the opening flag. When the received address matches the programmed value(s), the frame is passed through to the DMA channel. If no match occurs, the received frame address information is disregarded and the receiver returns to searching for the next opening flag and the address recognition process starts anew.
Support is provided to allow recognition of the broadcast address sequence of seven consecutive 1's. Additionally, a transparent mode of operation is available where no address decoding is done.

## HDLC INTERRUPT CONDITIONS

The end of message interrupt (EOM) indicates that a complete frame has been received or transmitted by the HDLC controller. Thus, there are four separate sources for this interrupt, two each from each HDLC channel. The Message Control Register contains the pending bits for each source. The HDLC/DMA error interrupt groups several related error conditions. Error conditions from both transmit/receiver channels can cause this interrupt, and the possible sources each have a status bit in the error status register that is set on the occurrence of an error. The bit must then be serviced by the user.

## HDLC CHANNEL CLOCK

Each HDLC channel uses the falling edge of the clock to sample the receive data. Outgoing transmit data is shifted out on the rising edge of the external clock. The maximum data rate when using the externally provided clocks is $4.65 \mathrm{Mb} / \mathrm{s}$.

## CYCLIC REDUNDACY CHECK

There are two standard CRC codes used in generating the 16-bit Frame Check Sequence (FCS) that is appended to the end of the data frame. Both codes are supported and the user selects the error checking code to be used through

[^10]software control (HDLC control reg). The two error checking polynomials available are:
(1) CRC-16 $(\times 16+\times 15+x 2+1)$
(2) CCITT CRC ( $\times 16+x 12+x 5+1$ )

## SYNCHRONOUS BYPASS MODE

When the BYPAS bit is set in the HDLC control register, all HDLC framing/formatting functions for the specified HDLC channel are disabled.
This allows byte-oriented data to be transmitted and received synchronously thus "bypassing" the HDLC functions.

## LOOP BACK OPERATIONAL MODE

The user has the ability, by setting the appropriate bit in the register to internally route the transmitter output to the receiver input, and to internally route the RX pin to the TX pin.

## DMA Controller*

## GENERAL INFORMATION

The HPC16400 uses Direct Memory Access (DMA) logic to facilitate data transfer between the 2 full Duplex HDLC channels and external packet RAM. There are four DMA channels to support the four individual HDLC channels. Control of the DMA channels is accomplished through registers which are configured by the CPU. These control registers define specific operation of each channel and changes are immediately reflected in DMA operation. In addition to individual control registers, global control bits (MSS and MSSC in Message Control Register) are available so that the HDLC channels may be globally controlled.
The DMA issues a bus request to the CPU when one or more of the individual HDLC channels request service. Upon receiving a bus acknowledge from the CPU, the DMA completes all requests pending and any requests that may have occurred during DMA operation before returning control to the CPU. If no further DMA transfers are pending, the DMA relinquishes the bus and the CPU can again initiate a bus cycle.
Four memory expansion bits have been added for each of the four channels to support data transfers into the expanded memory bank areas.
The DMA has priority logic for a DMA requesting service. The priorities are:

| 1st priority | ceiver channel 1 |
| :---: | :---: |
| 2nd priority | .Transmit channel 1 |
| 3rd priority | Receive channel 2 |
| 4th priority | Transmit channel 2 |

## RECEIVER DMA OPERATION

The receiver DMA consists of a shift register and two buffers. A receiver DMA operation is initiated by the buffer registers. Once a byte has been placed in a buffer register from the HDLC, it generates a request and upon obtaining control of the bus, the DMA places the byte in external memory.

## RECEIVER REGISTERS

All the following registers are Read/Write
A. Frame Length Register

This user programmable 16-bit register contains the maximum number of bytes to be placed in a data "block". If this number is exceeded, a Frame Too Long (FTLR1, FTLR2) error is generated. This register is decremented by one each Receiver DMA cycle.

## DMA Controller (Continued)

B. CNTRL ADDR 1 For split frame operation, the CNTRL DATA ADDR 1 CNTRL ADDR 2 DATA ADDR 2

ADDR register contains the external memory address where the Frame Header (Control \& Address fields) are to be stored and the DATA ADDR reg-
ister contains an equivalent address for the Information field.
For non-split frame operation, the CNTRL and DATA ADDR registers each contain the external memory address for entire frames.

## TRANSMITTER DMA OPERATION

The transmitter DMA consists of a shift register and two buffers. A transmitter DMA cycle is initiated by the TX data buffers. The TX data buffers generate a request when either one is empty and the DMA responds by placing a byte in the buffer. The HDLC transmitter can then accept the byte to send when needed, upon which the DMA will issue another request, resulting in a subsequent DMA cycle.

## TRANSMITTER REGISTERS

The following registers are Read/Write:
A. Field Address 1 (FA1)
\# Bytes Field 1 (NBF1)
Field Address (FA2)
\# Bytes Field 2 (NBF2)
FA1 and FA2 are starting addresses of blocks of information to transmitter.
NBF1 and NBF2 are the number of bytes in the block to be transmitted.

## Shared Memory Support

Shared memory access provides a rapid technique to exchange data. It is effective when data is moved from a peripheral to memory or when data is moved between blocks of memory. A related area where shared memory access proves effective is in multiprocessing applications where two CPUs share a common memory block. The HPC16400 supports shared memory access with two pins. The pins are the RDY/ $\overline{H L D}$ input pin and the $\overline{\text { HLDA }}$ output pin. The user can software select either the Hold or Ready function on the RDY/ $\overline{\text { HLD }}$ pin by the state of a control bit. The HLDA output is multiplexed onto port B .
The host uses DMA to interface with the HPC16400. The host initiates a data transfer by activating the HLD input of the HPC16400. In response, the HPC16400 places its system bus in a TRI-STATE Mode, freeing it for use by the host. The host waits for the acknowledge signal (HLDA) from the HPC16400 indicating that the sytem bus is free. On receiving the acknowledge, the host can rapidly transfer data into, or out of, the shared memory by using a conventional DMA controller. Upon completion of the message transfer, the host removes the HOLD request and the HPC16400 resumes normal operations.
Figure 13 illustrates an application of the shared memory interface between the HPC16400 and a Series 32000 system. To insure proper operation, the interface logic shown is recommended as the means for enabling and disabling the user's bus.


TL/DD/8802-16
FIGURE 13. Shared Memory Application: HPC16400 Interface to Series 32000 System

## Memory

The HPC16400 has been designed to offer flexibility in memory usage. A total address space of 64 kbytes can be addressed with 256 bytes of RAM available on the chip itself.

Program memory addressing is accomplished by the 16 -bit program counter on a byte basis. Memory can be addressed directly by instructions or indirectly through the B, X and SP registers. Memory can be addressed as words or bytes. Words are always addressed on even-byte boundaries. The HPC16400 uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The HPC16400 memory address space extends to 64 kbytes and registers and I/O are mapped as shown in Table II.

## Extended Memory Addressing

If more than 64k of addressing is desired in a HPC16400 system, on board bank select circuitry is available that al-
lows four I/O lines of Port B (B8, B9, B13, B14) to be used in extending the address range. This gives the user a main routine area of 32 k and 16 banks of 32 k each for subroutine and data, thus getting a total of 544 k of memory.
Note: If all four lines are not needed for memory expansion, the unused lines can be used as general purpose inputs.
The Extended Memory Addressing mode is entered by setting the EMA control bit in the Message Control Register. If this bit is not set, the port $B$ lines ( $B 8, B 9, B 13, B 14$ ) are available as general purpose I/O or synchronous outputs as selected by the BFUN register.
The main memory area contains the interrupt vectors \& service routines, stack memory, and common memory for the bank subroutines to use. The 16 banks of memory can contain program or data memory (note: since the on chip resources are mapped into addresses 0000-01FF, the first 512 bytes of each bank are not usable, actual available memory is 536.5 k ).

TABLE II. Memory Map

| $\begin{aligned} & \text { FFFF-FFFO } \\ & \text { FFEF-FFDD } \end{aligned}$ | Interrupt Vectors JSRP Vectors |  |
| :---: | :---: | :---: |
| $\begin{gathered} \text { FFCF-FFCE } \\ \vdots \\ 0 \\ 0201-0200 \end{gathered}$ | External Expansion | USER MEMORY |
| $\begin{gathered} \text { 01FF-01FE } \\ \vdots \\ 0 \\ 01 \mathrm{C} 1-01 \mathrm{C} \end{gathered}$ | On Chip RAM | USER RAM |
| $\begin{aligned} & \hline 01 \mathrm{B8} \\ & 01 \mathrm{B6} \\ & 01 \mathrm{~B} 4 \\ & 01 \mathrm{B2} \\ & 01 \mathrm{B0} 0 \\ & \hline \end{aligned}$ | Error Status <br> Receiver Status <br> HDLC Cntrl <br> Recr Addr Comp Reg 2 <br> Recr Addr Comp Reg 1 | HDLC \# 2 |
| 01A8 <br> 01A6 <br> 01A4 <br> 01A2 <br> 01A0 | Error Status <br> Receiver Status <br> HDLC Cntrl <br> Recr Addr Comp Reg 2 <br> Recr Addr Comp Reg 1 | HDLC \# 1 |
| 0195-0194 | Watch Dog Register | Watch Dog Logic |
| 0193-0192 <br> 0191-0190 <br> 018F-018E <br> 018D-018C <br> 018B-018A <br> 0189-0188 <br> 0187-0186 <br> 0185-0184 <br> 0183-0182 <br> 0181-0180 | TOCON Register TMMODE Register DIVBY Register T3 Timer R3 Register T2 Timer R2 Register I2CR Register/ R1 I3CR Register/ T1 14CR Register | Timer Block T0-T3 |
| $\begin{aligned} & \text { 017F-017E } \\ & 017 \mathrm{D}-017 \mathrm{C} \end{aligned}$ | UART Counter UART Register | UART Timer |
| $\begin{aligned} & 0179-0178 \\ & 0177-0176 \\ & 0175-0174 \\ & 0173-0172 \\ & 0171-0170 \\ & \hline \end{aligned}$ | * Bytes 2 <br> Field Addr 2 <br> \# Bytes 1 <br> Field Addr 1 <br> Xmit Cntrl \& Status | DMAT \# 2 (Xmit) |
| 016B-016A <br> 0169-0168 <br> 0167-0166 <br> 0165-0164 <br> 0163-0162 <br> 0161-0160 | Frame Length <br> Data Addr 2 <br> Cntrl Addr 2 <br> Data Addr 1 <br> Cntrl Addr 1 <br> Recv Cntrl \& Status | DMAR \# 2 (Recv) |


| $\begin{aligned} & 0159-0158 \\ & 0157-0156 \\ & 0155-0154 \\ & 0153-0152 \\ & 0151-0150 \end{aligned}$ | \# Bytes 2 <br> Field Addr 2 <br> \# Bytes 1 <br> Field Addr 1 <br> Xmit Cntrl \& Status | DMAT \# 1 (Xmit) |
| :---: | :---: | :---: |
| 014B-014A <br> 0149-0148 <br> 0147-0146 <br> 0145-0144 <br> 0143-0142 <br> 0141-0140 | Frame Length Data Addr 2 <br> Cntrl Addr 2 <br> Data Addr 1 <br> Cntrl Addr 1 <br> Recv Cntrl \& Status | DMAR \# 1 (Recv) |
| $\begin{aligned} & 0128 \\ & 0126 \\ & 0124 \\ & 0122 \\ & 0120 \end{aligned}$ | ENUR Register TBUF Register RBUF Register ENUI Register ENU Register | UART |
| $\begin{aligned} & \text { 010E } \\ & 010 \mathrm{C} \\ & 010 \mathrm{~A} \\ & 0106 \\ & 0104 \\ & 0102 \\ & 0100 \end{aligned}$ | Port R Pins <br> DIR R Register <br> Port R Data Register <br> Serial Decoder/Enable <br> Configuration Reg <br> Message Pending <br> Message Control <br> Port D Pins | PORTS R \& D |
| $\begin{aligned} & \text { OOF5-00F4 } \\ & \text { OOF3-00F2 } \\ & \text { OOE3-00E2 } \end{aligned}$ | BFUN Register DIR B Register Port B | PORT ${ }^{\text {B }}$ |
| OODE OODD-OODC 0008 00D6 00D4 00D2 00D0 | Microcode ROM Dump Halt Enable Register Port I input Register SIO Register IRCD Register IRPD Register ENIR Register | PORT CONTROL \& INTERRUPT CONTROL REGISTERS |
| OOCF-OOCE <br> 00CD-00CC <br> 00CB-00CA <br> 00С9-00C8 <br> 00C7-00C6 <br> 00C5-00C4 <br> 00C3-00C2 <br> OOCO | X Register <br> B Register <br> K Register <br> A Register <br> PC Register <br> SP Register <br> (Reserved) <br> PSW Register | HPC16040 CORE REGISTERS |
| $\begin{gathered} \text { 00BF-00BE } \\ \vdots \vdots \\ 0001-0000 \end{gathered}$ | On Chip RAM | USER RAM |

## Design Considerations

Designs using the HPC family of 16-bit high speed CMOS microcontrollers need to follow some general guidelines on usage and board layout.
Floating inputs are a frequently overlooked problem. CMOS inputs have extremely high impedance and, if left open, can float to any voltage. You should thus tie unused inputs to $V_{C C}$ or ground, either through a resistor or directly. Unlike the inputs, unused outputs should be left floating to allow the output to switch without drawing any DC current.
To reduce voltage transients, keep the supply line's parasitic inductances as low as possible by reducing trace lengths, using wide traces, ground planes, and by decoupling the supply with bypass capacitors. In order to prevent additional voltage spiking, this local bypass capacitor must exhibit low inductive reactance. You should therefore use high frequency ceramic capacitors and place them very near the IC to minimize wiring inductance.

- Keep $V_{C C}$ bus routing short. When using double sided or multilayer circuit boards, use ground plane techniques.
- Keep ground lines short, and on PC boards make them as wide as possible, even if trace width varies. Use separate ground traces to supply high current devices such as relay and transmission line drivers.
- In systems mixing linear and logic functions and where supply noise is critical to the analog components' performance, provide separate supply buses or even separate supplies.
- When using local regulators, bypass their inputs with a tantalum capacitor of at least $1 \mu \mathrm{~F}$ and bypass their outputs with a $10 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$ tantalum or aluminum electrolytic capacitor.
- If the system uses a centralized regulated power supply, use a $10 \mu \mathrm{~F}$ to $20 \mu \mathrm{~F}$ tantalum electrolytic capacitor or a $50 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ aluminum electrolytic capacitor to decouple the $V_{C C}$ bus connected to the circuit board.
- Provide localized decoupling. For random logic, a rule of thumb dictates approximately 10 nF (spaced within 12 cm ) per every two to five packages, and 100 nF for every 10 packages. You can group these capacitances, but it's more effective to distribute them among the ICs. If the design has a fair amount of synchronous logic with outputs that tend to switch simultaneously, additional decoupling might be advisable. Octal flip-flop and buffers in bus-oriented circuits might also require more decoupling. Note that wire-wrapped circuits can require more decoupling than ground plane or multilayer PC boards.


TL/DD/8802-35

A recommended crystal oscillator circuit to be used with the HPC is shown below. See table for recommended component values. The recommended values given in the table below have yielded consistent results and are made to match a crystal with a 20 pF load capacitance, with some small allowance for layout capacitance.
A recommended layout for the oscillator network should be as close to the processor as physically possible, entirely within $1^{\prime \prime}$ distance. This is to reduce lead inductance from long PC traces, as well as interference from other components, and reduce trace capacitance. The layout should contain a large ground plane either on the top or bottom surface of the board to provide signal shielding, and a convenient location to ground both the HPC, and the case of the crystal.
It is very critical to have an extremely clean power supply for the HPC crystal oscillator. Ideally one would like a VCc and ground plane that provide low inductance power lines to the chip. The power planes in the PC board should be decoupled with three decoupling capacitors as close to the chip as possible. A $1.0 \mu \mathrm{~F}, \mathrm{a} 0.1 \mu \mathrm{~F}$, and a $0.001 \mu \mathrm{~F}$ dipped mica or ceramic cap mounted as close to the HPC as is physically possible on the board, using the shortest leads, or surface mount components. This should provide a stable power supply, and noiseless ground plane which will vastly improve the performance of the crystal oscillator network.

## HPC Oscillator Table

| $\mathbf{f}_{\mathbf{C}}(\mathbf{M H z})$ | $\mathbf{R}_{\mathbf{C C}}(\Omega)$ | $\mathbf{C 1}(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: |
| 2 | 50 | 82 | 100 |
| 4 | 50 | 62 | 75 |
| 6 | 50 | 50 | 56 |
| 8 | 50 | 47 | 50 |
| 10 | 50 | 39 | 50 |
| 12 | 0 | 39 | 39 |
| 14 | 0 | 33 | 39 |
| 16 | 0 | 33 | 39 |
| 18 | 0 | 33 | 33 |
| 20 | 0 | 33 | 33 |
| 22 | 0 | 27 | 39 |
| 24 | 0 | 27 | 39 |
| 26 | 0 | 27 | 33 |
| 28 | 0 | 27 | 33 |
| 30 | 0 | 27 | 27 |

Crystal Specifications:
"AT" cut, parallel resonant crystals tuned to the desired frequency with the following specifications are recommended:
Series Resistance < $65 \Omega$
Loading Capacitance: $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$

## HPC16400 CPU

The HPC16400 CPU has a 16 －bit ALU and six 16 －bit regis－ ters．

## Arithmetic Logic Unit（ALU）

The ALU is 16 bits wide and can do 16 －bit add，subtract and shift or logic AND，OR and exclusive OR in one timing cycle． The ALU can also output the carry bit to a 1－bit C register．

## Accumulator（A）Reglster

The 16 －bit A register is the source and destination register for most I／O，arithmetic，logic and data memory access op－ erations．

## Address（ $B$ and $X$ ）Reglsters

The 16 －bit $B$ and $X$ registers can be used for indirect ad－ dressing．They can automatically count up or down to se－ quence through data memory．

## Boundary（K）Register

The 16 －bit K register is used to set limits in repetitive loops of code as register B sequences through data memory．

## Stack Pointer（SP）Register

The 16－bit SP register is the stack pointer that addresses the stack．The SP register is incremented by two for each push or call and decremented by two for each pop or return． The stack can be placed anywhere in user memory and be as deep as the available memory permits．

## Program（PC）Register

The 16－bit PC register addresses program memory．

## Addressing Modes

## ADDRESSING MODES－ACCUMULATOR AS DESTINATION <br> Register Indirect

This is the＂normal＂mode of addressing for the HPC16400 （instructions are single－byte）．The operand is the memory addressed by the B register（or X register for some instruc－ tions）．

## Direct

The instruction contains an 8－bit or 16－bit address field that directly points to the memory for the operand．

## Indirect

The instruction contains an 8 －bit address field．The contents of the WORD addressed points to the memory for the oper－ and．
Indexed
The instruction contains an 8－bit address field and an 8－or 16 －bit displacement field．The contents of the WORD ad－ dressed is added to the displacement to get the address of the operand．
Immedlate
The instruction contains an 8 －bit or 16 －bit immediate field that is used as the operand．

## Register Indirect（Auto Increment and Decrement）

The operand is the memory addressed by the $X$ register． This mode automatically increments or decrements the $X$ register（by 1 for bytes and by 2 for words）．
Register Indirect（Auto Increment and Decrement）with Conditional Skip
The operand is the memory addressed by the B register． This mode automatically increments or decrements the B register（by 1 for bytes and by 2 for words）．The B register is then compared with the K register．A skip condition is gener－ ated if B goes past K ．

## ADDRESSING MODES－DIRECT MEMORY AS DESTINATION

## Direct Memory to Direct Memory

The instruction contains two 8－or 16－bit address fields．One field directly points to the source operand and the other field directly points to the destination operand．

## Immedlate to Direct Memory

The instruction contains an 8－or 16－bit address field and an 8 －or 16 －bit immediate field．The immediate field is the oper－ and and the direct field is the destination．

## Double Register Indirect using the B and X Registers

Used only with Reset，Set and IF bit instructions；a specific bit within the 64 kbyte address range is addressed using the $B$ and $X$ registers．The address of a byte of memory is formed by adding the contents of the B register to the most significant 13 bits of the $X$ register．The specific bit to be modified or tested within the byte of memory is selected using the least significant 3 bits of register $X$ ．

| HPC Instruction Set Description |  |  |  |
| :---: | :---: | :---: | :---: |
| Mnemonic | Description | Action |  |
| ARITHMETIC INSTRUCTIONS |  |  |  |
| ADD | Add | $\mathrm{MA}+\mathrm{Meml} \rightarrow \mathrm{MA}$ | carry $\rightarrow$ C |
| ADDS | Add short imm8 | MA + imm8 $\rightarrow$ MA | carry $\rightarrow$ C |
| ADC | Add with carry | MA + Meml $+\mathrm{C} \rightarrow \mathrm{MA}$ | carry $\rightarrow$ C |
| DADC | Decimal add with carry | MA + Meml $+\mathrm{C} \rightarrow$ MA (Decimal) | carry $\rightarrow$ C |
| SUBC | Subtract with carry | MA - Meml $+\mathrm{C} \rightarrow \mathrm{MA}$ | carry $\rightarrow$ C |
| DSUBC | Decimal subtract w/carry | MA - Meml $+\mathrm{C} \rightarrow$ MA (Decimal) | carry $\rightarrow$ C |
| MULT | Multiply (unsigned) | $\mathrm{MA}^{*}$ Meml $\rightarrow$ MA \& $\mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, \mathrm{O} \rightarrow \mathrm{C}$ |  |
| DIV | Divide (unsigned) | $\mathrm{MA} / \mathrm{Meml} \rightarrow \mathrm{MA}$, rem. $\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}, 0 \rightarrow \mathrm{C}$ |  |
| DIVD | Divide Double Word (unsigned) | $(\times 8 \mathrm{MA}) / \mathrm{Meml} \rightarrow \mathrm{MA}$, rem $\rightarrow \mathrm{X}, 0 \rightarrow \mathrm{~K}$ | carry $\rightarrow$ c |
| IFEQ | If equal | Compare MA \& Meml, Do next if equal |  |
| IFGT | If greater than | Compare MA \& Meml, Do next if MA $\rightarrow$ Meml |  |
| AND | Logical and | MA and Meml $\rightarrow$ MA |  |
| OR | Logical or | MA or Memi $\rightarrow$ MA |  |
| XOR | Logical exclusive-or | MA xor Meml $\rightarrow$ MA |  |
| MEMORY MODIFY INSTRUCTIONS |  |  |  |
| INC | Increment | Mem $+1 \rightarrow$ Mem |  |
| DECSZ | Decrement, skip if 0 | Mem-1 $\rightarrow$ Mem, Skip next if Mem $=0$ |  |
| BIT INSTRUCTIONS |  |  |  |
| SBIT | Set bit | $1 \rightarrow$ Mem.bit (bit is 0 to 7 immediate) |  |
| RBIT | Reset bit | $0 \rightarrow$ Mem.bit |  |
| IFBIT | If bit | If Mem.bit is true, do next instr. |  |
| MEMORY TRANSFER INSTRUCTIONS |  |  |  |
| LD | Load | Meml $\rightarrow$ MA |  |
|  | Load, incr/decr $X$ | $\operatorname{Mem}(\mathrm{X}) \rightarrow \mathrm{A}, \mathrm{X} \pm 1$ (or 2) $\rightarrow \mathrm{X}$ |  |
| ST | Store to Memory | $\mathrm{MA} \rightarrow$ Mem |  |
| x | Exchange | A $\longleftrightarrow$ Mem; Mem $\longleftrightarrow$ Mem |  |
|  | Exchange, incr/decr $X$ | $A \longleftrightarrow \operatorname{Mem}(X), \mathrm{X} \pm 1$ (or 2) $\rightarrow X$ |  |
| PUSH | Push Memory to Stack | $\mathrm{W} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}$ |  |
| POP | Pop Stack to Memory | $\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{W}$ |  |
| LDS | Load A, incr/decr B, | $\operatorname{Mem}(B) \rightarrow A, B \pm 1(\text { or } 2) \rightarrow B$ |  |
| XS | Exchange, incr/decr B , | $\operatorname{Mem}(B) \longleftrightarrow A, B \pm 1$ (or 2) $\rightarrow B$, |  |
|  | Skip on condition | Skip next if B greater/less than K |  |
| REGISTER LOAD IMMEDIATE INSTRUCTIONS |  |  |  |
| LDA | Load A immediate | $\mathrm{imm} \rightarrow \mathrm{A}$ |  |
| LDB | Load B immediate | $\mathrm{imm} \rightarrow \mathrm{B}$ |  |
| LDK | Load K immediate | $\mathrm{imm} \rightarrow \mathrm{K}$ |  |
| LDX | Load X immediate | imm $\rightarrow$ X |  |
| LDBK | Load B and K immediate | $\mathrm{imm} \rightarrow$ B,imm $\rightarrow K$ |  |
| ACCUMULATOR AND C INSTRUCTIONS |  |  |  |
| CLRA | Clear A | $0 \rightarrow A$ |  |
| INC A | Increment A | $A+1 \rightarrow A$ |  |
| DECA | Decrement A | A-1 $\rightarrow$ A |  |
| COMPA | Complement A | 1 's complement of $A \rightarrow A$ |  |
| SWAPA | Swap nibbles of A | A15:12 $411: 8 \leftarrow \mathrm{~A}: 4 \longleftrightarrow \mathrm{~A} 3: 0$ |  |
| RRC A | Rotate A right thru $C$ | $C \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C$ |  |
| RLC A | Rotate A left thru C | $\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow \mathrm{C}$ |  |
| SHRA | Shift A right | $0 \rightarrow A 15 \rightarrow \ldots \rightarrow A 0 \rightarrow C$ |  |
| SHLA | Shift A left | $\mathrm{C} \leftarrow \mathrm{A} 15 \leftarrow \ldots \leftarrow \mathrm{~A} 0 \leftarrow 0$ |  |
| SC | Set C | $1 \rightarrow C$ |  |
| RC | Reset C | $0 \rightarrow$ C |  |
| IFC | IFC | Donext if $\mathrm{C}=1$ |  |
| IFNC | IF not C | Do nextif $\mathrm{C}=0$ |  |


| HPC Instruction Set Description (Continued) |  |  |
| :---: | :---: | :---: |
| Mnemonic | Description | Action |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |
| JSRP | Jump subroutine from table | $\begin{gathered} \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP} \\ \mathrm{~W}(\text { table\# }) \rightarrow \mathrm{PC} \end{gathered}$ |
| JSR | Jump subroutine relative | $\begin{aligned} & \mathrm{PC} \rightarrow \mathrm{~W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC} \\ & (\# \text { is }+1024 \text { to }-1023 \text { ) } \end{aligned}$ |
| JSRL | Jump subroutine long | $\mathrm{PC} \rightarrow \mathrm{W}(\mathrm{SP}), \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}$ |
| JP | Jump relative short | $\mathrm{PC}+$ \# $\rightarrow \mathrm{PC}(\#$ is +32 to -31$)$ |
| JMP | Jump relative | PC+\# $\rightarrow$ PC(\# is +256 to -255) |
| JMPL | Jump relative long | $\mathrm{PC}+$ \# $\rightarrow$ PC |
| JID | Jump indirect at PC + A | $\begin{aligned} & P C+A+1 \rightarrow P C \\ & \text { then } \operatorname{Mem}(P C)+P C \rightarrow P C \end{aligned}$ |
| NOP | No Operation | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| RET | Return | SP-2 $\rightarrow$ SP,W(SP) $\rightarrow$ PC |
| RETS | Return then skip next | $\mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{W}(\mathrm{SP}) \rightarrow \mathrm{PC}$, \& skip |
| RETI | Return from interrupt | SP-2 $\rightarrow$ SP,W(SP) $\rightarrow$ PC, interrupt re-enabled |

## Memory Usage

## Number Of Bytes For Each Instruction (number in parenthesis is 16-Bit field)

| Using Accumulator A |  |  |  |  |  |  | To Direct Memory |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reg Indir. (B) <br> (X) |  | Direct | Indir | Index | Immed. |  |  |  |  |
| LD | 1 | 1 | 2(4) | 3 | 4(5) | 2(3) | 3(5) | 5(6) | 3(4) | 5(6) |
| X | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ST | 1 | 1 | 2(4) | 3 | 4(5) | - | - | - | - | - |
| ADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| SBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DADC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| DSBC | 1 | 2 | 3(4) | 3 | 4(5) | 4(5) | 4(5) | 5(6) | 4(5) | 5(6) |
| ADD | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| MULT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| DIV | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| IFEQ | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| IFGT | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| AND | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| OR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |
| XOR | 1 | 2 | 3(4) | 3 | 4(5) | 2(3) | 4(5) | 5(6) | 4(5) | 5(6) |

-8-bit direct address
**16-bit direct address
Instructions that modify memory directly

|  | (B) | (X) | Direct | Indir | Index | B\&X |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SBIT | 1 | 2 | $3(4)$ | 3 | $4(5)$ | 1 |
| RBIT | 1 | 2 | $3(4)$ | 3 | $4(5)$ | 1 |
| IFBIT | 1 | 2 | $3(4)$ | 3 | $4(5)$ | 1 |
| DECSZ | 3 | 2 | $2(4)$ | 3 | $4(5)$ |  |
| INC | 3 | 2 | $2(4)$ | 3 | $4(5)$ |  |

Immediate Load Instructions

|  | Immed. |
| :--- | :---: |
| LD B,** | $2(3)$ |
| LD X,* | $2(3)$ |
| LD K,* | $2(3)$ |
| LD BK,*,* | $3(5)$ |

Memory Usage (Continued)

Register Indirect Instructions with Auto Increment and Decrement

| Register B WIth Skip |  |  |
| :--- | :---: | :---: |
|  | $(\mathbf{B}+)$ | $(\mathbf{B}-)$ |
| LDS A,* | 1 | 1 |
| XS A,* | 1 | 1 |


| Register $X$ |  |  |
| :--- | :---: | :---: |
|  | $(X+)$ | $(X-)$ |
| LD A,** | 1 | 1 |
| X A,* | 1 | 1 |

Instructlons Using A and C

| CLR | A | 1 |
| :--- | :--- | :--- |
| INC | A | 1 |
| DEC | A | 1 |
| COMP | A | 1 |
| SWAP | A | 1 |
| RRC | A | 1 |
| RLC | A | 1 |
| SHR | A | 1 |
| SHL | A | 1 |
| SC | C | 1 |
| RC | C | 1 |
| IFC | C | 1 |
| IFNC | C | 1 |

## Stack Reference Instructions

|  | Direct |
| :--- | :---: |
| PUSH | 2 |
| POP | 2 |

Transfer of Control Instructions

| JSRP | 1 |
| :--- | :--- |
| JSR | 2 |
| JSRL | 3 |
| JP | 1 |
| JMP | 2 |
| JMPL | 3 |
| JID | 1 |
| JIDW | 1 |
| NOP | 1 |
| RET | 1 |
| RETS | 1 |
| RETI | 1 |

## Code Efficiency

One of the most important criteria of a single chip microcontroller is code efficiency. The more efficient the code, the more features that can be put on a chip. The memory size on a chip is fixed so if code is not efficient, features may have to be sacrificed or the programmer may have to buy a larger, more expensive version of the chip.
The HPC16400 has been designed to be extremely codeefficient. The HPC16400 looks very good in all the standard coding benchmarks; however, it is not realistic to rely only on benchmarks. Many large jobs have been programmed onto the HPC16400, and the code savings over other popular microcontrollers has been considerable.
Reasons for this saving of code include the following:
SINGLE BYTE INSTRUCTIONS
The majority of instructions on the HPC16400 are singlebyte. There are two especially code-saving instructions:
JP is a 1 -byte jump. True, it can only jump within a range of plus or minus 32, but many loops and decisions are often within a small range of program memory. Most other micros need 2-byte instructions for any short jumps.
JSRP is a 1-byte call subroutine. The user makes a table of his 16 most frequently called subroutines and these calls will only take one byte. Most other micros require two and even three bytes to call a subroutine. The user does not have to decide which subroutine addresses to put into his table; the assembler can give him this information.

## EFFICIENT SUBROUTINE CALLS

The 2-byte JSR instructions can call any subroutine within plus or minus 1 k of program memory.

## MULTIFUNCTION INSTRUCTIONS FOR DATA MOVEMENT AND PROGRAM LOOPING

The HPC16400 has single-byte instructions that perform multiple tasks. For example, the XS instruction will do the following:

1. Exchange $A$ and memory pointed to by the $B$ register
2. Increment or decrement the $B$ register
3. Compare the $\mathbf{B}$ register to the K register
4. Generate a conditional skip if $B$ has passed $K$

The value of this multipurpose instruction becomes evident when looping through sequential areas of memory and exiting when the loop is finished.

## BIT MANIPULATION INSTRUCTIONS

Any bit of memory, I/O or registers can be set, reset or tested by the single byte bit instructions. The bits can be addressed directly or indirectly. Since all registers and I/O are mapped into the memory, it is very easy to manipulate specific bits to do efficient control.

## DECIMAL ADD AND SUBTRACT

This instruction is needed to interface with the decimal user world.
It can handle both 16 -bit words and 8 -bit bytes.
The 16-bit capability saves code since many variables can be stored as one piece of data and the programmer does not have to break his data into two bytes. Many applications store most data in 4-digit variables. The HPC16400 supplies 8 -bit byte capability for 2-digit variables and literal variables.

## MULTIPLY AND DIVIDE INSTRUCTIONS

The HPC16400 has 16 -bit multiply, 16 -bit by 16 -bit divide, and 32 -bit by 16 -bit divide instructions. This saves both code and time. Multiply and divide can use immediate data or data from memory. The ability to multiply and divide by immediate data saves code since this function is often needed for scaling, base conversion, computing indexes of arrays, etc.

## Part Selection

The HPC family includes devices with many different options and configurations to meet various application needs. The number HPC16400 has been generally used throughout this datasheet to represent the whole family of parts. The following chart explains how to order various options available when ordering HPC family members.
Note: All options may not currently be available.

```
HPC16400V20
    E = LEADLESS CHIP CARRIER (LCC)
    U = PIN GRID ARRAY (PGA)
    V = PLASTIC CHIP CARRIER (PLCC)
    L = LEADED CERAMIC CHIP CARRIER (LDCC)
    T= TAPE PAK (TP)
    TEMPERATURE
        4= COMMERCIAL. ( }\mp@subsup{0}{}{\circ}\textrm{C TO +70
        3= INDUSTRIAL (-40 
        1= MILITARY ( }-5\mp@subsup{5}{}{\circ}\textrm{C}T0+12\mp@subsup{5}{}{\circ}\textrm{C}
                            TL/DD/8802-18
```

FIGURE 15. HPC Family Part Numbering Scheme EXAMPLES
HPC46400V20-Commercial temp ( $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ ), PLCC
HPC16400L20—Military temp ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ), LCC

## Development Support

## DEVELOPMENT SYSTEM

The Microcontroller On Line Emulator (MOLETM) is a low cost development system and emulator for all microcontroller products. These include COPs and the HPC family of products. The development system consists of a BRAIN Board, Personality Board and optional host software.
The purpose of the development system is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.
It is a self-contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or modem, or to connect to other development systems in a multi-development system environment

The development system can be used in either a stand alone mode or in conjunction with a selected host systems using PC-DOS communicating via a RS-232 port.

## HOW TO ORDER

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

Development Tools Selection Table

| Microcontroller | Order Part Number | Description | Includes | Manual <br> Number |
| :---: | :---: | :---: | :---: | :---: |
| HPC | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-HPC-PB2 | Personality Board | HPC Personality Board Users Manual | 420410477-001 |
|  | MOLE-HPC-IBMR | Relocatible Assembler Software for IBM | HPC Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424410836-001 \\ & 420040416-001 \end{aligned}$ |
|  | MOLE-HPC-IBM-CR | C Compiler for IBM PC | HPC C Compiler Users Manual and Software Disk <br> Assembler Software for IBM MOLE-HPC-IBM | 424410883-001 |
|  | MOLE-HPC-VMS | Assembler, Loader, Librarian for VAX/VMS | HPC Software User's Manual and 9 Track Tape | 424410836-001 |
|  | MOLE-HPC-VMS-C | C Compiler for VAX/VMS | HPC Software User's Manual and 9 Track Tape (Includes Assembler) | 424410883-001 |
|  | 424410897-001 | Users Manual |  |  |

## Development Support (Continued)

## DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. Dial-A-Helper is an electronic bulletin board information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

## INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities can be found. The minimum requirement for accessing Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

## Order P/N: MOLE-DIAL-A-HLP

Information System Package Contains:
Dial-A-Helper Users Manual
Public Domain Communications Software

## FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice: (408) 721-5582
Modem: (408) 739-1162
Baud: $\quad 300$ or 1200 baud
Set-Up: Length: 8-Bit
Parity: None
Stop Bit: 1
Operation: 24 Hrs, 7 Days


National Semiconductor

## HPC16400E／HPC36400E／HPC46400E <br> High－Performance Communications microController

## General Description

The HPC16400E is an upgraded HPC16400．Features have been added to support V． 120 and the UART has been changed to provide more flexibility and power．The HPC16400E is fully upward compatible with the HPC16400．
The HPC16400E has 4 functional blocks to support a wide range of communication application－2 HDLC channels， 4 channel DMA controller to facilitate data flow for the HDLC channels，programmable serial interface and UART．
The serial interface decoder allows the 2 HDLC channels to be used with devices using interchip serial link for point－to－ point and multipoint data exchanges．The decoder gener－ ates enable signals for the HDLC channels allowing multi－ plexed $D$ and $B$ channel data to be accessed．
The HDLC channels manage the link by providing sequenc－ ing using the HDLC framing along with error control based upon a cyclic redundancy check（CRC）．Multiple address recognition modes，and both bit and byte modes of opera－ tion are supported．
The HPC16400E is available in 68－pin PLCC，LCC，LDCC and 84－Pin TapePak ${ }^{\circledR}$ packages．

## Features

■ НРCTM family－core features：
－16－bit data bus，ALU，and registers
－ 64 kbytes of external memory addressing
－FAST！－20．0 MHz system clock
－Four 16－bit timer／counters with WATCHDOG logic
－MICROWIRE／PLUSTM serial I／O interface
－CMOS－low power with two power save modes
－Two full duplex HDLC channels
— Optimized for X．25，V．120，and LAPD applications
－Programmable frame address recognition
－Up to 4.65 Mbps serial data rate
－Built in diagnostics
－Synchronous bypass mode
－Optional CRC generation
－Received CRC bytes can be read by the CPU
－Four channel DMA controller
－ 8 or 16－bit external data bus
－UART
－Full duplex
－7，8，or 9 data bits
－Even，odd，mark，space or no parity
－7／8， 1 or 2 stop bit generation
－Accurate baud rate generation up to 625k baud with－ out penalty of using expensive crystal
－Synchronous and asynchronous modes of operation
－Serial Decoder
－Supports 6 popular time division multiplexing proto－ cols for inter－chip communications
－Optional rate adaptation of $64 \mathrm{kbit} / \mathrm{s}$ data rate to 56 kbit／s
■ 544 kbytes of extended addressing
－Easy interface to National＇s DASL，＇U＇and＇ S ＇trans－ ceivers－TP3400，TP3410 and TP3420
－Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ ，industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ）and military（ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）temperature ranges

## Block Diagram



## Section 5 HPC Applications

## Section 5 Contents

AN-474 HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol ..... 5-3
AN-484 Interfacing Analog Audio Bandwidth Signals to the HPC ..... 5-11
AN-485 Digital Filtering Using the HPC ..... 5-21
AN-486 A Floating Point Package for the HPC ..... 5-36
AN-487 A Radix 2 FFT Program for the HPC ..... 5-89
AN-497 Expanding the HPC Address Space ..... 5-114
AN-510 Assembly Language Programming for the HPC . ..... 5-125
AN-550 A Software Driver for the HPC Universal Peripheral Interface Port ..... 5-130
AN-551 The HPC as a Front-End Processor ..... 5-185
AN-552 Interfacing a Serial EEPROM to the National HPC16083 ..... 5-249
AN-577 Extended Memory Support for HPC ..... 5-266
AN-579 MICROWIRE/PLUS Serial Interface for COP800 Family ..... 5-310
AN-585 High Performance Controller in Information Control Applications ..... 5-322
AN-586 Pulse Width Modulation Using HPC ..... 5-330
AN-587 C in Embedded Systems and the Microcontroller World ..... 5-338
AN-593 HPC16400 A Communication Microcontroller with HDLC Support ..... 5-344
AN-603 Signed Integer Arithmetic on the HPC ..... 5-354

## HPC MICROWIRE/PLUSTM Master-Slave Handshaking Protocol

## INTRODUCTION

This applications note describes how to use National Semiconductor's MICROWIRE/PLUS to communicate between two members of the HPC family of microcontrollers, and will discuss the implications of adding other MICROWIRETM peripherals. MICROWIRE/PLUS ( $\mu$ WIRE) may be effectively used to communicate between chips, such as in Small Area Networks (SANs). Possible applications range from setting up a communications network within an automobile to home security systems. Among the standard MICROWIRE peripherals available are display drivers (LCD, VF, LED), memories (RAM, EEPROM), A/D converters, and frequency generators/timers. Each MICROWIRE peripheral requires its own handshaking protocol, however the HPC's MICROWIRE is flexible enough to work with any peripheral and allows you to define your own handshaking protocol when having two HPC family members communicate.

## MICROWIRE

MICROWIRE/PLUS is an extension of National Semiconductor's MICROWIRE communications interface. It allows
high speed two way serial communications between a master processor and one or more slave processors or periph. erals. MICROWIRE/PLUS uses only three wires plus chip selects, therefore it saves on intricate bus routing and does not waste 8 -bit ports. Figure 1 shows the block diagram of a sample application using two HPC family members and an 8 -bit A/D peripheral to monitor and control certain environmental conditions within a system.
MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register (SIO) using SI as the serial input and SO as the serial output. The contents of the SIO register may be accessed through any of the memory access instructions. SK is the clock for the SIO register (see Figure 2). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. Data to be transmitted from the SIO register is shifted out on the falling edge of the SK clock. Serial data on the SI pin is latched in on the rising edge of the SK clock (see Figure $3 \mu$ WIRE Timing).


TL/DD/9140-1
FIGURE 1. HPC $\mu$ WIRE Block Dlagram (Environmental Control System)


TL/DD/9140-2
Note: The most significant bit is shifted out first. The SO pin refiects the contents of the MSB in the SIO register. FIGURE 2. MICROWIRE/PLUS Block Dlagram


Note: The first bit of every eight bits in the SIO register being shifted out will have a longer duration then the other bits. This results from the hardware implementation used for MICROWIRE.

- This bit becomes valid immediately when the transmitting device loads its SIO register.
$\dagger$ Arrows indicate points at which SI is sampled.
FIGURE 3. $\mu$ WIRE Timing

A $\mu$ WDONE flag in the IRPD (Interrupt Pending) register indicates when the data shift is completed.
The HPC can enter the MICROWIRE/PLUS mode as a master or a slave. The $\mu \mathrm{WMODE}$ control bit in the IRCD (Interrupt Condition) register determines whether the HPC is a master or slave. The shift clock is generated internally when the HPC is configured as a master. An externally generated shift clock on the SK pin is used when the HPC is configured as a slave. When the HPC is a master, the DIVBY register allows the SK clock frequency to be programmed in 14 selectable steps from 122 Hz to 1 MHz when CKI is 16 MHz (see Table I).

## HOW TO USE MICROWIRE/PLUS

To use MICROWIRE, start by setting up the B port appropriately for the MICROWIRE functions. The SO and SK functions are multiplexed onto Port B pins B5 and B6 respectively. For the master, set bits 5 and 6 in the DIRB register (direction register for Port B) to set SO and SK as outputs. For the slave, set bit 5 and reset bit 6 in the DIRB register to set SO as an output and SK as an input. The BFUN register (Port B function register) is used to set SO and SK as alternate functions in the master and only SO as an alternate function in the slave. The MICROWIRE/PLUS mode can be enabled or disabled any time under program control. This is done through the BFUN register. Placing a " 1 " in the corresponding bit location causes the alternate function to be activated, a " 0 " causes the alternate function to be disabled. It is good practice to initialize the output pins by setting PORTB (Port B data register) to a known state.
The SI function is multiplexed onto Port I pin 15. This pin is always an input and the SI function is automatically selected when in the MICROWIRE mode. Setting the $\mu$ WMODE control bit, bit 1, in the IRCD register will enable the part to be a
master, resetting the bit will make it a slave. For the master, the DIVBY register has to be initialized to set the appropriate SK frequency (see Table 1.). For example if the crystal frequency is 16 MHz and an SK frequency of 1 MHz is desired, load the least significant nibble of the DIVBY register with $2(16 \mathrm{MHz} / 16=1 \mathrm{MHz})$.
For a summary of the register and pin configurations for the master and slave modes see Table II.

TABLE I. HPC $\mu$ WIRE DIVBY Register

| $\mu$ WIRE SK Divisor |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  | LSB | CLOCK |  |
| 0 | 0 | 0 | 0 | not allowed |  |
| 0 | 0 | 0 | 1 | not recommended* |  |
| 0 | 0 | 1 | 0 | CKI/16 |  |
| 0 | 0 | 1 | 1 | $\mathrm{CKI} / 32$ |  |
| 0 | 1 | 0 | 0 | $\mathrm{CKI} / 64$ |  |
| 0 | 1 | 0 | 1 | $\mathrm{CKI} / 128$ |  |
| 0 | 1 | 1 | 0 | $\mathrm{CKI} / 256$ |  |
| 0 | 1 | 1 | 1 | $\mathrm{CKI} / 512$ |  |
| 1 | 0 | 0 | 0 | $\mathrm{CKI} / 1024$ |  |
| 1 | 0 | 0 | 1 | $\mathrm{CKI} / 2048$ |  |
| 1 | 0 | 1 | 0 | $\mathrm{CKI} / 4096$ |  |
| 1 | 0 | 1 | 1 | $\mathrm{CKI} / 8192$ |  |
| 1 | 1 | 0 | 0 | $\mathrm{CKI} / 16384$ |  |
| 1 | 1 | 0 | 1 | $\mathrm{CKI} / 32768$ |  |
| 1 | 1 | 1 | 0 | CKI/65536 |  |
| 1 | 1 | 1 | 1 | CKI/131072 |  |

*This option uses timer T3 output, but does not generate a square wave. (See HPC users manual for more details.)

TABLE II. $\mu$ WIRE Register and Pin Conditions for Master and Slave Operation

| Operation | $\mu$ WMODE <br> bit | BFUN <br> B5 | BFUN <br> B6 | DIRB <br> B5 | DIRB <br> B6 | PIN <br> B5 | PIN <br> B6 | PIN <br> 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MICROWIRE <br> Master | 1 | 1 | 1 | 1 | 1 | SO | INT. <br> SK | SI |
| MICROWIRE <br> Master | 1 | 1 | 1 | 0 | 1 | TRI- <br> STATE | INT. <br> SK | SI |
| MICROWIRE <br> Slave | 0 | 1 | 0 | 1 | 0 | SO | EXT. <br> SK | SI |
| MICROWIRE <br> Slave | 0 | 1 | 0 | 0 | 0 | TRI- <br> STATE | EXT. <br> SK | SI |

## DEFINING THE MASTER/SLAVE HANDSHAKING PROTOCOL

There are a few things to keep in mind when defining a handshaking protocol for the HPC:

1) Only the master can generate SK clocks.
2) As 8 bits are shifted into the SIO register, the 8 bits already in there are shifted out.
3) After 8 bits are shifted into (or out of) the SIO register the MICROWIRE done ( $\mu$ WIRE DONE) flag gets set.
4) ANY access to the SIO register in the master that performs a write operation causes the contents of SIO to be shifted out.
5) No data will be shifted into or out of the slave's SIO register if its $\mu$ WIRE DONE flag is set.
6) Any write to the SIO register in the master or slave resets its $\mu$ WIRE DONE flag.
Keeping the above six points in mind, let's look at one possible handshaking protocol between a master HPC and a slave HPC. Number two above tells us we can send and receive data at the same time, however since only the master initiates data transfer we want to be sure the slave is ready before we get started with the exchange. Since the master initiates the transfer process there is no need for the master's MICROWIRE routine to be interrupt driven (though it can be if it is desired to have the slave initiate data transfers also). On the other hand, since the slave will be off doing other tasks it is most effective to have its MICROWIRE routine be interrupt driven.

## A FEW THINGS TO NOTE ABOUT THE PROGRAMS

The following programs refer to the system configuration shown in Figure 1. This example code does a simple data transfer. The master reads in data on Port D, sends it via MICROWIRE to the slave, and reads it back. They both start by initializing the chip mode and number of wait states
(PSW), disabling interrupts, setting the DIVBY register as necessary, initializing Port B, and enabling the appropriate MICROWIRE mode (IRCD). Then the slave continues with its main code (a wait loop) until interrupted. When the master decides it's ready to send MICROWIRE data, it signals the slave by setting the slave interrupt pin on Port B , then it waits for the slave to respond.
Meanwhile, the slave goes into action. It clears the $\mu$ WDONE flag and loads the SIO register (X A, SIO), then notifies the master that it is ready to continue. Once the master realizes the slave is ready to continue, it removes the interrupt signal to the slave (RESET PORTB.SLAVI), reads in the data to be sent (LD A, PORTD), and starts transmitting it (XA, SIO). At the same time the master reads in the data received at the last data exchange with the slave. Then the master loops until it is done transferring data and loops again until the slave is finished with its interrupt routine. In a real program the master would be off executing code and not having to wait in these loops. Once the transmission is complete the slave reads in the new data (LD A, SIO), lets the master know it is done with its interrupt routine (RESET PORTB.MASTR), and re-enables interrupts as it returns to the main routine (RETI).
In the master's code there is only one access to the SIO register and that access is an exchange. Remember point \#4, we can take advantage of the exchange instruction ( $X$ $\mathrm{A}, \mathrm{SIO}$ ), which is a read-modify-write instruction. Therefore, with one instruction, we can read the data from the previous transfer into the accumulator, and write the data to be transferred into the SIO register. If this method is not practical, then separate read and write instructions must be used.
When accessing the SIO register be sure the $\mu$ WIRE DONE flag is set so you know the data is not changing. At other times we have to be sure the flag is reset or no data will ever be transferred (shifted in or out). Notice that the "X A, SIO" was used to reset the $\mu$ WIRE DONE flag as well as load the register with the data to be sent.


MASTER'S SAMPLE CODE
;
;VARIABLE DECLARE
;
$\mathrm{PSW}=\mathrm{M}(00 C 0)$
BFUN $=W($ OF4 $)$
;Port b alternate function register
DIRB $=W(0 F 2)$
;Port b direction register
PORTB $=W(0 E 2)$
;Port b data register
PORTD $=M(0104)$
;Port D (INPUT PORT)
ENIR $=M(0 D O)$
IRPD $=M(0 D 2)$
;INTERRUPT ENABLE REGISTER

SIO $=M(0 D 6)$
PORTI $=M(0 D 8)$
DIVBY $=W(018 E)$
SLAVI $=4$
uWDONE $=0$
uWMODE $=1$
$\mathrm{SK}=6$
SLAVR $=2$
;INTERRUPT PENDING REGISTER
;INTERRUPT CONDITION REGISTER
;SERIAL I/O REGISTER
TLDDD/940-4

MASTER's SAMPLE CODE (Continued)
. $=0 \mathrm{~F} 800$
BEGIN:

| LD | PSW,008 |
| :--- | :--- |
| LD | ENIR,00 |
| LD | DIVBY,02222 |
| LD | DIRB, OFFFF |
| LD | BFUN,00060 |
| LD | PORTB,00000 |
| SET | IRCD.uWMODE |

DOITAG:
SET PORTB.SLAVI
WAIT:
IF PORTI.SLAVR
JP SLAVRS
JP WAIT
SLAVRS:
RESET PORTB.SLAVI
LD A,PORTD
X A,SIO

DONE:

```
        IF IRPD.uWDONE
    JP CONT
    JP DONE
CONT :
    IF PORTI.SLAVR
    JP CONT
    JP DOITAG
```

.END BEGIN

## SLAVE's SAMPLE CODE

;
;VARIABLE DECLARE
;
$\mathrm{PSW}=\mathrm{M}(00 \mathrm{CO})$
BFUN $=W(0 F 4)$;Port B ALTERNATE FUNCTION REGISTER
DIRB $=W(0 \mathrm{~F} 2)$
PORTB $=W(0 E 2)$
;Port B DIRECTION REGISTER
;Port B DATA REGISTER

```
SLAVE's SAMPLE CODE (Continued)
ENIR = M(ODO) ;INTERRUPT ENABLE REGISTER
IRPD = M(OD2) ;INTERRUPT PENDING REGISTER
IRCD = M(OD4) ;INTERRUPT CONDITION REGISTER
SIO = M(OD6) ;SERIAL I/O REGISTER
SO = 5 ;uWIRE SERIAL OUTPUT PIN (ON Port B)
MASTR = 4 ;MASTER RESPONSE BIT (IN Port B)
uWDONE = 0 ;uWIRE DONE BIT (IN IRPD)
uWMODE = 1 ;uWIRE MASTER/SLAVE BIT (IN IRCD)
INT2 = 2 ;INTERRUPT 2 BIT
.=OFFFA
.WORD MASNOT
.=0F800
BEGIN :
```

    LD PSW,008
    ```
    LD PSW,008
    LD ENIR,01
    LD ENIR,01
    LD DIRB,OFF10
    LD DIRB,OFF10
    LD BFUN,00020
    LD BFUN,00020
    LD PORT B,00000
    LD PORT B,00000
    RESET IRCD.UWMODE
    RESET IRCD.UWMODE
    SET IRCD.INT2
    SET IRCD.INT2
    SET ENIR.INTZ
    SET ENIR.INTZ
PAU:
PAU:
    JP PAU ;WAIT HERE FOR INTERRUPT FROM MASTER
    JP PAU ;WAIT HERE FOR INTERRUPT FROM MASTER
MASNOT: ;UWIRE INTERRUPT ROUTINE
```

```
MASNOT: ;UWIRE INTERRUPT ROUTINE
```

```

X A,SIO

SET PORTB.SO
SET PORTB.MASTR
NOTDN:
IF IRPD. LW DONE
JP DONE
JP NOTDN
DONE:
LD A,SIO
RESET PORT B. SO

RESET PORTB.MASTR
RETI
.END BEGIN

LD PSW,008
ED ENIR,01
LD DIRB, OFF10

LD BFUN,00020

LD PORT B,00000
RESET IRCD.uWMODE

SET ENIR.INTZ

PAU:
;SINGLE CHIP MODE, 1 WAIT STATE ;DISABLE ALL INTERRUPTs, BUT ENABLE GIE ;Port B UPPER, \& MASTR ARE OUTPUTS ;...(use LD DIRB, OFF30 to set S0 as an ;...output if not using any peripherals) ;ONLY SO HAS ALTERNATE FUNCTION ;...NOTE: SK is NOT an alternate ;...function in the slave: ;INIT PORTB TO ALL ZEROS ;SET THIS HPC AS A SLAVE ;SET INT2 INTERRUPT (+) POLARITY ;ENABLE EXTERNAL INTERRUPT TO ;...RECEIVE SLAVE RESPONSE
;WAIT HERE FOR INTERRUPT FROM MASTER ;UWIRE INTERRUPT ROUTINE
;CLEAR uWDONE FLAG (AND LOAD DATA FROM ;...ACCUMULATOR TO SEND) ;ENABLE SO (needed only if using a peripheral) ;NOTIFY MASTER THAT READY TO CONTINUE
;WAIT TILL DONE SHIFTING ;DONE, GO CONTINUE ;NOT DONE, CONTINUE LOOPING
;READ IN NEW DATA ;REMOVE SIGNAL TO MASTER
```

```
;TRI-STATE SO (needed only if
```

;TRI-STATE SO (needed only if

```
;TRI-STATE SO (needed only if
; using a peripheral)
```

; using a peripheral)

```
; using a peripheral)
```


## ADDING PERIPHERALS OR ANOTHER SLAVE

Adding another slave HPC or a peripheral to the above Microwire configuration can add more power to your design with minimal extra cost and design time. In Figure 1, an extra peripheral is shown in dotted outline form. The hardware and software modifications are straightforward, however there are a few considerations to keep in mind:

- Tri-state the SO pin on the slave HPC by resetting B5 in the DIRB register when the slave is not 'chip-selected' by the master.
- When adding more HPC slaves, the master's and slave's routines remain the same. Only different B port pins for chip select and I or B port pins for slave acknowledge need to be used.
- For peripherals the principals of operation are still the same and so are the initialization procedures, however some of the code will have to be modified to accommodate the specific handshaking required by the peripheral. (Note: some of the peripherals require 16 or more consecutive bits without interruption of the SK clock. To provide continuous SK clocks, set up the accumulator with next byte of data to send, loop until $\mu$ WDONE is set, then exchange the contents of the accumulator and the SIO register (X A, SIO). The above steps will provide nearly continuous SK clocks-the slower the SK clock is set for, the more continuous they will appear.)


## APPLICATIONS

Now that you are more familiar with MICROWIRE/PLUS, where can you get experience using it?

- It can be used in a security system where the on-site master lets the periphery slaves know which security codes they can now let in, while at the same time the slaves monitor fire alarms and smoke detectors.
- It can be used in automotive brakes to allow all the wheels to communicate with each other. The wheels can trade information on road conditions and a master can monitor all four wheels to coordinate them and check for malfunctions.
- It can be used in a robot arm to allow each joint to make the decision as to how it will help the entire arm reach its final position. This application is one example of how MICROWIRE/PLUS can be used for system task partitioning.
- It can be used in a MUX-WIRING system.

When using MICROWIRE to communicate between two chips on the same board, a high data rate can be used. When communicating over longer distances, slower speeds should be used.

## SUMMARY

MICROWIRE/PLUS can be a very powerful tool that can easily add power to a microcontroller based system. It is easy to use and does not require much hardware to implement. To add a new feature to your current design, choose a peripheral and add a small amount of code. To start using MICROWIRE, define the handshake protocol best suited for your application keeping in mind the six points given above in the 'Defining the Master/Slave Handshaking Protocol' section. Then initialize the appropriate registers: BFUN, DIRB, PORTB, DIVBY, and IRCD. The MICROWIRE circuitry will then run independent of the CPU except to exchange data between the SIO register and the CPU, and to initiate the data exchange between the master and slaves. With a CPU clock of 16 MHz , MICROWIRE/PLUS may achieve a maximum data rate of 1 MHz . MICROWIRE can be used to add display controllers, A/D's, memories, timers, and even other microcontrollers to an HPC microcontroller based design. Remember MICROWIRE/PLUS is not a trivial piece of very fine wire, it is a high speed two way serial communications interfacel

## Interfacing Analog Audio Bandwidth Signals to the HPC

## INTRODUCTION

This report describes a method of interfacing analog audio bandwidth signals to the National Semiconductor HPC microcontroller. The analog signal is converted to a digital value using the National Semiconductor TP3054 codec/filter combo. The digital value is then transferred to the HPC using the MICROWIRE/PLUSTM synchronous serial interface. The digital output sample computed by the HPC is also transferred to the TP3054 using the MICROWIRE/PLUS interface. The TP3054 then converts this digital value to an analog signal.

## ADVANTAGES OF USING A CODEC

There are a number of advantages in using a codec for A/D and D/A conversion of analog signals.

1. The codec/filter combos such as the TP3054 integrate a number of functions on a single chip. Thus the TP3054 includes the analog anti-aliasing filters, the Sample-andHold circuitry and the A/D and D/A converters for analog signal interfacing.
2. The $\mu$-law coding effectively codes a 14-bit conversion accuracy in 8 bits. This allows the interface to the HPC to be greatly simplified.

## DISADVANTAGES IN USING A CODEC

While the use of a codec is appropriate for audio (in particular speech) processing applications, it has a number of disadvantages in other cases.

1. The sampling rate is fixed at 8 kHz . If lower or higher sampling rates are desired, the codec cannot be used. Note that the real-time signal processing that the HPC can perform at a 8 kHz sampling rate is limited.
2. The resolution is fixed, and is about 14 bits/sample.
3. Digital filtering algorithms require that the samples used in the processing be linear coded PCM. Thus the 8 -bit $\mu$-law PCM values output by the codec need to be converted to linear coded PCM. Correspondingly, the output of the digital filter, which is in linear coded PCM needs to be converted to 8 -bit $\mu$-law PCM before outputting to the codec. This requires additional processing per sample.

## DESCRIPTION OF THE INTERFACE

The circuit schematic of the interface is shown in Figure 1. Note that the schematic does not show complete details of the HPC. Only the HPC pins that are relevant to this interface are shown. A wire-wrapped version of the circuit has been constructed on a NSC HPC 16040 Chip Carrier Board.


FIGURE 1. Circuit Schematic

Note that this report does not go into the details about the use of the TP3054 codec chip or programming the HPC. It also does not discuss the $\mu$-law to linear and linear to $\mu$-law code conversion in detail. For more information on these issues, please consult the references listed at the end.

1. Codec Signalling Considerations. The TP3054 can operate in either synchronous or asynchronous modes. Further, in each of these modes, it uses short or long frame sync operation. The circuit shown in Figure 1 runs the codec in synchronous mode with long-frame-sync operation.
The codec requires 4 clock sources for proper operation in the synchronous mode. These are MCLK-x, BCLK-x, FS-x and FS-r. MCLK-x is a master clock and is used to clock the switched-capacitor filters. BCLK-x is the bit shift clock, and FS-x and FS-r are the frame sync clocks. These clocks need to be synchronous.
These clocks are obtained in the circuit as follows. MCLK-x is obtained by dividing the HPC CK2 clock output by 4. If the HPC is using a 16 MHz crystal, this results in MCKL-x being 2 MHz .
BCLK $-x$ is obtained by dividing CK2 by 64. This gives an effective value for BCLK-x of 125 kHz . Note that MCLK-x is inverted before being fed to the codec. This is done to synchronize MCLK-x and BCLK-x on their leading edges.

FS-x and FS-r are the same clocks in the circuit. They are obtained by dividing BCLK-x by 16 using the timer T2 on the HPC. BCLK-x is used as the external clock input on pin T21O of the HPC and FS-x (FS-r) is obtained from the timer synchronous output TSO. Note that the delay inherent in the HPC between the underflow of a timer and the toggling of the corresponding output allows FS-x and BCLK-x to be leading edge synchronized (more accurately, the delay is within the codec's acceptable limits.) Note that in order to accomplish these functions, the HPC pins need to be properly configured. This is not described here. Please refer to the appropriate HPC documentation and consult the sample program included with this report.
2. MICROWIRE/PLUS Interface Considerations. MICROWIRE/PLUS is a National Semiconductor defined 8 -bit serial synchronous communication interface. It is designed to allow easy interfacing of NSC microcontrollers and peripheral chips. The HPC microcontroller has a MICROWIRE/PLUS interface; however the TP3054 codec does not. Thus some external "glue logic" is necessary to allow the HPC and the TP3054 to be interfaced.
The HPC MICROWIRE/PLUS interface is operated in Slave mode for this application. This means that the shift clock needed to latch-in/shift-out data from the Micro-wire SIO register is provided externally on the SK pin. Micro-wire latches in data on the leading edge of the SK clock and shifts out data on the trailing edge of SK. Also SK needs to be a burst clock for proper operation.


 FSX IS HIGH FOR 8 BIT CLOCKS
LEADING EDGE
FIGURE 2. Timing Waveforms

The codec shifts out data on the $D-x$ pin on the first 8 leading edges of BCLK-x after a FS-x leading edge. Also, it latches in data on the D-r pin on the first 8 trailing edges of BCLK-x after a FS-r leading edge. Note that FS-x and FS-r are the same in this application. Refer to the timing diagram in Figure 2.
Thus, it is seen that there is a timing difference in the way the codec and the Micro-wire interfaces work. However, as seen in Figure 2, if the shift clock, SK, to the Microwire interface is delayed with respect to BCLK-x, the two interfaces should work compatibly. This delay is accomplished by clocking BCLK-x through a shift register using MCLK-x as the clock source. This can be seen in the circuit schematic in Figure 1. (The author thanks Mr. Richard Lazovick for this suggestion.)

## $\mu$-LAW TO LINEAR/LINEAR TO $\mu$-LAW CONVERSION

It was explained earlier that the codec outputs digital values that are companded using the MU-255 PCM standard. However, for linear digital filtering applications, the input needs to be in linear PCM format. Similarly, it is necessary to provide the conversion from linear PCM to MU-255 PCM before output to the codec. The HPC accomplishes this in software.

1. $\mu$-law to linear conversion. The codec output is actually the complement of the $\mu$-law value. Thus, this first needs to be complemented to obtain the true $\mu$-law value. The simplest way to obtain the corresponding linear value is through table look-up. The output of the table is the 16 -bit 2's complement linear value. The sample program included with this report utilizes this technique. A macro that constructs this table is also provided.
2. Linear to $\mu$-law conversion. An algorithm to convert a 13-bit positive linear number to 7 -bit $\mu$-law is described in Figure 3. The algorithm is based on the description in the book by Bellamy listed in the reference. The most significant 8th bit for the $\mu$-law code is obtained from the sign of the input linear code.
3. Get 13 -bit positive input value.
4. Add to it the bias value of 31 -decimal.
5. The compressed $\mu$-law word is then obtained as follows:

|  | Blased LInear Value Blts |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 | a |
| 0 | 0 | 0 | 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 | a | b |
| 0 | 0 | 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 | a | b | c |
| 0 | 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 | a | b | c | d |
| 0 | 0 | 1 | Q3 | Q2 | Q1 | Q0 | a | b | c | d | e |
| 0 | 1 | Q3 | Q2 | Q1 | Q0 | a | $b$ | c | d | e | $f$ |
| 1 | Q3 | Q2 | Q1 | Q0 | a | $b$ | c | d | e | f | g |
|  | $\mu$-Law Value Blts |  |  |  |  |  |  |  |  |  |  |
|  | 6 | 5 |  | 4 | 3 |  | 2 |  | 1 |  | 0 |
|  | 0 | 0 |  | 0 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 0 | 0 |  | 1 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 0 | 1 |  | 0 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 0 | 1 |  | 1 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 1 | 0 |  | 0 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 1 | 0 |  | 1 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 1 | 1 |  | 0 | Q3 |  | Q2 |  | Q1 |  | Q0 |
|  | 1 | 1 |  | 1 | Q3 |  | Q2 |  | Q1 |  | Q0 |

FIGURE 3. 13-BIt Linear to 8-Bit $\mu$-Law Conversion

## POSSIBLE APPLICATIONS

The codec/HPC interface described above can be used in a number of speech processing applications. One application, ADPCM coding of speech, is presently under development. Other applications include: a voiced/unvoiced/silence classifier, a voice pitch tracker, speech detection circuitry etc. Note that the main limitation here (at least for real-time applications) is the amount of effective computation that can be done by the HPC between samples.

## REFERENCES

1. National Semiconductor Corporation, Telecommunications Databook, Santa Clara, California, 1984.
2. National Semiconductor Corporation, HPC Programmers Reference Manual, Santa Clara, California, 1986.
3. National Semiconductor Corporation, HPC Hardware Reference Manual, Santa Clara, California, 1986.
4. J. C. Bellamy, Digital Telephony, John Wiley \& Sons, New York, 1982.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communication package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## APPENDIX A

PROGRAM TO TEST CODEC INTERFACE
NATIONAL SEMICONDUCTOR CORPORATION Page: 1
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 TSTCDC


```
NATIONAL SEMICONDUCTOR CORPORATION
                PAGE: 2
HPC CROSS ASSEMBLER, REV:C,30 JUL }8
TSTCDC
\begin{tabular}{|c|c|c|}
\hline 52 & & . SET INCRM, 02 \\
\hline 53 & & . DO 08 \\
\hline 54 & & . SET MVAL, SVAL-021 \\
\hline 55 & & .DO 010 \\
\hline 56 & & . SET RVAL, -1*MVAL \\
\hline 57 & & . WORD RVAL \\
\hline 58 & & . SET MVAL, MVAL+INCRM \\
\hline 59 & & - ENDDO \\
\hline 60 & & . SET SVAL, SVAL*02 \\
\hline 61 & & . SET INCRM, INCRM*02 \\
\hline 62 & & . ENDDO \\
\hline 63 & ; & \\
\hline 64 & & . ENDM \\
\hline 65 & ; & \\
\hline 66 & ; & \\
\hline 67 & ; & \\
\hline 68 & & . LOCAL \\
\hline 69 F000 & & MUTBL, OFOOO \\
\hline 70 & ; & \\
\hline
\end{tabular}
72 CODEC:
73 F200 B701FOC
74 ;
75 F204 3059
FLOOP:
    F206 3005
78
79 F208 E7
    F209 E7
    F2OA 301F
82
    F2OC 66
84 ;
86 INPUT:
87 F20D B601C088 
89 F211 96D210
90 F21441
91 F215 64
92 MWDONE:
93 F216 BED6
94
95 F218 01
COMP A ; TAKE CARE OF CODEC INVERSION.
; GET DATA TO BE OUTPUT.
IF IRPD,O ; IS MICROWIRE DONE?
JP MWDONE ; YES, SO GET DATA.
JP NOTDN ; NO, SO TRY AGAIN.
X A, SIO ; GET NEW SAMPLE, OUTPUT
COMPUTED DATA.
96 F219 99FF
97 F21B E7
AND A, OFF
SHL A
OR A,OFOOO ; FORM MU-LAW TO LINEAR
                                    ; TABLE ADDRESS.
100 F21F AECE
101 F221 DO
X A, X
LD A,M(X+) ; GET LINEAR VALUE
102 F2Z2 AECA
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 3
HPC CROSS ASSEMBLER,REV:C,30 JUL 86 TSTCDC

103 F224 04
104 F225 BCC8CB
105 F228 ABCA
106 F22A 3C
107 ;
108 ;
109 OUTPUT:
110 F22B 96D41F
111 FZ2E E7
112 F22F 06
113 F230 45
114 F231 96D40F
115 F234 01
116 F235 04
117
118 OPOS:
119 F236 B80108
120 F239 9107
121 ALIGN:
122 F238 E7
123 F23C 07
124 F23D 44
125 F23E AACA
126 F240 65
127 F241 E7
128 ODONE :
129 F242 AEC
130 F244 E7
131 F245 E7
132 F246 E7
133 F247 E7
134 F248 AECC
135 F24A 00
136 F24B 88CB
137 F24D 3B
138 F24E 990F
139 F250 96CCFA
140 F253 96 D 417
141 F256 96C80F
142 F259 01
143 F25A B601C08B
144 F25E 3C
145 ;
146 INITCD:
147 F25F B7FFB7F2
148
149
150 F263 B70000E2
151 F267 96F40B
152 F26A 96F40D
153 F26D 96F508

LD A, M(X)
LD $H(K), L(A)$
LD A, K
RET

RESET IRCD. 7
SHL A
IFN C ; SIGN BIT TO C. ; IS IT POSITIVE?
JP OPOS
SET IRCD. 7
COMP A
INC A

ADD A, 0108 ; ADD BIAS.
LD K, 07

SHL A
IF C
JP ODONE ; FOUND MS 1 BIT.
DECSZ K
JP ALIGN
SHL A
$X A, K$
SHL A
SHL A
SHL A
SHL A ; COUNTER VALUE IN BITS 4-6.
X A, B
CLR A
LD $A$, $H(K)$
SWAP A
AND A , OF
OR A, B
IF IRCD. 7
SET A. 7
COMP A
ST A, YOFK
RET

LD DIRB, OFFB7 ; SET B3 (T2IO) AND B6 (SK) ; ON PORT B AS INPUTS. SET ALL ; OTHER PINS ON B AS OUTPUT. ; OUTPUT 0 ON ALL PORT B PINS. ; ALT. FUN. ON B3-T2IO.
; ALT. FUN. ON B5-SO.
; ALT. FUN. ON B8-TSO.

```
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 4
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
TSTCDC
\begin{tabular}{|c|c|c|}
\hline 154 F270 9700D0 & LD ENIR, 0 & ; DISABLE INTRPTS. \\
\hline 155 F273 9700D4 & LD IRCD, 0 & ; SELECT SLAVE MODE FOR M-WIRE. \\
\hline 156 F276 83070188AB & LD T2TIM, 07 & ; LOAD 7-DEC INTO T2 TIMER. \\
\hline 157 F27B 83070186AB & LD T2REG, 07 & ; LOAD 7-DEC INTO T2 REG. \\
\hline 158 F280 8300018F8B & LD DIVBYH, 0 & ; SELECT EXT, CLOCK FOR T2 TIMER. \\
\hline 159 ; & & \\
\hline 160 F285 8ED6 & X A, SIO & \\
\hline 161 F287 8740400190AB & LD TMMD,04040 & ; START TIMER T2. \\
\hline 162 F28D 3C & RET & \\
\hline 163 ; & & \\
\hline 164 ; & & \\
\hline 165 FFFE 00F2 & . END CODEC & \\
\hline
\end{tabular}
```

```
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 5
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
TSTCDC
SYMBOL TABLE
```

| A | 0008 W | ALIGN | F23B | B | OOCC W | BFUN | 00F4 W* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BFUNH | $00 \mathrm{F5} \mathrm{M}$ | BFUNL | 00F4 M | CODEC | F200 | DIRB | 00F2 W |
| DIRBH | 00F3 M* | DIRBL | 00F2 ${ }^{\text {M* }}$ | DIVBY | 018E W* | DIVBYH | 018F M |
| DIVBYL | 018E M* | ENIR | OODO M | FLOOP | F206 | INCRM | 0200 |
| INITCD | F25F | INPUT | F20D | IRCD | OOD4 M | IRPD | 00D2 M |
| K | OOCA W | MVAL | 205F | MWDONE | F216 | NOTDN | F211 |
| ODONE | F242 | OPOS | F236 | OUTPUT | F22B | PC | 00c6 W |
| PORTB | 00E2 W | PORTBH | O0E3 M* | PORTBL | 00E2 m* | PORTI | 00D8 M* |
| PSW | 00C0 M* | RVAL | EDAI | SIO | 00D6 M | SP | 0004 |
| SVAL | 2100 | TRREG | D186 W | T2TIM | 0188 W | TMMD | 0190 W |
| TMMDH | 0191 M* | TMMDL | 0190 M* | X | OOCE W | YOFK | 0100 M |

```
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 6
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
TSTCDC
MACRO TABLE
MUTBL
    NO WARNING LINES
    NO ERROR LINES
    656 ROM BYTES USED
SOURCE CHECKSUM = 81D3
OBJECT CHECKSUM = OC3C
INPUT FILE C:CODECTST.MAC
LISTING FILE C:CODECTST.PRN
OBJECT FILE C:CODECTST.LM
```

| NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86 |  |  |  | PAGE: 7 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| TSTCDC | TSTCDC |  |  |  |  |  |  |
| SYMBOL | TABLE |  |  |  |  |  |  |  |  |
| A | 0008 W | ALIGN | F23B |  |  | B | 00CC W | BFUN | 00 F 4 W* |
| BFUNH | 00F4 M | BFUNL | 00F4 M | CODEC | F200 | DIRB | 00F2 W |
| DIRBH | 00F3 M* | DIRBL | 00F2 M* | DIVBY | 018E W* | DIVBYH | 018F M |
| DIVBYL | 01B3 M* | ENIR | 00DO M | FLOOP | F206 | INCRM | 0200 |
| INITCD | F25F | INPUT | F20D | IRCD | 00D4 M | IRPD | 00D2 M |
| K | OOCA W | MVAL | 205F | MWDONE | F216 | NOTDN | F211 |
| ODONE | F242 | OPOS | F236 | OUTPUT | F22B | PC | 0006 W |
| PORTB | O0E2 W | PORTBH | O0E3 M* | PORTBL | 00E2 M* | PORTI | 00D8 M* |
| PSW | 0000 M* | RVAL | EDAl | SIO | 00D6 M | SP | $00 \mathrm{C4}$ W |
| SVAL | 2100 | T2REG | D186 W | T2TIM | 0188 W | TMMD | 0190 W |
| TMMDH | 0191 M* | TMMDL | 0190 N* | X | OOCE W | YOFK | 01C0 M |

## Digital Filtering Using the HPC

## INTRODUCTION

This report discusses the implementation of Infinite Impulse Response (IIR) digital filters using the National Semiconductor HPC microcontroller. A general program, that can be used to implement cascaded second order sections, up to a maximum of 8 sections, is also included. The program may have to be modified for specific A/D and D/A interfaces.
This report is not intended to be a tutorial on Digital Filter Design methods or their implementation details. Such information can be found in references 1 and 2 below. The general discussion included here closely follows that in reference 3.

## DIGITAL FILTERING

The general IIR filter with input $x(n)$ and output $y(n)$ can be described by a transfer function of the form

$$
H(z)=\frac{Y(z)}{X(z)}=\frac{a(0)+a(1) z^{-1}+\ldots+a(m) z^{-m}}{1+b(1) z^{-1}+\ldots+b(p) z^{-p}}
$$

To minimize the effects of coefficient truncation, high order filters are usually implemented as a cascade of second order sections. (Another possible choice is parallel realiza-tion-see references below).

In cascade realizations, the numerator and denominator polynomials in the above are factored into second order terms, and the filter is realized as a cascade of such second order sections. This is shown in Figure 1. A typical second order section has a transfer function of the form

$$
H(z)=\frac{A 0+A 1 \times z^{-1}+A 2 \times z^{-2}}{1+B 1 \times z^{-1}+B 2 \times z^{-2}}
$$

A second order section such as the above can be realized in a number of ways; the one of concern here is the socalled 1-D form (see Reference 3). The second order 1-D form is shown in Figure 2. Based on this figure, we can obtain the following equations:

$$
\begin{aligned}
& m(k)=x(k)-B 1 \times m(k-1)-B 2 \times m(k-2) \\
& y(k)=A 0 \times m(k)+A 1 \times m(k-1)+A 2 \times m(k-2) \\
& \text { Define } T 1=-B 1 \times m(k-1)-B 2 \times m(k-2), \\
& T 2=A 1 \times m(k-1)+A 2 \times m(k-2)
\end{aligned}
$$



TL/DD/9247-2
FIGURE 2. One Second Order Section
Since T1 and T2 depend on signal values at time $k-1$ and $k-2$, we can precompute and store these quantities in the time interval from $k-1$ to $k$. Then, when $x(k)$ becomes available at time $k, y(k)$ and $m(k)$ can be quickly computed using

$$
\begin{gathered}
m(k)=x(k)+T 1, \\
y(k)=A 0 \times m(k)+T 2
\end{gathered}
$$

If there are a number of stages, then these computations should be repeated for each stage. Based on these discussions, the operation of a digital filter can be described using the flowchart in Figure 3.

## USING THE FILTER PROGRAM

Appendix A contains the listing of the program FILTER that can be used to implement cascaded IIR filters as described above. The program as shown uses a codec interfaced to the HPC using MICROWIRE/PLUSTM to do the A/D and D/A conversion. The program can be used with other A/D and $D / A$ converters by suitably modifying the following subroutines: INPUT, OUTPUT and INIT. Only the portions of INIT that deal with the codec interface need to be modified.


TL/DD/9247-1
FIGURE 1. Cascade Realization of a Digital Filter

The filter coefficients and the number of cascaded stages need to be supplied to the program. This is done as follows:

1. Specification of filter order. Define a word address called ROMNST and store the number of cascaded stages in that word. The program is presently set up for 4 cascaded stages.
2. Specification of filter coefficients. Each second order stage needs the specification of 5 coefficients, A0, A1, $\mathrm{A} 2, \mathrm{~B} 1$ and B 2 . If the number of stages is m , let the coefficients be



TL/DD/9247-3
FIGURE 3. Flowchart for the Computations in a Second Order Module (Based on Reference 3)
Define 5 word addresses called ROMAO, ROMA1, ROMA2, ROMB1, ROMB2 and store these coefficients at these addresses as follows:

ROMAO: .WORD AO-1, A0-2, AO-3, ... AO-m
ROMA1: WORD A1-1, A1-2, A1-3, ... A1-m
ROMA2: WORD A2-1, A2-2, A2-3, ... A2-m
ROMB1: WORD B1-1, B1-2, B1-3, ... B1-m
ROMB2: WORD B2-1, B2-2, B2-3, ... B2-m.
Note that the coefficients are signed and need to be in 2's complement representation. Also, the stored coefficients need to be half their actual value. This is because of the way that the program does 2's complement multiplication using the subroutine SMULT.

The FILTER program copies all the coefficients to on-chip RAM for faster execution. Also temporary storage for $m(k)$, $m(k-1), m(k-2)$, T1 and T2 is obtained from on-chip RAM. This, along with the storage of various addresses used by the program consumes the entire 192 bytes of user base page RAM.
Note that the filter program does not check for overflow during the various additions. This is because the HPC does not have a signed addition/subtraction overflow flag, and it was felt that the simulation of this feature in software would add excessive overhead. It is therefore the user's responsibility to ensure that the filter coefficients are properly scaled so that the overflow will not occur.

## $16 \times 16$ 2's COMPLEMENT MULTIPLICATION

One of the basic operations in digital filtering is that of signed multiplication. Since the HPC supports unsigned multiplication only, a method to perform 2's complement multiply using the unsigned multiply is needed.
Let $A$ and $B$ be 2 's complement 16 bit integers. Consider the following cases.

1. $A \geq 0, B \geq 0$. In this case the unsigned multiply result is $A \times B$, which is also the 2 's complement multiply result. Thus no further processing is needed.
2. $A \geq 0, B<0$. In this case the unsigned multiply result is (216) $\times A-A \times|B|$. However the desired result is (232) $-A \times|B|$. Thus we need to add $\left(2^{32}\right)-\left(2^{16}\right) \times A$ to the unsigned multiply result to obtain the correct value.
3. $A<0, B \geq 0$. This case is similar to the previous one. $\left(2^{32}\right)-\left(2^{16}\right) \times B$ should be added to the unsigned multiply result to get the correct answer.
4. $\mathrm{A}<0, \mathrm{~B}<0$. The unsigned multiply result in this case is $\left(2^{32}\right)-\left(2^{16}\right) \times(|A|+|B|)+|A| \times|B|$. The desired result in this case is $|A| \times|B|$. To get the correct answer, add $\left(2^{16}\right) \times(|A|+|B|)$ to the unsigned multiply result.
Based on the above discussion, an algorithm for 2's complement multiplication, where the result is a 32 bit 2 's complement integer is shown in Figure 4.
5. Let A and B be the two 2 's complement integers to be multiplied.
6. Compute $C=A \times B$, the unsigned product of $A$ and $B$. Let the upper half of $C$ be C -hi and its lower half C-lo.
7. If $A$ is negative, then add $\left(2^{16}\right)-B$ to $C$-hi. This can be easily done using the SET C, SUBC instructions of the HPC. Let the result be C-hi1.
8. If $B$ is negative, then add ( $2^{16}$ ) - $A$ to $C$-hi1. Again it is easily done using the SET C, SUBC instructions. Let the result be C -hi2.
9. The 2's complement product of $A$ and $B$ is C-hi2. C-lo.

FIGURE 4. Algorithm for 2's Complement Multiplication.

## MULTIPLICATION BY FILTER COEFFICIENTS

The coefficients that arise in most IIR filter designs are numbers that are usually in the range from $-2<$ coeff $<2$. The coefficients, in most instances can be scaled to be in this range. The action of digital filtering involves successive multiplications. If we want no loss in accuracy due to multiplication, the word length needed to store successive partial products increases rapidly-clearly an impractical choice. Thus the results of the multiplication at the various stages need to be truncated to 16 bits before proceeding to the next stage. The program FILTER does this as follows: The filter state variables are regarded as integers, while the filter coefficients are regarded as fixed point fractions with the binary point to the immediate right of the sign bit. After the multiplication, the result is shifted so that the integer part of the product is in one word, and the fractional part in another. The integer part is then returned as the result of the multiplication, i.e. the product is truncated to 16 bits. This is per-
formed by the subroutine SMULT. Since the filter coefficients are regarded as fixed point fractions, only coefficients in the range $-1<$ coeff $<1$ can be represented. However, as discussed earlier, the coefficients are usually in the -2 $<$ coeff < 2 range. This is handled by storing half the coefficient value, and SMULT performs a multiplication by 2 (Shift left) to compensate for it. This is why the coefficient values need to be half their value-a fact mentioned earlier.

## REFERENCES

1. A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
2. L.R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
3. H.T. Nagle and V.P. Nelson, "Digital Filter Implementation on 16-bit Microcomputers", IEEE Micro, Feb. 1981, pp. 23-41.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## APPENDIX A

Listing of Code for the Program FILTER
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 1
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 FILTER

$$
1
$$

$$
2
$$

$$
3
$$

$$
4
$$

$$
5
$$

$$
6
$$

;
; THIS IS A DEMO PROGRAM TO ILLUSTRATE THE IMPLEMENTATION OF A DIGITAL ; FILTER ON THE HPC. THE PROGRAM CAN BE USED TO IMPLEMENT CASCADED ; SECOND ORDER STAGES. THE MAXIMUM NUMBER OF CASCADED STAGES POSSIBLE ; IS 8 (I.E. THE MAXIMUM FILTER ORDER IS 16).
; THE PROGRAM IS DESIGNED FOR THE ANALOG INTERFACE BEING THROUGH ; A CODEC. THE CODEC OUTPUT AND INPUT ARE INTERFACED TO THE HPC USING ; MICROWIRE/PLUS. THIS RESTRICTS THE SAMPLING RATE TO $8 \mathrm{KHZ}$. ALSO, AT ; THIS SAMPLING RATE, THE HPC CAN ONLY IMPLEMENT A SECOND ORDER FILTER. ; IF A DIFFERENT ANALOG INTERFACE THAT ALLOWS A LOWER SAMPLING RATE IS ; USED, HIGHER ORDER FILTERS CAN BE IMPLEMENTED. THIS WILL INVOLVE CHANGES ; TO THE FOLLOWING SUBROUTINES: INPUT, OUTPUT AND THE PORTIONS OF INIT ; CONCERNED WITH CODEC INITIALIZATION.
; THE PROGRAM IS BASED ON THE DESCRIPTION GIVE IN:
H.T. NAGLE AND V.P. NELSON, "DIGITAL FILTER IMPLEMENTATION ON 16-BIT MICROCOMPUTERS," IEEE MICRO, FEB. 1981, 23-41.
.TITLE FILTER

DEFINE FILTER VARIABLES AND STORAGE.
;
YOUT $=M(00) \quad$; OUTPUT SAMPLE STORAGE.

YOFK $=W(02) \quad$; TEMPORARY STORAGE.
NSTG $=W(04) \quad$; NUMBER OF FILTER STAGES.
NCNT $=W(06)$; TEMPORARY STORAGE.
PTEMP $=W(08) \quad$; TEMPORARY STORAGE.
MTEMP $=W(O A) \quad ;$ TEMPORARY STORAGE.
AOADDR $=W(O C) \quad$; ADDRESS OF START OF AO AREA.
AlADDR $=W(O E) \quad$; ADDR. OF START OF Al AREA.
$A 2 A D D R=W(010) \quad$; ADDR. OF START OF AZ AREA.
BLADDR $=W(012)$; ADDR. OF START OF B1 AREA.
B2ADDR $=W(014)$; ADDR. OF START OF B2 AREA.
MOADDR $=W(016) \quad$; ADDR. OF START OF MO AREA.
M1ADDR $=W(018) \quad$; ADDR. OF START OF MI AREA.
M2ADDR $=W(01 A) \quad$; ADDR. OF START OF M2 AREA.
TlADDR $=W(O 1 C) \quad$; ADDR. OF START OF Tl AREA.
$T 2 A D D R=W(O 1 E) \quad$; ADDR. OF START OF T2 AREA.
; MAXIMUM NUMBER OF STAGES IS 8.
$A O=W(020) \quad ;$ COEFF. AO.
$A 1=W(030) \quad$; COEFF. Al.
$A 2=W(040) \quad ;$ COEFF. A2
$\mathrm{Bl}=\mathrm{W}(050) \quad$; COEFF. BI.
$\mathrm{B} 2=\mathrm{W}(060) \quad$; COEFF. B2.
$M 0=W(070) \quad ; M(K)$.
$M 1=W(080) \quad ; M(K-1)$.
$M 2=W(090) \quad ; M(K-2)$.
$T 1=W(O A O) \quad$; T1.

## Listing of Code for the Program FILTER (Continued)

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER, REV:C, 30 JUL 88
FILTER
FILTER


## APPENDIX A (Continued)

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 3
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 FILTER


Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 4
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 FILTER

F24A 910C
F24C DE11
F24E D41D
ROMB1: .WORD 14777, 9826, 19308, 11207
F252 6226
F254 6C4B
F256 C72B
149 F258 AlD5
F25A 59C2
F25C E4E4
F25E OCC9
150
151 F260 B6F236A8
152 F264 AB04
153 F266 9020
154 F268 AB0C
155 F26A 9030
156 F26C ABOE
157 F26E 9040
158 F270 AB10
159 F272 9050
160 F274 AB12
161 F276 9060
162 F278 AB14
163 F27A 9070
164 F27C AB16
165 F27E 9080
166 F280 AB18
167 F282 9090
168 F284 AB1A
169 F286 90AO
170 F288 AB1C
171 F28A 9080
172 F28C AB1E
173
174
175
176 F28E B3F238
177 F291 9220
178 F293 AC04CA
179
180 F296 F0
181 F297 E1
182 F298 40
183 F299 AACA
184 F29B 65
185
186 ; COPY THE AI COEFFS. TO ON-CHIP RAM.
187 F29C B3F240
188 F29F 9230
189 F2Al AC04CA
INIT:
LD A, W(ROMNST)
ST A, NSTG ; SET UP NO. OF STAGES.
LD A, \$AO
ST A, AOADDR ; COPY ADDRESS OF AO AREA.
LD A, \$Al
ST A, AlADDR ; COPY ADDRESS OF Al AREA.
LD A, \$A2
ST A, AZADDR ; COPY ADDRESS OF AZ AREA.
LD A, \$B1
ST A, BIADDR ; COPY ADDRESS OF B1 AREA.
LD A, \$B2
ST A, B2ADDR ; COPY ADDRESS OF B2 AREA.
LD A, \$MO
ST A, MOADDR ; COPY ADDRESS OF MO AREA.
LD A, \$M1
ST A, MLADDR ; COPY ADDRESS OF M1 AREA.
LD A, \$M2
ST A, M2ADDR ; COPY ADDRESS OF M2 AREA.
LD A, \$T1
ST A, TIADDR ; COPY ADDRESS OF TI AREA.
LD A, \$T2
ST A, T2ADDR ; COPY ADDRESS OF T2 AREA.
ROMB2: .WORD -10847, -15783, $-6940,-14068$
148 F250 B939
;
; COPY THE AO COEFFS. TO ON-CHIP RAM.
;
LD X, ROMAO
LD B, \$AO
LD $X$, ROMA
LD $B, \$ A O$
LD K, NSTG
CAOLP:
LD $A, W(X+)$
XS $A, W(B+)$
NOP
DECSZ K
JP CAOLP
;
LD X, ROMAI
LD B, \$Al
LD K, NSTG

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 5
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER

190
191 F2A4 FO
192 F2A5 El
193 F2A6 40 194 F2A7 AACA
195 F2A9 65
196
197
198 F2AA B3F248
199 F2AD 9240
200 F2AF ACO4CA
201
202 F2B2 FO
203 F2B3 E1
204 F2B4 40
205 F2B5 AACA
206 F2B7 65
207
208
209 F2BB B3F250
210 F2BB 9250
211 F2BD AC04CA
212
213 F2CO FO
214 F2Cl El
215 F2C2 40
216 F2C3 AACA
217 F2C5 65
218
219
220 F2C6 B3F258
221 F2C9 9260
222 F2CB AC04CA
223
224 F2CE FO
225 F2CF E1
226 F2DO 40
227 F2DI AACA
228 F2D3 65
229
230
231
232 F2D4 8D70BE
233
234 F2D7 00
235 F2D8 E1
236 F2D9 62
237 ;

238

- ;

240 ;
;
;
;
;
;
;
;
237 ;

```
CAlLP:
```

; COPY the az coeffs. to on-chip ram.
LD $X$, ROMAZ
LD B, \$A2
LD K, NSTG
CA2LP:
LD A, W(X+)
XS $A, W(B+)$
NOP
DECSZ K
JP CA2LP
; COPY THE Bl COEFFS. TO ON-CHIP RAM.
LD $X$, ROMBI
LD $B, \$ B 1$
LD K, NSTG
CBILP:
LD A, W(X+)
XS $A, W(B+)$
NOP
DECSZ K
JP CBILP
; COPY THE B2 COEFFS. TO ON-CHIP RAM.
LD X, ROMB2
ID B, \$B2
LD K, NSTG
CB2LP:
LD $A$, $W(X+)$
XS $A, W(B+)$
NOP
DECSZ K
JP CB2LP
; ZERO OUT THE REST OF USER bASE PAGE RAM.
LD BK, \$MO, OBE
2EROLP:
CLR A
XS $A, W(B+)$
JP ZEROLP
; NOW InItIALIZE and Start the codec.

```
            LD A,W(X+)
            XS A,W(B+)
            NOP
            DECSZ K
            JP CAllP
```

```
APPENDIX A (Continued)
                    Llsting of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 6
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER
241 ;
242 F2DA B7FFB7F2
243
244
245 F2DE B70000E2
246 F2E2 96F40B
247 F2E5 96F4OD
248 F2E8 96F508
249 F2EB 9700D0
250 F2EE 9700D4
251 F2Fl 83070188AB
252 F2F6 83070186AB
253 F2FB 8300018F8B
254
255 F300 8ED6
256 F302 8740400190AB
257 F308 3C
258 ;
259 ;
260
261
2 6 2
263 ;
264
265
266 F309 AB02
267
268 F30B 96D210
269 F3OE 41
270 F3OF 64
271
272 F310 8EDG
273
274 F312 01
275 F313 99FF
276 F315 E7
277 F316 BAF000
278
279 F319 AECE
280 F31B DO
281 F31C AECA
282 F31E D4
283 F31F 8CC8CB
284 F322 A8CA
285 F324 3C
286 ;
287 ;
288
289
290
291
\begin{tabular}{|c|c|}
\hline LD DIRB, OFFB7 & ; SET B3 (T2IO) AND B6 (SK) \\
\hline & \begin{tabular}{l}
; ON PORT B AS INPUTS. SET ALL \\
; OTHER PINS ON B AS OUTPUT.
\end{tabular} \\
\hline LD PORTB, 0 & OUTPUT 0 ON ALI PORT B PINS. \\
\hline SET BFUNL. 3 & ALT. FUN. ON B3-T2IO. \\
\hline SET BFUNL. 5 & ALT. FUN. ON B5-SO. \\
\hline SET BFUNH. 0 & ALT. FUN. ON B8-TSO. \\
\hline ID ENIR, 0 & ; DISABLE INTRPTS. \\
\hline LD IRCD, 0 & ; SELECT SLAVE MODE FOR M-WIRE. \\
\hline LD T2TIM, 07 & ; LOAD 7-DEC INTO T2 TIMER. \\
\hline LD T2REG, 07 & ; LOAD 7-DEC INTO T2 REG. \\
\hline LD DIVBYH, 0 & ; SELECT EXT. CLOCK FOR T2 TIMER. \\
\hline X A, SIO & \\
\hline LD TMMD, 04040 & ; START TIMER T2. \\
\hline RET & \\
\hline
\end{tabular}
THIS SUBROUTINE OUTPUTS THE PREVIOUS Y(K) TO THE CODEC AND READS
; THE NEW INPUT VALUE. THEN THE MU-255 VALUE IS CONVERTED TO LINEAR
; BY TABLE LOOK UP. THE TABLE IS ASSUMED TO START AT FOOO.
264 ;
265 INPUT:
; GET DATA TO BE OUTPUT.
NOTDN:
IF IRPD.O ; IS MICROWIRE DONE?
JP MWDONE ; YES, SO GET DATA.
JP NOTDN ; NO, SO TRY AGAIN.
MWDONE :
X A, SIO ; GET NEW SAMPLE, OUTPUT
; COMPUTED DATA.
COMP A ; TAKE CARE OF CODEC INVERSION.
AND A, OFF
SHL A
OR A, OFOOO ; FORM MU-IAW TO LINEAR
; TABLE ADDRESS.
X A, X
LD A,M(X+) ; GET LINEAR VALUE
X A, K
ID A,M(X) ; A BYTE AT A TIME.
LD H(K), L(A)
LD A, K
RET
YCOMP:
; THIS SUBROUTINE COMPUTES THE OUTPUT SAMPLE Y(K).
; THE INPUT SAMPLE X(K) IS INPUT IN REG. A.
; THE OUTPUT IS RETURNED IN REG. A.
```


## APPENDIX A (Continued)

## Listing of Code for the Program FILTER (Continued)

NATIONAI SEMICONDUCTOR CORPORATION PAGE: 7
HPC CROSS ASSEMBIEER, REV:C, 30 JUL 86
FILTER


```
APPENDIX A (Continued)
Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: }
HPC CROSS ASSEMBLER, REV:C, 30 JUL }8
FILTER
344 F377 E7
345 F378 07
346 F379 44
347 F37A AACA
348 F37C 65
349 F37D E7
350
351 F37E AECA
352 F380 E7
353 F381 E7
354 F382 E7
355 F383 E7
356 F384 AECC
357 F386 00
358 F387 88CB
359 F389 3B
360 F38A 990F
361 F38C 96CCFA
362 F38F 96D417
363 F392 96C80F
364 F395 01
365 F396 8B00
366 F398 3C
367
368
369
370 F399 ACIACC
371 F39C ACO4CA
372 F39F AC18CE
373
374 F3A2 F0
375 F3A3 E1
376 F3A44}4
377 F3A5 AACA
378 F3A7 65
379
380 F3A8 AC18CC
381 F3AB ACO4CA
382 F3AE ACl6CE
383
384 F3B1 FO
385 F3B2 E1
386 F3B3 40
387 F3B4 AACA
388 F3B6 65
389 F3B7 3C
390 ;
391 ;
392 PRECOMP:
393 ; THIS SUBROUTINE PRECOMPUTES TI AND T2 BEFORE THE NEXT INPUT
```

392 PRECOMP:
393 ; THIS SUBROUTINE PRECOMPUTES TI AND T2 BEFORE THE NEXT INPUT

```

ALIGN:
SHL A ; LOOP AND LOCATE MS 1 BIT.
IF C
JP ODONE ; FOUND MS 1 BIT.
DECSZ K
JP ALIGN
SHL A ; HAS TO BE 1 IN C NOW.

X R, K
SHI A
SHL A
SHI A
SHL A ; COUNTER VALUE IN BITS 4-6.
\(X A, B\)
CLR A
LD \(A, H(K)\)
SWAP A
AND A, OF
OR A, B
IF IRCD. 7
SET A. 7
COMP A
ST A, YOUT
RET
;
; THIS SUBROUTINE UPDATES \(M(K-1)\) AND \(M(K-2)\) FOR THE NEXT SAMPLE. ;
```

```
LD B, M2ADDR ; B S ADDR(M2),
```

```
LD B, M2ADDR ; B S ADDR(M2),
ID K, NSTG ; K \leq NSTG.
ID K, NSTG ; K \leq NSTG.
LD X, MLADDR ; X S ADDR(M1).
LD X, MLADDR ; X S ADDR(M1).
DLYLP1:
DLYLP1:
ID A,W(X+) ; A S M(K-1).
ID A,W(X+) ; A S M(K-1).
XS A,W(B+) ; M(K-2) SM(K-1).
XS A,W(B+) ; M(K-2) SM(K-1).
NOP
NOP
DECSZ K
DECSZ K
JP DLYLPI
JP DLYLPI
LD B, MLADDR ; B \leq ADDR(M1),
LD B, MLADDR ; B \leq ADDR(M1),
LD K, NSTG ; K \leq NSTG.
LD K, NSTG ; K \leq NSTG.
LD X, MOADDR ; X \leq ADDR(MO).
LD X, MOADDR ; X \leq ADDR(MO).
ID A,W(X+) ; A \leqM(K).
ID A,W(X+) ; A \leqM(K).
XS A,W(B+) ; M(K-1) SM(K).
XS A,W(B+) ; M(K-1) SM(K).
NOP
NOP
DECSZ K
DECSZ K
JP DLYLPZ
JP DLYLPZ
RET
RET
;
;
;
```

;

```
```

ODONE:
; COUNTER vaiue in bits 4-6.

```

\section*{APPENDIX A (Continued)}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 9
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86
FILTER

394
395
396 F3B8 AC0406
397
398 F3BB AD18A8
399 F3BE ACl2CC
400 F3C1 35B2
401 F3C3 AB08
402 F3C5 ADIAA8
403 F3C8 ACl4CC
404 F3CB 35BC
405 F3CD 9608F8
406 F3DO ADICAB
407 F3D3 AD18A8
408 F3D6 ACOECC
409 F3D9 35CA
410 F3DB AB08
411 F3DD AD1AA8
412 F3EO ACIOCC
413 F3E3 3504
414 F3E5 9608F8
415
416 F3E8 AA06
417 F3EA 9427
418
419
420 F3EC A804
421 F3EE 05
422 F3EF E7
423 F3FO O1
424 F3F1 04
425 F3F2 A0C818F8
426 F3F6 A0C81AF8
427 F3FA A0C81CF8
428 F3FE A0C81EF8
429 F402 A0C812F8
430 F406 A0C814F8
431 F40A A0C80EF8
432 F40E AOC810F8
433 F412 3C
434
435
436
437
438 F413 820218F8
439 F417 82021AF8
440 F41B 82021CF8
441 F41F 82021EF8
442 F423 820212F8
443 F427 820214F8
444 F42B 82020EF8
; SAMPLE ARRIVES.
;

PRELP:
LD \(A, W(M 1 A D D R) \quad ; A \leq M(K-1)\).
LD B, BlADDR ; \(\mathrm{B} \leq \mathrm{ADDR}(-\mathrm{Bl})\) 。
JSR SMULT
ST A, PTEMP
LD \(A\), \(W(M 2 A D D R) \quad ; A \leq M(K-2)\).
LD B,B2ADDR
JSR SMULT
ADD A, PTEMP ST A,W(TIADDR)

LD A, W(M1ADDR)
LD B, AlADDR
JSR SMULT
ST A, PTEMP
LD A, W(M2ADDR)
LD B, A2ADDR
JSR SMULT
ADD A, PTEMP

DECSZ NCNT
JMP PMORE

LD A, NSTG
DEC A
SHL A
COMP A
INC A
ADD MLADDR, A ; RESTORE MLADDR.
ADD M2ADDR, A ; RESTORE MZADDR.
ADD TlADDR, A ; RESTORE TIADDR.
ADD TZADDR, A ; RESTORE T2ADDR.
ADD BlADDR, A ; RESTORE BlADDR.
ADD BZADDR, A ; RESTORE BZADDR.
ADD AlADDR, A ; RESTORE AlADDR.
ADD AZADDR, A ; RESTORE A2ADDR.
;
; PREPARE FOR NEXT STAGE ITERATION.
;
PMORE :

ADD M2ADDR, 02 ; UPDATE M2ADDR.
ADD TlADDR, 02 ; UPDATE TlADDR.
ADD T2ADDR, 02 ; UPDATE TZADDR.
ADD BIADDR, 02 ; UPDATE BIADDR.
ADD B2ADDR, 02 ; UPDATE BZADDR.
ADD AlADDR, 02 ; UPDATE AlADDR.

\section*{APPENDIX A (Continued)}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 10
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 FILTER
\begin{tabular}{llll}
445 F42F 820210F8 & & ADD A2ADDR, 02 & ; UPDATE A2ADDR. \\
446 F433 9578 & JMP PRELP \\
447 & \\
448 & \\
449 FFFE OOF2 & & \\
\hline
\end{tabular}

Listing of Code for the Program FILTER (Continued)
NATIONAL SEMICONDUCTOR CORPORATION PAGE: 11
HPC CROSS ASSEMBLER, REV:C, 30 JUL 86 FILTER
SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline A & 0008 W & A0 & 0020 & W & AOADDR & 000C W & A1 & 0030 W \\
\hline AlADDR & O00E W & A2 & 0040 & W & A2ADDR & 0010 W & ALIGN & F377 \\
\hline B & 00CC W & B1 & 0050 & W & Bladdr & 0012 W & B2 & 0060 W \\
\hline B2ADDR & 0014 W & BFUN & 0054 & W* & BFUNH & 00F5 M & BFUNL & 00F4 M \\
\hline CAOLP & F296 & CAllp & F2A4 & & CA2LP & F2B2 & CBILP & F2CO \\
\hline CB2LP & F2CE & DIRB & 00F2 & W & DIRBH & 00F3 M* & DIRBL & 00F2 m* \\
\hline DIVBY & 018E W* & DIVBYH & 018F & M & DIVBYL & 018E \(\mathrm{M}^{*}\) & DLYLPI & F3A2 \\
\hline DLYLP2 & F3B1 & ENIR & 00DO & M & FILTER & F200 & FLOOP & F206 \\
\hline INCRM & 0200 & INIT & F260 & & input & F309 & IRCD & O0D4 M \\
\hline IRPD & 00D2 M & K & 00CA & W & MO & 0070 W & MOADDR & 0016 \\
\hline M1 & 0080 W & M1ADDR & 0018 & W & M2 & 0090 W & M2ADDR & 001A \\
\hline MTEMP & 000A W & MUAL & 205F & & MWDONE & F310 & NCNT & 0006W \\
\hline NOTDN & F30B & NSTG & 0004 & W & ODONE & F37E & OPOS & F372 \\
\hline OUTPUT & F367 & PC & 0006 & W & PMORE & F413 & PORTB & OOE2 W \\
\hline PORTBH & 00E3 \(\mathrm{M}^{*}\) & PORTBL & OOE2 & \(\mathrm{M}^{*}\) & PORTI & \(0008 \mathrm{M}^{*}\) & PRECOM & F3B8 \\
\hline PRELP & F3BB & PSW & 00C0 & \(\mathrm{M}^{*}\) & PTEMP & 0008 W & ROMAO & F238 \\
\hline ROMA1 & F240 & ROMA2 & F248 & & ROMB1 & F250 & ROMB2 & F258 \\
\hline ROMNST & F236 & RVAL & EOAI & & SIO & 00D6 M & SMULT & F20F \\
\hline SP & 0004 W & SVAL & 2100 & & T1 & OOAO W & TIADDR & 001C W \\
\hline T2 & OOBO W & T2ADDR & 001 E & W & T2REG & 0186 W & T2TIM & 0188 W \\
\hline TMMD & 0190 W & TMMD & 0191 & & TMMDL & 0190 M* & X & OOCE W \\
\hline YCOMP & F325 & YLOOP & F328 & & YMORE & F355 & YOFK & 0002 W \\
\hline Yout & 0000 & ZEROL & F2D7 & & & & & \\
\hline
\end{tabular}
MUTBL
    NO WARNING LINES
    NO ERROR LINES
    1079 ROM BXTES USED
SOURCE CHECKSUM \(=4769\)
OBJECT CHECKSUM \(=1378\)
INPUT FILE C:FILTER.MAC
LISTING FILE C:FILTER.PRN
OBJECT FILE C:FILTER.LM

\section*{A Floating Point Package for the HPC}

\section*{INTRODUCTION}

This report describes the implementation of a Single Precision Floating Point Arithmetic package for the National Semiconductor HPC microcontroller. The package is based upon the IEEE Standard for Binary Floating-Point Arithmetic (ANSI/IEEE Std 754-1985). However, the package is not a conforming implementation of the standard. The differences between the HPC implementation and the standard are described later in this report.
The following single precision (SP) operations have been implemented in the package.
(1) FADD. Addition of two SP floating point (FLP) numbers.
(2) FSUB. Subtraction of two SP FLP numbers.
(3) FMULT. Multiplication of two SP FLP numbers.
(4) FDIV. Division of two SP FLP numbers.
(5) ATOF. Convert an ASCII string representing a decimal FLP number to a binary SP FLP number.
(6) FTOA. Convert a binary SP FLP number to a decimal FLP number and output the decimal FLP number as an ASCII string.
The report is organized as follows. The next section discusses the representation of FLP numbers. Then, the differences between the HPC implementation and the IEEE/ ANSI standard are described. This is followed by a description of the algorithms used in the computations. Appendix A is a User's Manual for the package, Appendix B describes the test data for the package and Appendix \(C\) is a listing of the code.
Note that this report assumes that the reader is familiar with the IEEE/ANSI Binary Floating-Point Standard. Please refer to this document for an explanation of the terms used here.

\section*{REPRESENTATION OF FLOATING POINT NUMBERS}

The specification of a binary floating point number involves two parts: a mantissa and an exponent. The mantissa is a signed fixed point number and the exponent is a signed integer. The IEEE/ANSI standard specifies that a SP FLP number shall be represented in 32 bits as shown in Figure 1.
\begin{tabular}{ccc}
1 & 8 & 23 \\
\(S\) & \(E\) & \(F\)
\end{tabular}

FIGURE 1
The significance of each of these fields is as follows:
1. \(S\)-this 1 -bit field is the sign of the mantissa. \(S=0\) means that the number is positive, while \(S=1\) means that it is negative.
2. E-this is the 8 -bit exponent field. The exponent is represented as a biased value with a bias of 127-decimal.
3. F-this is the 23 -bit mantissa field. For normalized FLP numbers (see below), a MSB of 1 is assumed and not represented. Thus, for normalized numbers, the value of the mantissa is 1.F. This provides an effective precision of 24 bits for the mantissa.
Normalized FLP number: A binary FLP number is said to be normalized if the value of the MSB of the mantissa is 1 . Normalization is important and useful because it provides maximum precision in the representation of the number. If we deal with normalized numbers only (as the HPC imple-

National Semiconductor
Application Note 486
Ashok Krishnamurthy

mentation does) then since the MSB of the mantissa is always 1, it need not be explicitly represented. This is as specified in the IEEE/ANSI standard.
Given the values of S, E and F, the value of the SP FLP number is obtained as follows.
If \(0<E<255\), then the FLP number is \((-1)\) \({ }^{\wedge} S^{*} 1 . F^{*}\) 2n' \(^{\prime}(E-127)\).
If \(E=0\), then the value of the FLP number is 0 .
If \(E=255\), then the FLP number is not a valid number (NAN).
The above format for binary SP FLP numbers provides for the representation of numbers in the range \(-3.4^{*} 10^{\wedge} 38\) to \(-1.75^{*} 10^{\wedge}-38,0\), and \(1.75^{*} 10^{\wedge}-38\) to \(3.4^{*} 10^{\wedge} 38\). The accuracy is between 7 and 8 decimal digits.

\section*{DIFFERENCES BETWEEN THE IMPLEMENTATION AND THE IEEE/ANSI STANDARD}

The IEEE/ANSI standard specifies a comprehensive list of operations and representations for FLP numbers. Since an implementation that fully conforms to this standard would lead to an excessive amount of overhead, a number of the features in the standard were dropped. This section describes the differences between the implemented package and the standard.
1. Omission of -0 . The IEEE/ANSI standard requires that both + and - zero be represented, and arithmetic carried out using both. The implementation does not represent -0 . Only +0 is represented and arithmetic is carried out with +0 only.
2. Omission of Infinity Arithmetic. The IEEE/ANSI standard provides for the representation of plus and minus Infinity, and requires that valid arithmetic operations be carried out on Infinity. The HPC implementation does not support this.
3. Omission of Quiet NaN. The IEEE/ANSI standard provides for both quiet and signalling NaNs. The HPC implementation provides for signalling NaNs only. A signalling NaN can be produced as the result of overflow during an arithmetic operation. If the NaN is passed as input to further floating point routines, then these routines will produce another NaN as output. The routines will also set the Invalid Operation flag, and call the user floating point error trap routine at address FPTRAP.
4. Omission of denormalized numbers. Denormalized numbers are FLP numbers with a biased exponent, E of zero and a non zero mantissa \(F\). Such denormalized numbers are useful in providing gradual underflow to zero. Denormalized numbers are not represented or used in the HPC implementation. Instead, if the result of a computation cannot be represented as a normalized number within the allowable exponent range, then an underflow is signaled, the result is set to zero, and the user floating point error trap routine at address FPTRAP is called.
5. Omission of the Inexact Result exception. The IEEE/ ANSI standard requires that an Inexact Result exception be signaled when the rounded result of an operation is not exact, or it overflows without an overflow trap. This feature is not provided in the HPC implementation.
6. Biased Rounding to Nearest. The IEEE/ANSI standard requires that rounding to nearest be provided as the default rounding mode. Further, the rounding is required to be unbiased. The HPC implementation provides biased rounding to nearest only. An example will help clarify this. Suppose the result of an operation is .b1b2b3XXX and needs to be rounded to 3 binary digits. Then if XXX is \(0 Y Y\), the round to nearest result is .b1b2b3. If \(X X X\) is 1 YY , with at least one of the Y 's being 1 , then the result is .b1b2b3 +0.001 . Finally if XXX is 100 , it is a tie situation. In such a case, the IEEE/ANSI standard requires that the rounded result be such that its LSB is 0 . The HPC implementation, on the other hand, will round the result in such a case to .b1b2b3 +0.001 .

\section*{DESCRIPTION OF ALGORITHMS}
1. General Considerations. The HPC implementation of the SP floating point package consists of a series of subroutines. The subroutines have been designed to be compatible with the CCHPC C Cross Compiler. They have, however, not been tested with the CCHPC Cross Compiler.
The Arithmetic subroutines that compute F1 op F2 (where op is,+- , * or /) expect that F1 and F2 are input in the IEEE format. Each of F1 and F2 consists of two 16-bit words organized as follows.
Fn-HI: S EXP 7 MS bits of \(F\)
Fn-LO: 16 LS bits of \(F\)
In the above, \(S\) is the sign of the mantissa, EXP is the biased exponent, and \(F\) is the mantissa.
On input it is assumed that \(\mathrm{F} 1-\mathrm{HI}\) is in register \(\mathrm{K}, \mathrm{F} 1-\mathrm{LO}\) is in the accumulator A , and \(\mathrm{F} 2-\mathrm{HI}\) and \(\mathrm{F} 2-\mathrm{LO}\) are on the stack just below the return address i.e., \(\mathrm{F} 2-\mathrm{HI}\) is at W(SP-4) and F2-LO is at W(SP-6). The result, C, is also returned in IEEE format with \(\mathrm{C}-\mathrm{HI}\) in register K and C -LO in the accumulator \(A\).
The two Format Conversion routines, ATOF and FTOA expect that on entry, register B contains the address of the start of the ASCII byte string representing the decimal FLP number. ATOF reads the byte string starting from this address. Note that the string must be terminated with a null byte. The binary floating point number is returned in registers \(K\) and A. FTOA, on the other hand, writes the decimal FLP string starting from the address in register B on entry. A terminating null byte is also output. Also, FTOA expects that the binary FLP number to be converted is in registers \(K\) and \(A\) on entry.
Most of the storage required by the subroutines is obtained from the stack. Two additional words of storage in the base page are also used. The first is W(0), and is referenced in the subroutines as W(TMP1). The second word of storage can be anywhere in the base page and is used to store the sticky flags used to signal floating point exceptions. This is referenced in the subroutines as W(FPERWD). Thus any user program that uses the floating point package needs to have the symbols TMP1 and FPERWD defined appropriately.
2. Exception Handling. The following types of exception can occur during the course of a computation.
(i) Invalid Operand. This exception occurs if one of the input operands is a NaN .
(ii) Exponent Overflow. This occurs if the result of a computation is such that its exponent has a biased value of 255 or more.
(iii) Exponent Underflow. This occurs if the result of a computation is such that its exponent is 0 or less.
(iv) Divide-by-zero. This exception occurs if the FDIV routine is called with F2 being zero.
The package signals exceptions in two ways. First a word at address FPERWD is maintained that records the history of these exception conditions. Bits 0-3 of this word are used for this purpose.
Bit 0-Set on Exponent Overflow.
Bit 1-Set on Exponent Underflow.
Bit 2-Set on Illegal Operand.
Bit 3-Set on Divide-by-zero.
These bits are never cleared by the floating point package, and can be examined by the user software to determine the exception conditions that occurred during the course of a computation. It is the responsibility of the user software to initialize this word before calling any of the floating point routines.
The second method that the package uses to signal exceptions is to call a user floating point exception handler subroutine whenever an exception occurs. The corresponding exception bit in FPERWD is set before calling the handler. The starting address of the handler should be defined by the symbol FPTRAP.
3. Unpacked Floating Point Format. The IEEE/ANSI standard floating point format described earlier is very cumbersome to deal with during computation. This is primarily because of the splitting of the mantissa between the two words. The subroutines in the package unpack the input FLP numbers into an internal representation, do the computations using this representation, and finally pack the result into the IEEE format before return to the calling program. The unpacking is done by the subroutine FUNPAK and the packing by the subroutine FPAK. The unpacked format consists of 3 words and is organized as follows.
\begin{tabular}{ll} 
Fn-EXP.Fn-SIGN 8 bits biased & \begin{tabular}{l} 
sign (extended to \\
exponent \\
8 bits)
\end{tabular} \\
Fn-HI & MS 16 bits of mantissa \\
(implicit 1 is present as MSB) \\
Fn-LO & \begin{tabular}{l} 
LS 8 bits of \\
mantissa
\end{tabular} \\
& Eight
\end{tabular}

Since all computations are carried out in this format, note that the result is actually known to 32 bits. This 32 -bit mantissa is rounded to 24 bits before being packed to the IEEE format.
4. Algorithm Description. All the arithmetic algorithms first check for the easy cases when either F1 or F2 is zero or a NaN . The result in these cases is immediately available. The description of the algorithms below is for those cases when neither F1 nor F2 is zero or a NaN. Also, in order to keep the algorithm description simple, the check for underflow/overflow at the various stages is not shown. The documentation in the program, the descriptions given below, and the theory as described in the references should allow these programs to be easily maintained:
(i) FADD.

The processing steps are as follows:
1. Compare F1-EXP and F2-EXP. Let the difference be D. Shift right the mantissa (Fn-HI.Fn-LO, \(n=1\) or 2) of the FLP number with the smaller exponent D times. Let the numbers after this step be F1-EXP.F1-SIGN, F1-HI, F1-LO and F2-EXP.F2-SIGN,

F2-HI and F2-LO. This step equalizes the two exponents.
2. Take the XOR of F1-SIGN and F2-SIGN. If this is 0 , then go to step 4, else go to step 3.
3. Do a true subtract of F2-LO from F1-LO. (A true subtract is when the SUBC instruction is preceded by a SET C instruction.) Then do a 1's complement subtract of \(\mathrm{F} 2-\mathrm{HI}\) from \(\mathrm{F} 1-\mathrm{HI}\). If the last subtract resulted in \(C=1\), then go to step 3.2, else go to step 3.1.
3.1. Get here means that \(F 2\) is larger than \(F 1\), and the computed result is negative. Take the 2's complement of the result to make it positive. Set the sign of the result to be the sign of F2. Go to step 3.3.
3.2. Get here means F1 is larger than F2, and the result of the mantissa subtract is positive. Set the sign of the result to be the sign of F1. Go to step 3.3.
3.3. The result after a subtract need not be normalized. Shift left the result mantissa until its MSB is 1 . Decrement the exponent of the result by 1 for each such left shift. Go to step 5.
4. Add F2-LO to F1-LO. Next add with any carry from the previous add, F2-HI to F1-HI. If this last add results in \(C=1\), then go to step 4.1, else go to step 5.
4.1. Rotate Right with carry C-HI. Next load C-LO in and rotate it right with carry. Increase the exponent of the result, C by 1 . Go to step 5.
5. Round the result. Go to step 6.
6. Pack the result and return.
(ii) FSUB.

The processing steps are as follows:
1. Copy F2 to the stack and change its sign. Go to step 2.
2. Call FADD.
3. Remove the copy of -F2 from the stack and return.
(iii) FMULT.

The processing steps are as follows.
1. Add F1-EXP and F2-EXP to get C1-EXP. Subtract from C1-EXP 127-decimal which is the IEEE bias, to get C-EXP. Go to step 2.
2. Take the XOR of F1-SIGN and F2-SIGN to get CSIGN. Go to step 3.
3. Compute F1-HI*F2-HI. Let the upper half of the product be \(\mathrm{C} 1-\mathrm{HI}\) and the lower half \(\mathrm{C} 1-\mathrm{LO}\). Go to step 4.
4. Compute F1-HI*F2-LO. Let the upper half of this product be \(\mathrm{C} 2-\mathrm{HI}\). Add \(\mathrm{C} 2-\mathrm{HI}\) to \(\mathrm{C} 1-\mathrm{LO}\) to give C11-LO. If this last add results in \(\mathrm{C}=1\), then increment \(\mathrm{C} 1-\mathrm{HI}\). Go to step 5.
5. Compute F1-LO*F2-HI. Let the upper half of this product be C3-HI. Add C3-HI to C11-LO to get C12-LO. If this last add results in \(C=1\), then increment C1-HI. Go to step 6.
6. Mantissa normalization. If the MSB of \(\mathrm{C} 1-\mathrm{HI}\) is 1 , then increment C-EXP, else shift left C1-HI.C12LO. Go to step 7.
7. Round C1-HI.C12-LO to get C-HI.C-LO. Go to step 8.
8. Pack C-EXP.C-SIGN, C-HI and C-LO and return as the answer.
(iv) FDIV.

The processing steps are as follows:
1. Compare \(\mathrm{F} 1-\mathrm{HI}\) and \(\mathrm{F} 2-\mathrm{HI}\). If \(\mathrm{F} 2-\mathrm{HI}\) is greater than F1-HI then go to Step 3, else go to step 2.
2. Shift right F1-HI.F1-LO. Increase F1-EXP by 1.
3. Subtract F2-EXP from F1-EXP. Add to the result 127-decimal to get C1-EXP. Go to step 4.
4. Take the XOR of F1-SIGN and F2-SIGN to get C-SIGN. Go to step 5.
5. Compute F1-HI*F2-LO. Let the result be M1-HI.M1-LO. Go to step 6.
6. Divide M1-HI.M1-LO by F2-HI. Let the quotient be M2-HI. Go to step 7.
7. Do a true subtract of M2-HI from F1-LO. Let the result be M3-LO. If \(C=1\) as a result of this subtract, then go to step 8, else decrement F1-HI and go to step 8.
8. Divide F1-HI.M3-LO by F2-HI. Let the quotient be \(\mathrm{C} 1-\mathrm{HI}\) and the remainder R1. Go to step 9.
9. Divide R1 .0000 by F2-HI. Let the quotient be C1LO. Go to step 10.
10. If the MSB of C1-HI is 1 then go to step 11, else shift left C1-HI.C1-LO, decrease C1-EXP by 1 and go to step 11.
11. Round C1-HI.C1-LO to get C-HI.C-LO. go to step 12.
12. Pack C1-EXP.C-SIGN, C-HI and C-LO and return as the result.
(v) ATOF.

The processing steps in this case are as follows.
1. Set M-SIGN, the mantissa sign to 0 .

Set M10-EXP, the implicit decimal exponent to 0 .
Set HI-INT to 0.
Set LO-INT to 0.
Go to step 2.
2. Get a character from the input string. Let the character be C .
If \(C\) is a ' + ', then go to the start of step 2.
If \(C\) is a ' - ', then set M-SIGN to \(F F\) and go to start of step 2.
If \(C\) is a \(\because\) ', then go to step 5 .
If \(C\) is none of the above, then go to step 3.
3. Subtract 30 from \(C\) to get its integer value. Let this be I. Check and see if (HI-INT.LO-INT)*10 +9 can fit in 32 bits. If it can, then go to step 3.1, else go to step 3.2.
3.1. Multiply HI-INT.LO-INT by 10 and add I to the product. Store this sum back in HI-INT.LO-INT. Go to step 4.
3.2. Increase M10-EXP by 1 and go to step 4.
4. Get a character from the input string. Let the character be C .
If \(C\) is a : \(\because\), then go to step 5 .
If \(C\) is a ' \(E\) ', then go to step 7.
If \(C\) is the space character, then go to the start of step 4.
If C is none of the above, then go to step 3.
5. Get a character from the input string. Let the character be C.
If \(C\) is a ' \(E\) ', then go to step 7 .
If \(C\) is the space character, then go to the start of step 5.
If \(C\) is none of the above, then go to step 6 .
6. Subtract 30 from \(C\) to get its integer value. Let this be I. Check and see if (HI-INT.LO-INT)*10 + 9 can fit in 32 bits. If it can, then go to step 6.1, else go to step 5.
6.1. Multiply HI-INT.LO-INT by 10 and add I to the product. Store this sum back in HI-INT.LO-INT. Decrement M10-EXP by 1 . Go to step 5.
7. Set SEXP, the exponent sign to be 0 . Go to step 8.
8. Get a character from the input string. Let the character be C.
If \(C\) is a ' + ', then go to start of step 8.
If C is a ' - ', then set SEXP to be FF and go to the start of step 8.
If \(C\) is none of the above, then go to step 9 .
9 Set M20-EXP, the explicit decimal exponent to 0 . Go to step 10.
10. Subtract 30 from \(C\) to get its integer value. Let this be I. Multiply M20-EXP by 10 and add I to the product. Store this sum back in M20-EXP. Go to step 11.
11. Get a character from the input string. Let this be C. If C is the null character, then go to step 12, else go to step 10.
12. Add M10-EXP and M20-EXP (with the proper sign as determined by SEXP) to get the 10 's exponent M-EXP. Save in M-EXP the magnitude of the sum and in SEXP the sign of the sum. Go to step 13.
13. Check and see if HI-INT.LO-INT is 0 . If it is, then set the resulting floating point number, C , to zero and return. If it is not then go to step 14.
14. Normalize HI-INT.LO-INT by left shifts such that the MSB is 1 . Let the number of left shifts needed to do this be L. Set B1-EXP to 32 -decimal - L. Go to step 15.
15. If SEXP is 0 , then set P-HI.P-LO to the binary representation of 0.625 , else set P-HI.P-LO to the binary representation of 0.8 . Go to step 16.
16. Multiply HI-INT.LO-INT by P-HI.P-LO M-EXP times. After each multiplication, normalize the partial product if needed by left shifting. Accumulate the number of left shifts needed in B2-EXP. Let the final product be C-HI.C-LO. Go to step 17.
17. Subtract B2-EXP from B1-EXP. Let the result be B-EXP. Go to step 18.
18. If SEXP is 0 , then multiply M-EXP by 4 , else multiply M-EXP by -3 . Let the result be B3-EXP. Go to step 19.
19. Add B-EXP and B3-EXP. Let the result be C1EXP. Add 126 to C1-EXP to restore the IEEE bias, getting C-EXP. Go to step 20.
20. Round C-HI.C-LO. Go to step 21.
21. Pack C-EXP.M-SIGN, C-HI and C-LO and return.
(vi) FTOA.

The processing steps are as follows.
1. Unpack the input FLP number. Let the unpacked number be represented by C-EXP.C-SIGN, C-HI and C-LO. Go to step 2.
2. Subtract 126 -decimal from C-EXP to remove the IEEE bias. Let the result be C1-EXP. Go to step 3.
3. Multiply C1-EXP by the binary representation of \(\log (2)\). Let the product be U-HI.U-LO. Go to step 4.
4. Subtract 8 from U-HI.U-LO. Let the magitude of the integer part of the result be V and its sign VSIGN. Go to step 5.
5. If VSIGN is 0 , then set P-HI.P-LO to the binary representation of 0.8 , else set P-HI.P-LO to the binary representation of 0.625 . Go to step 6 .
6. Multiply C-HI.C-LO by P-HI.P-LO V times. Normalize the partial product after each multiplication, if needed, by left shifting. Accumulate any left shifts needed in B1-EXP. Let the final product be HI-INT.LO-INT. Go to step 7.
7. Subtract B1-EXP from C1-EXP. Let the result be B2-EXP. Go to step 8.
8. If VSIGN is 0 , then multiply V by -3 , else multiply it by 4 . Let the result be B3-EXP. Go to step 9 .
9. Add B2-EXP and B3-EXP. Let the result be B4EXP. Go to step 10.
10. If B4-EXP is more than 32-decimal, then increase \(V\) and go to step 6, else go to step 11.
11. If B4-EXP is less than 28 -decimal, then decrease \(V\) and go to step 6, else go to step 12.
12. Subtract B4-EXP from 32. Let the result be B5EXP. Go to step 13.
13. Shift HI-INT.LO-INT right B5-EXP number of times. Go to step 14.
14. Add 16 -decimal to the address of the start of the decimal string. Output a null byte there. Go to step 15.
15. Divide \(V\) by 10 -decimal. Let the quotient be \(Q\) and the remainder R. Add 30 to \(R\) and output it to the decimal string. Next add 30 to \(Q\) and output it to the decimal string. Go to step 16.
16. If VSIGN is 0 , then output ' + ' to the output string, else output ' - ' to the output string. Go to step 17.
17. Output ' \(E\) ' to the output string. Output ' \(\because\) ' to the output string. Go to step 18.
18. Divide C-HI.C-LO by 10 -decimal 10 times. Let the remainder in each division be \(R\). Add 30 to each \(R\) and output it to the output string. Go to step 19.
19. If C-SIGN is 0 , then output the space character to the output string, else output ' - ' to the output string. Then return to the calling program.

\section*{REFERENCES}
1. ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, IEEE, Aug. 12, 1985.
2. J.T. Coonen, "An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic," IEEE Computer, Jan. 1980, pp. 68-79.
3. K. Hwang, Computer Arithmetic, John-Wiley and Sons, 1979.
4. M. M. Mano, Computer System Design, Prentice-Hall, 1980.

\section*{APPENDIX A}

\section*{A USER'S MANUAL FOR THE HPC FLOATING POINT PACKAGE}

The Single Precision Floating Point Package for the HPC implements the following functions.

\section*{ARITHMETIC FUNCTIONS}
1. FADD—Add two floating point numbers.
2. FSUB—Subtract two floating point numbers.
3. FMULT-Multiply two floating point numbers.
4. FDIV-Divide two floating point numbers.

\section*{FORMAT CONVERSION FUNCTIONS}
5. ATOF-Convert an ASCII string representing a decimal floating point number to a single precision floating point number.
6. FTOA-Convert a single precision floating point number to an ASCII string that represents the decimal floating point value of the number.
The entire package is in the form of a collection of subroutines and is contained in the following files.
1. FERR.MAC
2. FNACHK.MAC
3. FZCHK.MAC
4. FUNPAK.MAC
5. FPAK.MAC
6. FPTRAP.MAC
7. ROUND.MAC
8. BFMUL.MAC
9. ISIOK.MAC
10. MUL10.MAC
11. ATOF.MAC
12. FTOA.MAC
13. FADD.MAC
14. FMULT.MAC
15. FDIV.MAC

The first 7 files are general utility routines that are used by all the Arithmetic and Format Conversion subroutines. The next 3 files, BFMUL.MAC, ISIOK.MAC and MUL10.MAC are used only by the Format Conversion subroutines, ATOF and FTOA. Depending on the functions being used in the user program, only the necessary files need be included.

\section*{INTERFACE WITH USER PROGRAMS}
1. All the Arithmetic routines expect the input to be in the IEEE Single Precision format. This format requires 2 words for the storage of each floating point number. If the required arithmetic operation is FlopF2, where op is + , - , * or /, then the routines expect that F1 is available in registers K and A on entry, with the high half in K. Also, the two words of F2 are expected to be on the stack. If SP is the stack pointer on entry into one of the Arithmetic function subroutines, then the high word of F2 should be at W(SP-4) and the low word at W(SP-6). The result of the Arithmetic operation is returned in IEEE format in registers K and A , with the high word in K .
2. The Format Conversion subroutine ATOF expects that on entry, B contains the address of the ASCII string representing the decimal floating point number. This string must be of the form

\section*{Siiitii.ffffffesNND}
where
\(S\) is an optional sign for the mantissa. Thus \(S\) can be ' + ', '-' or not present at all.
iiiii is the optional integer part of the mantissa. If it is present, it can be of any length, must contain only the characters ' 0 ' through ' 9 ' and must not contain any embedded blanks.
. is the optional decimal point. It need not be present if the number has no fractional part.
ffffff is the optional fractional part of the mantissa. ffffff, if it is present must consist of a sequence of digits ' 0 ' through ' 9 '. It can be of any length. Note that either iiiii, the integer part or .fffff the fractional part must be present.
\(E\) is the required exponent start symbol.
\(s\) is the optional sign of the exponent. If it is present, it must be ' + ' or ' - '.

NN is the exponent and consists of at most two decimal digits. It is required to be present.
D is the null byte <00> and must be present to terminate the string.
The floating point number represented by the above string is returned by ATOF in IEEE format in registers K and \(A\).
3. The format conversion routine FTOA expects the floating point number input to be in registers \(K\) and \(A\) in the IEEE format. Register B is expected to contain the starting address of a 17 byte portion of memory where the output string will be stored.
4. Three global symbols need to be defined in the user program before assembling the user program and any included floating point package files. These symbols are:
(i) TMP1 which must be set to 0 . The package uses W(TMP1) for temporary storage.
(ii) FPERWD which must be set to an address in the base page. The package signals floating point exceptions using W(FPERWD). This is described below.
(iii) FPTRAP which must be set to the address of the start of a user floating point exception handler. Again this is described below.

\section*{FLOATING POINT EXCEPTS}

The package maintains a history of floating point exceptions in the 4 least significant bits of the word W(FPERWD). The value of the symbol FPERWD should be defined by the user program, and should be an address in the base page. This word should also be cleared by the user program before calling any floating point routine. The word is never cleared by the floating point package, and the user program can examine this word to determine the type of exceptions that may have occurred during the course of a computation.

The following 4 types of error can occur in the course of a floating point computation.
1. Invalid Operand. This happens if one of the input numbers for an Arithmetic routine or the input for FTOA is not a valid floating point number. An invalid floating point number (or NaN ) can be created either by an overflow in a previous computation step, or if the ASCII decimal floating point number input to ATOF is too large to be represented in the IEEE format. The result, if one of the inputs is a NaN is always set to a NaN .
2. Overflow. This happens if the result of a computation is too large to be represented within the exponent range available. Overflow can occur in any of the arithmetic routines or ATOF. On overflow, the result is set to a representation called NaN . An NaN is considered an illegal operand in all successive steps.
3. Underflow. This occurs if the result of a computation is too small to be represented with the precision and expo-
nent range available. On underflow, the result is set to zero.
4. Divide-by-zero. This error occurs if F2 is zero when computing F1/F2. The result is set to an NaN .
Each of the above errors results in a bit being set in W(FPERWD). This is done as follows:

\section*{Bit 0-Set on Overflow.}

Bit 1-Set on Underflow.
Bit 2-Set on Illegal Operand.
Bit 3-Set on Divide-by-zero.
One further action is taken when a floating point exception occurs. After the result has been set to the appropriate value, and the corresponding bit in W(FPERWD) set, the package does a subroutine call to address FPTRAP. The user can provide any exception handler at this address. The file FPTRAP.MAC contains the simplest possible user exception handler. It does nothing, but merely returns back to the calling program.
```

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FLP
l
2 LISTER:
3 0071
FOOO
5 0002
6 0000

```

NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86 FLP
THE FLP ROUTINES
7
```

HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FLP

```

PAGE: 1
```

.TITLE FLP
.LIST 071
. = 0F000
FPERWD =W(2)
TMP1 =W(0)

```
    PAGE: 2
.FORM 'THE FLP ROUTINES'

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontrolter Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 3
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FLP
FERR.MAC
8
9
l
2
3 F000 820802F
F000 820802FA
F004 00
6 F005 B17F80
F008 3093
8 FOOR 3FCC
FOOC 3FCE
FOOE 3C
11
12
13 FOOF 820402FA
F013 00
F014 B17F80
F017 3084
F019 3FCC
F01B 3FCE
F01D 3C
20
2 1
22 FOlE 820202FA
23 F022 00
24 F023 ACC8CA
25 F026 3075
F028 3FC4
F02A 3FCC
F02C 3FCE
F02E 3C
30
31
32 F02F 820102FA
33 F033 00
F034 B17F80
F037 3064
F039 3FC4
F03B 3FCC
FO3D 3FCE
F03F 3C
4 0
4 1
.FORM 'FERR.MAC'
.INCLD FERR.MAC
; EXCEPTION HANDLING.
; DIVIDE BY ZERO.
DIVBYO:
OR FPERWD, 08 ; SET THE DIVIDE BY O BIT.
CLR A
LD K, 07F80
JSR FPTRAP
POP B
POP X
RET
; ILLEGAL OPERAND - ONE OF Fl OR F2 IS A NAN.
FNAN:
OR FPERWD, 04 ; SET THE ILLEGAL OPERAND BIT.
CLR A
LD K, 07F8O ; RETURN NAN IN K AND A.
JSR FPTRAP ; GO TO USER TRAP ROUTINE.
POP B
POP X
RET
; EXPONENT UNDERFLOW.
UNDFL:
OR FPERWD, 02 ; SET THE EXPONENT UNDERFLOW BIT.
CLR A
ID K, A
JSR FPTRAP
POP SP
POP B
POP X
RET
; EXPONENT OVERFLOW.
OVRFL:
OR FPERWD, O1 ; SET THE EXPONENT OVERFLOW BIT.
CLR A
LD K, 07F80
JSR FPTRAP
POP SP
POP B
POP X
RET
;
.END

```

```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 5
PAGE: 5
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FNACHK
FZCHK.MAC

| 12 | . FORM 'FZCHK.MAC' |
| :---: | :---: |
| 13 | . INCLD FZCHK.MAC |
| 1 | . TITLE FZCHK |
| 2 | . LOCAL |
| 3 | ; |
| 4 | ; SUBROUTINE THAT CHECKS If A SP FLOATING POINT NUMBER STORED |
| 5 | ; In the leee format in regs K and a is zero. |
| 6 | , |
| 7 | ; RETURNS 0 IN C If the number is not zero. |
| 8 | ; RETURNS 1 IN $C$ If THE NUMBER IS ZERO. |
| 9 | ; SAves Regs. $\mathrm{K}, \mathrm{A}, \mathrm{X}, \mathrm{AND} \mathrm{B}$ BUT DESTROYS C . |
| 10 | ; |
| 11 | FZCHK: |
| 12 F 051 AECA | X A, K |
| 13 F053 E7 | SHL A |
| 14 F054 9DFF | IFGT A,OFF |
| 15 F056 45 | JP \$ANOTO |
| 16 F057 D7 | RRC A |
| 17 F058 02 | SET C |
| 18 F059 AECA | X A, K |
| 19 F05B 3C | RET |
| 20 | \$ANOTO: |
| 21 F05C D7 | RRC A |
| 22 F05D 03 | RESET C |
| 23 FO5E AECA | X A, K |
| 24 F080 3C | RET |
| 25 | ; |
| 26 | . END |

```

```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 7
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FUNPAK
FPAK.MAC

| 16 | . FORM 'FPAK.MAC' |
| :---: | :---: |
| 17 | .INCLD FPAK.MAC |
| 1 | . TITLE FPAK |
| 2 | . IOCAL |
| 3 | ; |
| 4 | ; SUBROUTINE TO PACK A SP FLOATING POINT NUMBER STORED IN THE |
| 5 | ; 3 WORD FEXP-FSIGN/FHI/FLO FORMAT INTO THE IEEE FORMAT IN REGS. |
| 6 | ; K AND A. |
| 7 | ; |
| 8 | ; ON ENTRY TO THE SUBROUTINE, X POINTS TO FLO. ON EXIT, X POINTS |
| 9 | ; TO THE WORD AFTER FSIGN. |
| 10 | ; |
| 11 | ; REGS. K, A AND B ARE DESTROYED. |
| 12 | ; |
| 13 | FPAK: |
| 14 F07C D1 | $X \mathrm{~A}, \mathrm{M}(\mathrm{X}+$ ) ; GET RID OF ZERO LOW BYTE OF FLO. |
| 15 F07D D1 | $X A, M(X+)$; GET HIGH BYTE OF FLO. |
| 16 F07E ABCA | ST A, K ; STORE IT IN K. |
| 17 F080 D1 | $X \mathrm{~A}, \mathrm{M}(\mathrm{X}+) \quad$; GET LOW BYTE OF FHI. |
| 18 F081 3B | SWAP A |
| 19 F082 3B | SWAP A |
| $20 \mathrm{F083}$ B9FF00 | AND A, OFFOO ; SHIFT LEFT 8 TIMES. |
| 21 F086 A0C8CAFA | OR K, A ; LOW WORD OF RESULT IS NOW IN K. |
| 22 | ; |
| 23 F08A D1 | $X A, M(X+)$; GET HIGH BYTE OF FHI. |
| 24 F08B 96C81F | RESET A.7 ; ZERO IMPLIED MSB 1 IN MANT. |
| 25 F08E ABCC | ST A,B ; SAVE IN REG. B. |
| 26 F090 D4 | $L D A, M(X)$; GET SIGN BYTE FROM ASIGN. |
| 27 F091 C7 | SHR A ; MOVE 1 SIGN BIT INTO CARRY. |
| 28 F092 FO | LD A, W ( $\mathrm{X}+$ ) ; GET FEXP-FSIGN. |
| 29 F093 B9FF00 | AND A, OFFOO ; ZERO SIGN. |
| 30 F096 D7 | RRC A ; MOVE RIGHT 1 BIT. SIGN BIT FROM C |
| 31 | ; ENTERS INTO THE MSB. |
| 32 F097 96CCFA | OR A, B ; GET MANT BITS IN FROM B. |
| 33 F09A AECA | X A, K ; SWAP A AND K |
| 34 F09C 3C | RET |
| 35 | ; |
| 36 | . END |

```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 8
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FPAK
FPTRAP.MAC
\begin{tabular}{|c|c|c|}
\hline 18 & & . FORM 'FPTRAP.MAC' \\
\hline 19 & & .INCLD FPTRAP.MAC \\
\hline 1 & & .TITLE FPTRAP \\
\hline 2 & ; USER SUPPLIED & FP TRAP ROUTINE. \\
\hline 3 & FPTRAP: & \\
\hline 4 FO9D 3C & RET & \\
\hline 5 & ; & \\
\hline 6 & & .END \\
\hline
\end{tabular}
PAGE: 9
ROUND.MAC
\begin{tabular}{|c|c|}
\hline 20 & .FORM 'ROUND.MAC' \\
\hline 21 & . INCLD ROUND.MAC \\
\hline 1 & .TITLE SROUND \\
\hline 2 & . LOCAL \\
\hline 3 & ; \\
\hline 4 & ; THIS SUBROUTINE IS USED TO ROUND THE 32 bIT MANTISSA OBTAINED \\
\hline 5 & ; IN THE FLOATING POINT CALCULATIONS TO 24 BITS. \\
\hline 6 & ; \\
\hline 7 & ; THE UNPACKED FLOATING POINT NUMBER SHOULD BE STORED IN \\
\hline 8 & ; CONSECUTIVE WORDS OF MEMORY. ON ENTRY, X SHOULD CONTAIN \\
\hline 9 & ; THE ADDRESS OF C-HI. C-EXP.C-SIGN IS AT W(X+2) AND \\
\hline 10 & ; C-LO IS AT W(X-2). \\
\hline 11 & ; \\
\hline 12 & ; ON EXIT X HAS THE ADDRESS OF C-EXP.C-SIGN. \\
\hline 13 & SROUND: \\
\hline 14 F09E F2 & LD A, W(X-) ; REMEMBER X POINTS TO C-HI. \\
\hline 15 F09F F4 & LDA, W(X) ; LOAD C-LO. \\
\hline 16 FOAO 96C817 & IF A.7 ; IF BIT 25 OF MANTISSA IS 1, \\
\hline 17 FOA3 43 & JP §RNDUP ; THEN NEED TO INCREASE MANTISSA. \\
\hline 18 FOA4 F0 & LD A, W(X+) \\
\hline 19 FOA5 FO & LD A, W(X+) ; X NOW POINTS TO C-EXP.C-SIGN. \\
\hline 20 FOA6 5F & JP \$EXIT ; DONE, SO GET OUT. \\
\hline 21 & ; INCREASE MANTISSA. \\
\hline 22 & \$RNDUP: \\
\hline 23 FOA7 B80100 & ADD A, 0100 \\
\hline 24 FOAA Fl & \(X \mathrm{~A}, \mathrm{~W}(\mathrm{X}+)\); INCREASE LOW BYTE BY 1. \\
\hline 25 FOAB 07 & IF C ; IF THERE IS A CARRY, \\
\hline 26 FOAC 42 & JP \$HIUP ; THEN NEED TO INCREASE C-HI. \\
\hline 27 FOAD FO & LD A, W(X+) ; X NOW POINTS TO C-EXP.C-SIGN. \\
\hline 28 FOAE 57 & JP \$EXIT ; DONE, SO GET OUT. \\
\hline 29 & ; MANTISSA INCREASE PROPAGATING TO HIGH WORD. \\
\hline 30 & \$HIUP: \\
\hline 31 FOAF F4 & LD A, W(X) \\
\hline 32 FOBO B8 & . BYTE OB8,00,01 ; DO ADD A, 01 BUT WITH WORD CARRY!! \\
\hline FOB1 00 & \\
\hline FOB2 01 & \\
\hline 33 FOB3 07 & IF C ; IF THERE IS A CARRY, \\
\hline 34 FOB4 42 & JP \$EXIN2 ; THEN NEED TO INCREASE EXPONENT. \\
\hline 35 FOB5 Fl & X A, W(X+) \\
\hline 36 FOB6 4F & JP §EXIT ; GET OUT. \\
\hline 37 & ; ROUND UP LEADS TO EXPONENT INCREASE. \\
\hline 38 & \$EXIN2: \\
\hline 39 FOB7 D7 & RRC A ; CARRY->MSB, LSB-> CARRY. \\
\hline 40 FOB8 F3 & X A, W( X - ) \\
\hline 41 FOB9 F4 & LD A,W(X) ; LOW WORD IS NOW IN A. \\
\hline 42 FOBA D7 & RRC A \\
\hline 43 FOBB F1 & \(\mathrm{XA}, \mathrm{W}(\mathrm{X}+\) ) \\
\hline 44 FOBC FO & LD A, W(X+) ; X NOW POINTS TO C-EXP.CSIGN. \\
\hline 45 FOBD F4 & LD A, W(X) \\
\hline 46 FOBE B80100 & ADD A, 0100 \\
\hline 47 FOCl 07 & IF C \\
\hline
\end{tabular}
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
1 0
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
SROUND
ROUND.MAC

| 48 FOC2 BAFFOO |  | OR A, OFFOO |  |
| :--- | :--- | :--- | :--- |
| 49 FOC5 F6 |  | ST A, W (X) |  |
| 50 | ; MAKE IT A NAN. |  |  |
| 51 | \$EXIT: |  |  |
| 52 FOC6 3C |  | RET |  |
| 53 | ; |  |  |
| 54 |  | .END |  |

```
\begin{tabular}{|c|c|}
\hline 22 & .FORM 'BFMUL.MAC' \\
\hline 23 & . INCLD BFMUL.MAC \\
\hline 1 & .TITLE BFMUL \\
\hline 2 & ; \\
\hline 3 & ; THIS SUBROUTINE IS USED TO MULTIPLY TWO 32 bit fixed point fractions. \\
\hline 4 & ; the assumed binary point is to the immediate left of the msb. \\
\hline 5 & \\
\hline 6 & ; THE FIRST FRACTION IS STORED IN REGS K AND A, WITH THE MORE \\
\hline 7 & ; SIGNIFICANT WORD BEING IN K. \\
\hline 8 & ; \\
\hline 9 & ; the SECOND FRACTION IS STORED ON THE STACK. THE MORE SIGNIFICANT \\
\hline 10 & ; WORD IS AT W(SP-4) AND THE LOWER SIGNIFICANT WORD \\
\hline 11 & ; IS IN THE WORD BELOW IT. \\
\hline 12 & ; \\
\hline 13 & ; the 32 bit PRODUCT IS LEFT IN REGS. K AND A, WITH THE MORE \\
\hline 14 & ; SIGNIFICANT WORD BEING IN K. \\
\hline 15 & , \\
\hline 16 & ; IMPORTANT NOTE : THE FRACTIONS ARE ASSUMED TO BE UNSIGNED. \\
\hline 17 & ; \({ }^{\text {a }}\) ( \({ }^{\text {a }}\) \\
\hline 18 & ; REGS. B AND X ARE UNCHANGED. \\
\hline 19 & ; \\
\hline 20 & BFMUL: \\
\hline 21 F0C7 AFCE & PUSH X ; SAVE X. \\
\hline 22 FOC9 AFC8 & PUSH A ; SAVE Fl-L0 \\
\hline 23 FOCB AFCA & PUSH K ; SAVE Fl-HI. \\
\hline 24 FOCD ABCA & LD A, K ; MOVE Fl-HI TO A. \\
\hline 25 FOCF A6FFF6C4FE & MULT A, W(SP-OA) ; MULTIPLY Fl-HI BY F2-HI. \\
\hline 26 FOD4 3FCA & POP K ; GET FI-HI. \\
\hline 27 FOD6 AFCE & PUSH X ; SAVE PR-HI. \\
\hline 28 FOD8 AFC8 & PUSH A ; SAVE PR-LO. \\
\hline 29 FODA A8CA & LD A, K ; MOVE Fl-HI TO A. \\
\hline 30 FODC A6FFF2C4FE & MULT A, W(SP-OE) ; MULTIPLY F1-HI BY F2-LO. \\
\hline 31 FOE1 3FC8 & POP A ; GET PR-LO SAVED. NOTE THAT THE \\
\hline 32 & ; LO WORD OF THIS PRODUCT IS DISCARDED. \\
\hline 33 FOE3 3FCA & POP K ; GET PR-HI SAVED. \\
\hline 34 FOE5 96CEF8 & ADD A, X ; ADD TO PR-LO THE HI WORD OF THIS PRODUCT. \\
\hline 35 FOE8 07 & IF C ; ON CARRY, \\
\hline 36 FOE9 A9CA & INC K ; PROPAGATE THRU TO PR-HI. \\
\hline 37 FOEB 3FCE & POP X ; GET FI-LO. \\
\hline 38 FOED AFCA & PUSH K ; SAVE PR-HI. \\
\hline 39 FOEF AFC8 & PUSH A ; SAVE PR-LO. \\
\hline 40 FOFl A8CE & LD A, X ; MOVE Fl-LO TO A. \\
\hline 41 FOF3 A6FFF6C4FE & MULT A, W(SP-OA) ; MULTIPLY BY F2-HI. \\
\hline 42 FOF8 3FC8 & POP A ; GET PR-LO SAVED. \\
\hline 43 FOFA 3FCA & POP K ; GET PR-HI SAVED. \\
\hline 44 FOFC 96CEF8 & ADD A, X ; ADD TO PR-LO THE HI-WORD OF THIS PRODUCT. \\
\hline 45 FOFF 07 & IF C \\
\hline 46 F100 A9CA & INC K ; PROPAGATE ANY CARRY TO PR-HI. \\
\hline 47 F102 3FCE & POP X ; RESTORE X. \\
\hline 48 F104 3C & RET \\
\hline 49 & ; \\
\hline
\end{tabular}
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
1 2
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
BFMUL
BFMUL.MAC
5 0
NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
1 3
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
BFMUL
ISIOK.MAC

```
```

24

```
24
25
25
l
l
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11 Fl05 02
11 Fl05 02
2 F106 861999CAFC
2 F106 861999CAFC
F10B }4
F10B }4
FFlOC 861999CAFD
FFlOC 861999CAFD
Flll 03
Flll 03
F112 3C
F112 3C
F113 BD9998
F113 BD9998
F116 03
F116 03
F117 3C
F117 3C
20
20
21 ; .END
```

21 ; .END

```

\begin{tabular}{|c|c|}
\hline 29 & . FORM 'ATOF.MAC' \\
\hline 30 & . INCLD ATOF.MAC \\
\hline 1 & - TITLE ATOF \\
\hline 2 & . LOCAL \\
\hline 3 & ; \\
\hline 4 & ; THIS SUBROUTINE CONVERTS A DECIMAL FLOATING POINT STRING TO \\
\hline 5 & ; an ieee format single precision floating point number. the \\
\hline 6 & ; INPUT DECIMAL STRING IS ASSUMED TO BE OF THE FORM \\
\hline 7 & SMKMAMMMM. FFFFFEDNN \\
\hline 8 & ; WhERE S IS THE SIGN OF THE DECIMAL MANTISSA, \\
\hline 9 & M...M IS THE INTEGER PART OF THE MANTISSA, \\
\hline 10 & F...f IS The fractional part of the mantissa, \\
\hline 11 & ; D IS THE SIGN OF THE DECIMAL EXPONENT, \\
\hline 12 & ; AND NNN IS THE DECIMAL EXPONENT. \\
\hline 13 & ; \\
\hline 14 & ; ON ENTRY, B SHOULD POINT TO THE ADDRESS OF THE ASCII \\
\hline 15 & ; STRING HOLDING THE DECIMAL FLOATING POINT NUMBER. THIS STRING \\
\hline 16 & ; MUST BE TERMINATED BY A NULL BYTE. \\
\hline 17 & \\
\hline 18 & ; THE BINARY FLOATING POINT NUMBER IS RETURNED IN \\
\hline 19 & ; REGS. K AND A. \\
\hline 20 & ; \\
\hline 21 & ; REGS. B AND X ARE LEFT UNCHANGED. \\
\hline 22 & ; \\
\hline 23 & ; \\
\hline 24 & ; \\
\hline 25 & ; \\
\hline 26 & ; \\
\hline 27 & ATOF: \\
\hline 28 Fl3A AFCE & PUSH X \\
\hline 29 Fl3C AFCC & PUSH B \\
\hline \(30 \mathrm{Fl3E} 00\) & CLR A ; ZERO A. \\
\hline 31 F13F AFC8 & PUSH A ; STORAGE FOR MANTISSA SIGN. \\
\hline 32 F141 AFC8 & PUSH A ; STORAGE FOR IMPLICIT 10'S EXPONENT. \\
\hline 33 F143 AFC8 & PUSH A ; STORAGE FOR HI-INT. \\
\hline 34 F145 AFC8 & PUSH A ; STORAGE FOR LO-INT. \\
\hline 35 & ; \\
\hline 36 & ; DECIMAL STRING MUST START WITH A '+', '-', '.' OR A DIGIT. \\
\hline 37 & ; RESULTS ARE UNPREDICTABLE IF IT DOES NOT. \\
\hline 38 & ; THE ' + ' MEANS THAT THE MANTISSA IS POSITIVE. It CAN BE OMITTED. \\
\hline 39 & ; THE '-' MEANS that the mantissa is negative. \\
\hline 40 & ; the '.' MEANS that the mantissa has no Integer part. \\
\hline 41 & ; \\
\hline 42 & \$LOOP1: \\
\hline 43 F147 C0 & LDS \(A, M(B+)\) \\
\hline 44 F148 40 & NOP ; GET THE CHARACTER. \\
\hline 45 F149 9C2B & IFEQ A, '+' ; IF IT IS A '+', \\
\hline 46 F14B 64 & JP \$LOOPI ; DO NOTHING, BUT GET 1 MORE. \\
\hline 47 F14C 9C2D & IFEQ A, '-' ; IF IT IS A '-', \\
\hline 48 F14E 45 & JP \$MSIGN ; GO AND Change the mantissa sign. \\
\hline 49 F14F 9C2E & IFEQ A, '.' ; IF IT IS A '.', \\
\hline
\end{tabular}
; THIS SUBROUTINE CONVERTS A DECIMAL FLOATING POINT STRING TO
an IEEE FORMAT SINGLE PRECISION FLOATING POINT NUMBER. THE
INPUT DECIMAL STRING IS ASSUMED TO BE OF THE FORM
                    SMMMMMMM. FFFFFEDNN
WHERE S IS THE SIGN OF THE DECIMAL MANTISSA,
                        M...M IS THE INTEGER PART OF THE MANTISSA,
        F...F IS THE FRACTIONAL PART OF THE MANTISSA,
        D IS THE SIGN OF THE DECIMAL EXPONENT,
    AND NNN IS THE DECIMAL EXPONENT.
        ON ENTRY, B SHOULD POINT TO THE ADDRESS OF THE ASCII
        STRING HOLDING THE DECIMAL FLOATING POINT NUMBER. THIS STRING
        MUST BE TERMINATED BY A NULL BXTE.
        THE BINARY FLOATING POINT NUMBER IS RETURNED IN
    REGS. K AND A.
        PUSH X
        CLR A ; ZERO A.
        PUSH A ; STORAGE FOR MANTISSA SIGN.
        PUSH A ; STORAGE FOR IMPLICIT 10'S EXPONENT.
        PUSH A ; STORAGE FOR HI-INT.
        PUSH A ; STORAGE FOR LO-INT.
    DECIMAL STRING MUST START WITH A '+', '-', '.' OR A DIGIT.
    ; RESULTS ARE UNPREDICTABLE IF IT DOES NOT.
    THE '+' MEANS THAT THE MANTISSA IS POSITIVE. IT CAN BE OMITTED.
    THE '-' MEANS THAT THE MANTISSA IS NEGATIVE.
    ; THE '.' MEANS THAT THE MANTISSA HAS NO INTEGER PART.
    ;
\$LOOP1:
        LDS A, \(M(B+)\)
        NOP ; GET THE CHARACTER.
        JP \$LOOPI ; DO NOTHING, BUT GET 1 MORE.
        IFEQ A, '-' ; IF IT IS A '-',
        JP SMSIGN ; GO AND CHANGE THE MANTISSA SIGN.
        IFEQ \(A\), '.' ; IF IT IS A '.',

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 16 HPC CROSS ASSEMBLER,REV:C, 30 JUL 86 ATOF
ATOF.MAC
\begin{tabular}{|c|c|c|c|}
\hline 50 & F151 9438 & JMP \$FRCOL & ; GO AND COLLECT THE FRACTION PART. \\
\hline 51 & & & ; GET HERE MEANS IT IS A DIGIT. \\
\hline 52 & F153 48 & JP \$INCOL & ; SO GO AND COLLECT THE INTEGER PART. \\
\hline 53 & & \$MSIGN: & \\
\hline 54 & F154 90FF & LD A, OFF & \\
\hline 55 & F156 A6FFF8C4AB & ST A, W(SP-08) & ; CHANGE MANTISSA SIGN TO NEG. \\
\hline 56 & F15B 74 & JP \$L00Pl & ; GO BACK FOR SOME MORE. \\
\hline 57 & & ; & \\
\hline 58 & & \$INCOL: & \\
\hline 59 & & ; GET HERE MEANS COLLECT & ING INTEGER PART OF MANTISSA. \\
\hline 60 & & ; & \\
\hline 61 & F15C 02 & SET C & \\
\hline 62 & F15D 8230C8EB & SUBC A, '0' & ; CONVERT DIGIT FROM ASCII TO INTEGER. \\
\hline 63 & F161 ACC8CE & LD \(\mathrm{X}, \mathrm{A}\) & ; MOVE INTEGER TO X. \\
\hline 64 & Fl64 3FCA & POP K & ; GET HI-INT COLLECTED SO FAR. \\
\hline 65 & F166 3FC8 & POP A & ; GET LO-INT COLIECTED SO FAR. \\
\hline 66 & F168 3463 & JSR ISIOK & ; CHECK IF THE DIGIT CAN BE ACCUMULATED. \\
\hline 67 & Fl6A 07 & IF C & ; LOOK AT C. \\
\hline 68 & F16B 4B & JP \$ACCM & ; YES, IT CAN BE SO GO DO IT. \\
\hline 69 & & & ; GET HERE MEANS CAN ACCUMULATE ANY MORE. \\
\hline 70 & & & ; SO INCREASE THE IMPLICIT 10's EXPONENT. \\
\hline 71 & Fl6C 3FCE & POP X & ; GET IMPLICIT 10'S EXPONENT COLLECTED \\
\hline 72 & F16E A9CE & INC X & ; SO FAR AND INCREMENT IT. \\
\hline 73 & Fl70 AFCE & PUSH X & ; SAVE IT BACK. \\
\hline 74 & F172 AFC8 & PUSH A & ; SAVE LO-INT. \\
\hline 75 & F174 AFCA & PUSH K & ; SAVE HI-INT. \\
\hline 76 & F176 46 & JP \$ISNXT & \\
\hline 77 & & , & \\
\hline 78 & & \$ACCM : & \\
\hline 79 & & ; GET HERE MEANS THE PRE & SENT DIGIT CAN BE ACCUMULATED. \\
\hline 80 & F177 345F & JSR MULIO & ; MULTIPLY BY 10 AND ADD DIGIT. \\
\hline 81 & F179 AFC8 & PUSH A & ; SAVE LO-INT. \\
\hline 82 & Fl7B AFCA & PUSH K & ; SAVE HI-INT. \\
\hline 83 & & \$ISNXT: & \\
\hline 84 & & ; PROCESS THE NEXT CHARA & CTER. \\
\hline 85 & F17D C0 & LDS \(A, M(B+)\) & \\
\hline 86 & F17E 40 & NOP & \\
\hline 87 & Fl7F 9C2E & IFEQ \(A\), '.' & ; IF IT IS A '.' \\
\hline 88 & F181 49 & JP \$FRCOL & ; GO COLLECT FRACTION PART. \\
\hline 89 & F182 9645 & IFEQ A, 'E' & ; IF IT IS 'E', \\
\hline 90 & F184 9434 & JMP \$EXCOL & ; GO COLLECT EXPONENT PART. \\
\hline 91 & F186 9C20 & IFEQ A, ' ' & ; IF IT IS A SPACE, \\
\hline 92 & F188 6B & JP \$ISNXT & ; GO GET SOME MORE. \\
\hline 93 & & & ; GET HERE MEANS IT IS A DIGIT. \\
\hline 94 & F189 952D & JMP \$INCOL & \\
\hline 95 & & ; & \\
\hline 96 & & \$FRCOL: & \\
\hline 97 & & ; GET HERE MEANS COLLECT & THE FRACTIONAL PART OF THE MANTISSA. \\
\hline 98 & & ; & \\
\hline 99 & F18B C0 & LDS A, M(B+) & \\
\hline 100 & F18C 40 & NOP & \\
\hline
\end{tabular}
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 17
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ATOF
ATOF.MAC
101 F18D 9C45
102 Fl8F 9429
103 F191 9C20
104 F193 68
105
106 F194 D2
107 F195 8230C8EB
108 F199 ACC8CE
109 Fl9C 3FCA
110 Fl9E EFC8
111 FlAO 349B
112 F1A2 }0
113 F1A3 45
114
115 F1A4 AFC8
116 FlA6 AFCA
117 F1A8 7D
118
119
120
121 FlA9 3491
122 FlAB 3FCE
123 FlAD 86FFFFCEF8
124 FlB2 AFCE
125 FlB4 AFC8
126 FlB6 AFCA
127 FlB8 952D
128
128
130 - GET
131 ; COLLECTED FROM THE STRING.
132 FIBA 03
133
134 F1BB C0
135 F1BC 40
136 F1BD 9C2B
137 F1BF 64
138 F1CO 9C2D
139 F1C2 }4
140 FlC3 9C20
141 F1C5 6A
142
143 FlC6 42
144
145 F1C7 02
146 F1C8 6D
147
148
149 - ACCUM
150 FlC9 9100
LD K, O
IF C

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
18
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ATOF
ATOF.MAC
152 FlCC 91FF
153 FICE AFCA
154 F1DO }930
155 F1D2 AFCE
156
157 FlD4 02
158 FlD5 8230C8EB
159 F1D9 ACC8CE
160 FIDC 3FC8
161 FlDE AOC8CEF8
162 F1E2 A0C8CEF8
163 FlE6 E7
164 F1E7 E7
165 F1E8 E7
166 FIE9 96CEF8
167 F1EC AFC8
168 FIEE C0
169 FlEF 40
170 FLFO 9C00
171 FIF2 }4
172
173
174 F1F3 7F
175
176
177
178
179 F1F4 3FC8
180 F1F6 3FCA
181 F1F8 8200CAFC
182 F1FC }4
183 F1FD O1
184 FlFE 04
185
186 FIFF AGFFFAC4F8
187 F204 BD7FFF
188 F207 43
189 F208 9300
190 F2OA }4
191
192 F20B 93FF
193 F2OD O1
194 FROE O4
195
196 F20F ACC8CC
197 F212 3FC8
198 F214 3FCA
199 F216 AFCE
200 F218 AFCC
201
201 ;
\$NEG10
ID, X, OFF ; LOAD NEG. SIGN IN X.
COMP A
INC A ; MAKE IT POSITIVE.
\$ESAvE:
LD B,A ; SAVE 10'S EXPONENT IN A.
POP A ; GET HI-INT.
POP K ; GET LO-INT.
PUSH X ; SAVE SIGN OF 10'S EXPONENT.
PUSH B ; AND ITS VALUE.
; NOW CONVERT HI-INT.LO-INT TO A NORMALIZED FLOATING POINT

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
1 9
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
ATOF
ATOF.MAC

```

203
204
205 F21A 9000
206 F21C 58
207 F21D 8200CAFD
208 F221 4E
209
210 F222 00
211 F223 ACC8CA
212 F226 02
213 F227 8208C4EB
214 F22B 3FCC
215 F22D 3FCE
216 F22F 3C
217
218
219
220 F230 AECA
221 F232 9210
222 F234 42
223
224
225
226 F235 9220
227
228 F237 E7
229 F238 07
230 F239 4D
231 F23A AECA
232 F23C E7
233 F23D 07
234 F23E 96CA08
235 F241 AECA
236 F243 AACC
237 F245 40
238 F246 6F
239
240 F247 D7
241 F248 AB00
242 F24A 3FCE
243 F24C 3FC8
244 F24E AE00
245 F250 AFCC
246 F252 AFCE
247 F254 AECA
248 F256 960010
249 F259 58
250
251
252
253
```

IFGT K, O ; IF HI-INT IS 0, BUT NOT LO-INT,
JP \$NORMI ; NEED TO SHIFT ONLY K.
; GET HERE MEANS MANTISSA IS O.

```
; NUMBER. THE BINARY EXPONENT IS COLLECTED IN B. ;

IFGT A, 0 ; IF HI-INT IS NOT 0 , JP \$NORM2 ; NEED TO SHIFT K AND A.

CLR A
LD K, A
SET C
SUB SP, 08 ; ADJUST SP. DONE!!!
POP B
POP X
RET

\section*{;}
\$NORMI:
; HI-INT IS O, SO WORK WITH LO-INT ONLY.
X A, K
ID B, 010 ; LOAD 16 INTO EXPONENT COUNTER.
JP \$NRLUP
;
\$NORM2:
; HI-INT IS NOT O, SO NEED TO HANDLE BOTH.
LD B, 020 ; LOAD 32 INTO LOOP COUNTER.
\$NRLUP:
SHL A
IF C ; DID A 1 COME OUT ?
JP \$NRDUN ; YES IT IS NORMALIZED NOW.
X A, K
SHL A
IF C
SET K. O
X A, K
DECSZ B
NOP ; SHOULD NEVER BE SKIPPED :!
JP \$NRLUP
\$NRDUN:
RRC A ; RESTORE SHIFTED 1.
ST A, TMPI ; STORE IN W(O).
POP X ; GET 10'S EXPONENT.
POP A ; GET IO'S EXPONENT SIGN.
X A, TMPI ; A IS HI-INT ONCE MORE.
PUSH B ; SAVE BINARY EXPONENT.
PUSH X ; SAVE 10'S EXPONENT.
\(\mathrm{XA}, \mathrm{K}\); HI-INT TO K, LO-INT TO A.
IF TMP1.0 ; IS 10'S EXPONENT NEGATIVE ?
JP \$DIV10 ; YES, GO TO DIVIDE BY 10.
; GET HERE MEANS 10'S EXPONENT IS POSITIVE, SO MULTIPLY BY 10.
; ACTUALLY, WHAT IS USED IS
; \(\quad 10^{\wedge} \mathrm{N}=\left(0.625^{*}\left(2^{\wedge} 4\right)^{\wedge} \mathrm{N}\right.\)
; SO MULTIPLY BY 0.625 NOW AND TAKE CARE OF \(2^{\wedge}\left(4^{*} \mathrm{~N}\right)\) LATER.
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
20
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
ATOF
ATOF.MAC
254 F25A A4F26ACCAB
255 F25F AFCC
256 F261 A4F26CCCAB
257 F266 AFCC
258 F268 57
259
260
261
262 F26940
263 F26A 0000
264 F26C 00AO
265 F26E CDCC
266 F270 CCCC
267
268
269
270
271
272
273 F272 A4F26ECCAB
274 F277 AFCC
275 F279 A4F270CCAB
276 F27E AFCC
277
278
279
280 F280 9200
281
282 F282 8200CEFC
283 F286 57
284
285 F287 35C0
286 F289 AECA
287 F28B E7
288 F28C 07
289 F28D 4A
290 F28E A9CC
291
292 F290 AECA
293 F292 E7
294 F293 07
295 F294 96CA08
296 F297 43
297
298 F298 D7
299 F299 AECA
300
301 F29B AACE
302 F29D 76
303
304
LD B,W($MTLO)
    PUSH B ; SAVE LO WORD OF 0.625 ON STACK.
    ID B,W($MTHI)
PUSH B ; SAVE HI WORD OF 0.625 ON STACK.
JP \$JAMIT ; GO TO ROUTINE THAT JAMS 0.625^N
; BY REPEATED MULTIPLICATION INTO HI-INT.LO-INT.
;
; DEFINE SOME CONSTANTS.
. EVEN ; FORCE EVEN ADDRESS.
\$MTLO: .WORD O
\$MTHI: .WORD OA000
\$DTLO: .WORD OCCCD
\$DTHI: .WORD OCCCC
;
$DIV10:
    ; GET HERE MEANS 10'S EXPONENT IS NEGATIVE, SO DIVIDE BY 10.
    ; ACTUALLY WHAT IS DONE IS
    ; 10^(-N) = ((2^3)/(0.8) )^(-N) = ((0.8)^N)* (2^(-3*N)))
    ; SO MULTIPLY BY 0.8 NOW AND TAKE CARE OF 2^(-3*N) LATER.
        LD B,W($DTLO)
PUSH B ; SAVE LO WORD OF . }
LD B, W(\$DTHI)
PUSH B ; SAVE HI WORD OF . }
;
\$JAMIT:
; JAM IN THE MULTIPLICATION PART NEEDED TO HANDLE THE 10'S EXP.
LD B, O ; B IS USED TO TRACK ANY BINARY POWERS
; THAT COME UP DURING NORMALIZATION.
IFEQ X, O ; IS 10'S EXPONENT O ?
JP \$JAMDN ; YES, DONE ALREADY.
\$JAMLP:
JSR BFMUL ; MULTIPLY USING 32 BIT UNSIGNED.
X A, K ; SWAP HI AND LO WORDS.
SHL A
IF C ; IS THERE A CARRY ?
JP \$ISNED ; YES, SO IT IS ALREADY NORMALIZED.
INC B ; NEED TO SHIFT LEFT TO NORMALIZE, SO
; INCREASE B BY 1.
X A, K
SHL A
IS C
SET K.O
JP \$OVRI
\$ISNED:
RRC A
X A, K
\$OVR1:
DECSZ X ; DONE YET ?
JP \$JAMLP ; NO SO DO IT ONCE MORE.
; GET HERE MEANS MULTIPLICATIONS HAVE BEEN DONE. NOW TAKE
; CARE OF THE EXPONENTS.

```

305
306 F29E 3FCE
307 F2AO 3FCE
308 F2A2 3FCE
309 F2A4 AFC8
310 F2A6 AFCA
311 F2A8 A6FFFAC4A8
312 F2AD 02
313 F2AE 96CCEB
314
315 F2Bl ACC8CC
316 F2B4 A8CE
317 F2B6 960010
318 F2B9 49
319
320
321 F2BA E7
322 F2BB E7
323 F2BC 96CCF8
324 F2BF B8007E
325 F2C2 4C
326
327
328
329
330 F2C3 E7
331 F2C4 96CEF8
332 F2C7 01
333 F2C8 04
334 F2C9 96CCF8
335 F2CC B8007E
336
337
338 F2CF ACC4CE
339 F2D2 02
340 F2D3 820ACEEB
341 F2D7 AFCE
342 F2D9 BD7FFF
343 F2DC B4FD3F
344 F2DF 9C00
345 F2El B4FD3A
346 F2E4 9DFE
347 F2E6 B4FD46
348
349 F2E9 3FCE
350 F2EB E7
351 F2EC E7
352 F2ED E7
353 F2EE E7
354 F2EF E7
355 F2FD E7
§JAMDN :
POP X
POP X ; GET 0.625 OR 0.8 OFF THE STACK.
POP X ; GET THE LO'S EXPONENT.
PUSH A ; SAVE LO WORD OF FLP NUMBER.
PUSH K ; SAVE HI WORD OF FLP NUMBER.
LD A, W(SP-6) ; GET THE BINARY EXPONENT THAT WAS SAVED.
SET C
SUBC A, B ; SUBTRACT FROM IT BINARY EXPONENT COLLECTED DURING THE JAMMING.
SAVE IT IN B.
MOVE THE 10'S EXPONENT TO A. IS THE 10'S EXPONENT NEGATIVE ? YES, SO GOT TO SUBTRACT. GET HERE MEANS 10'S EXPONENT IS POSITIVE, SO MUL IT BY 4.
SHL A ; MULTIPLY BY 2.
SHL A ; MULTIPLY BY 2 AGAIN.
ADD A, B ; GET THE BINARY EXPONENT IN ALSO.
ADD A, 07E ; AND THE IEEE BIAS.
JP \$EXCPT ; GO CHECK FOR OVER/UNDERFLOW.
;
\$NAGAS:
; GET HERE MEANS 10'S EXPONENT IS NEGATIVE, SO GOT TO MULTIPLY
; IT BY -3.
SHL A ; MULTIPLY BY 2.
ADD A, X ; ADD TO GIVE MULTIPLY BY 3.
COMP A
INC A ; MAKE IT NEGATIVE.
ADD A, B ; GET IN THE BINARY EXPONENT.
ADD A, 07E ; AND THE IEEE BIAS.
\$EXCPT:
; CHECK FOR OVERFLOW/UNDERFLOW.
LD X, SP ; FIRST DO SOME JUGGLING
SET C ; TO BE COMPATIBLE WITH EXCEPTION
SUBC \(X, O A\); HANDLING IN OTHER ROUTINES.
PUSH X
IFGT A, O7FFF ; IS BIASED EXPONENT NEGATIVE ?
JMPL UNDFL
IFEQ A, 0 ; IS IT 0 ?
JMPL UNDFL ; YES IT IS STILL UNDERFLOW.
IFGT A, OFE ; IS IT GT THAN 254 ?
JMPL OVRFL
; GET HERE MEANS VALID SP FLP NUMBER.
POP X ; X POINTS TO MANTISSA SIGN.
SHL A
SHL A
SHL A
SHL A
SHL A
SHL A


    THIS SUBROUTINE CONVERTS A SINGLE PRECISION, BINARY FLOATING
    POINT NUMBER IN THE IEEE FORMAT TO A DECIMAL FLOATING POINT
    STRING. THE DECIMAL FLOATING POINT STRING IS OBTAINED TO A
    PRECISION OF 9 DECIMAL DIGITS.
    THE ALGORITHM USED IS BASED ON:
    J.T. COONEN, 'AN IMPLEMENTATION GUIDE TO A PROPOSED STANDARD
    FOR FLOATING POINT ARITHMETIC,' IEEE COMPUTER, JAN. 1980, PP 68-79.
    ON INPUT, THE BINARY SP FLP NUMBER IS IN REGS. K AND A.
    B CONTAINS the address of the location where the decimal floating
    POINT STRING IS TO START. NOTE THAT AT LEAST 17 BYTES ARE NEEDED
    ALL REGISTERS ARE PRESERVED BY THIS SUBROUTINE.
    ;
FTOA:
            THE STACK.
            ; SAVE B ON THE STACK.
            JSR FNACHK
            IF C
            JMPL \$NAN ; YET IT IS, SO GET OUT.
            IF C
            JMPL \$ZERO ;YES IT IS, SO GET OUT.
            LD X, SP
            ADD SP, 06 ; ADJUST SP.
            JSR FUNPAK ; UNPACK THE NUMBER.
                    ; X POINTS ONE WORD PAST FI-EXP.Fl-SIGN
                    ; ON RETURN.
                    COMPUTE THE EXPONENT OF 10 FOR DECIMAL FLP NO.
                    THIS IS DONE AS FOLLOWS:
            SUPPOSE FI \(=F M\) * ( \(2^{\wedge} M\) )
            LET \(U=M^{*} L O G(2) \quad\) NOTE: LOG IS TO BASE 10.
            THEN V = INT (U+1-9)
            IS USED AS THE 10'S EXPONENT.
                                    NOTE: INT REFERS TO INTEGER PART.
                            LD A, \(\mathrm{M}(\mathrm{X}-)\); X POINTS TO Fl-EXP.
                            LD A, \(M(X-)\); LOAD Fl-EXP. X POINTS TO Fl-SIGN.
                    ADD A, OFF82 ; REMOVE IEEE BIAS FROM Fl-EXP.

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 24 HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FTOA
FTOA.MAC
\begin{tabular}{|c|c|c|c|}
\hline 50 & F333 AFC8 & PUSH A & ; SAVE IT ON THE STACK. \\
\hline 51 & F335 AFCE & PUSH X & ; SAVE Fl-SIGN ADDRESS ALSO. \\
\hline 52 & F337 07 & IF C & ; WAS THERE A CARRY ON THE LAST ADD ? \\
\hline 53 & F338 46 & JP \$MLOG2 & ; YES, SO 2'S EXP IS POSITIVE. \\
\hline 54 & F339 B700FF00 & LD TMP1, OFF & ; 2'S EXPONENT IS NEGATIVE. \\
\hline 55 & F33D 01 & COMP A & \\
\hline 56 & F33E 04 & INC A & ; MAKE IT POSITIVE. \\
\hline 57 & & \$MLOG2: & \\
\hline 58 & & ; MULTIPLY M BY LOG(2). & \\
\hline 59 & F33F BE4D10 & MULT A, 04D10 & ; LOG(2) IS 0.0100110100010000 TO 16 BITS. \\
\hline 60 & & & ; X CONTAINS INTEGER PART, AND A FRACT. PART. \\
\hline 61 & F342 AECE & X A, X & ; SWAP THE TWO. \\
\hline 62 & F344 960010 & IF TMP1.0 & ; WAS THE 2'S EXPONENT NEGATIVE ? \\
\hline 63 & F347 41 & JP \$CSIGN & ; YES, SO MAKE U NEGATIVE. \\
\hline 64 & F348 4B & JP \$REMV9 & ; NO, SO GO DO V = U + 1-9. \\
\hline 65 & & \$CSIGN: & \\
\hline 66 & F349 01 & COMP A & ; COMP INTEGER PART. \\
\hline 67 & F34A AECE & X A, X & \\
\hline 68 & F34C 01 & COMP A & ; FRACTION PART. \\
\hline 69 & F34D B80001 & ADD A, 01 & \\
\hline 70 & F350 AECE & X A, X & \\
\hline 71 & F352 07 & IF C & \\
\hline 72 & F353 04 & INC A & \\
\hline 73 & & \$REMV9 : & \\
\hline 74 & F354 04 & INC A & ; INCREASE FRACTION PART. \\
\hline 75 & F355 B8FFF7 & ADD A, OFFF7 & ; SUBTRACT 9. \\
\hline 76 & F358 BD7FFF & IFGT A, 07FFF & ; IS IT NEGATIVE ? \\
\hline 77 & F35B 45 & JP \$CHNGS & ; YES, SO CHANGE ITS SIGN. \\
\hline 78 & F35C B7000000 & LD TMP1, 0 & ; REMEMBER POSITIVE SIGN. \\
\hline 79 & F36D 4F & JP \$DIV10 & \\
\hline 80 & & \$CHNGS: & \\
\hline 81 & F361 B700FF00 & LD TMP1, OFF & ; REmEMBER NEGATIVE SIGN. \\
\hline 82 & F365 01 & COMP A & ; MAKE V POSITIVE. \\
\hline 83 & F366 AECE & \(\mathrm{XA}, \mathrm{X}\) & \\
\hline 84 & F368 01 & COMP A & \\
\hline 85 & F369 B80001 & ADD A, 01 & \\
\hline 86 & F36C AECE & X A, X & \\
\hline 87 & F36E 07 & IF C & \\
\hline 88 & F36F 04 & INC A & \\
\hline 89 & & \$DIV10: & \\
\hline 90 & & ; & \\
\hline 91 & & ; V = INT ( \(\mathrm{U}+1-9\) ) HAS BE & EN COMPUTED AND IS IN A. \\
\hline 92 & & ; NOW COMPUTE W = Fl/ 10 & \(\left.{ }^{\wedge} \mathrm{V}\right)\). W SHOULD BE AN INTEGER, AND IT IS \\
\hline 93 & & ; COMPUTED TO A 32 BIT P & PRECISION. \\
\hline 94 & & ; THIS COMPUTATION IS DO & ONE AS FOLLOWS: \\
\hline 95 & & ; IF V \(>0\), THEN & \(\mathrm{Fl} /\left(10^{\wedge} \mathrm{V}\right)=\mathrm{Fl}{ }^{*}\left(0.8^{\wedge} \mathrm{V}\right)^{*}\left(2^{\wedge}(-3 \mathrm{~V})\right)\). \\
\hline 96 & & ; IF V < 0, THEN & \(\mathrm{Fl} /\left(10^{\wedge} \mathrm{V}\right)=\mathrm{Fl}{ }^{*}\left(0.625^{\wedge} \mathrm{U}\right)^{*}\left(2^{\wedge}(4 \mathrm{~V})\right)\). \\
\hline 97 & & ; SO FIRST MULTIPLY THE & MANTISSA OF Fl V TIMES BY 0.8 (0R 0.625) \\
\hline 98 & & ; AND THEN ADJUST THE EX & XPONENT OF Fl. NOTE THAT THE PARTIAL PRODUCTS \\
\hline 99 & & ; IN MULTIPLYING BY 0.8 & (OR 0.625) ARE KEPT NORMALIZED. THIS IS \\
\hline 100 & & ; ESSENTIAL TO PRESERVE & 32 BIT ACCURACY IN THE FINAL RESULT. \\
\hline
\end{tabular}
110 F379 ACC8CA
111 F37C F4
112 F370 960010
113 F380 57
114
115 F381 A4F390CEAB
116 F386 AFCE
117 F388 A4F392CEAB
118 F38D AFCE
119 F38F 56
120
122 F390 CDCC \$DTLO:
123 F392 CCCC
124 F394 0000
125 F396 00A0
126
127
128 F398 A4F394CEAB
129 F39D AFCE
130 F39F A4F396CEAB
131 F3A4 AFCE
132
133
134 F3A6 9300
135
136
137 F3A8 8200CCFC
138 F3AC 57
139
140 F3AD 36E6
141 F3AF AECA
142 F3B1 E7
143 F3B2 07
144 F3B3 4A
145
146 F3B4 A9CE
147 F3B6 AECA
148 F3B8 E7
149 F3B9 07
150 F3BA 96CA08
151 F3BD 43
;
\$MUL10:
;
\$JAMIT:
\$JAMLP:
; SINCE THE MANTISSA OF Fl IS NORMALIZED, AND 0.8 (OR 0.625 IS ALSO
; NORMALIZED, EACH PRODUCT NEEDS AT MOST 1 LEFT SHIFT FOR
; RENORMALIZATION. THE SHIFTS ACCUMULATED DURING RENORMALIZATION ARE
; TRACKED AND ACCOUNTED FOR IN THE CALCULATION.
POP X ; X NOW POINTS TO Fl-SIGN.
PUSH A ; SAVE U ON THE STACK.
ID B, A ; MOVE V TO B ALSO.
LD A, W(X-) ; X POINTS TO Fl-HI.
LD A, W(X-) ; LOAD Fl-HI. X POINTS TO Fl-LO.
LD K, A
LD A, W(X) ; LOAD FI-LO.
IF TMP1.0 ; IS V NEGATIVE?
JP \$MULIO ; YES, SO MULTIPLY V TIMES BY . 625.
; GET HERE MEANS MULTIPLY V TIMES BY . 8.
LD \(\mathrm{X}, \mathrm{W}(\$ \mathrm{DTL} 0)\)
PUSH X ; LO WORD OF 0.8 TO STACK.
LD \(\mathrm{X}, \mathrm{W}(\$ \mathrm{DTHI})\)
PUSH X ; HI WORD OF 0.8 TO STACK.
JP \$JAMIT ; GO DO MULTIPLICATION.
.EVEN ; FORCE EVEN ADDRESS.
\$DTLO: .WORD OCCCD \$DTHI: .WORD OCCCC
\$MILO: .WORD 0
\$MTHI: .WORD OAOOO

LD X, W(\$MTLO)
PUSH X ; LO WORD OF 0.625 TO STACK.
LD \(\mathrm{X}, \mathrm{W}\) (\$MTHI)
PUSH X ; HI WORD OF 0.625 TO STACK.

LD \(X, 0 \quad\); INIT \(X\) TO TRACK ANY POWERS OF ; 2 GENERATED DURING NORMALIZATION ; OF PARTIAL PRODUCTS.
IFEQ B, 0 ; IS B ALREADY 0 ?
JP §JAMON ; YES, SO SKIP MULTIPLY LOOP.
JSR BFMUL ; MULTIPLY.
\(X A, K\); SWAP HI AND LO WORDS OF PART. PROD.
SHL A
IF C ; IS THERE A CARRY ?
JP \$ISNED ; YES, SO SKIP OVER RENORMALIZATION. GET HERE MEANS NEED TO RENORM.
\(\begin{array}{ll}\text { INC } X & \text {; UPDATE RENORM COUNT. } \\ \mathrm{XA}, \mathrm{K} & \text {; SWAP HI AND LO PART. PROD. }\end{array}\)
X A, K
SHL A
IF C
SET K. 0 ; SET BIT SHIFTED OUT FROM LO WORD.
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 26
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC

```

152
153 F3BE D7
154 F3BF AECA
155
156 F3Cl AACC
157 F3C3 76
158
159
160
161 F3C4 3FCC
162 F3C6 3FCC
163 F3C8 AFC8
164 F3CA AFCA
165 F3CC A6FFF8C4A8
166 F3DI 02
167 F3D2 96CEEB
168
169 F3D5 ACC8CE
170 F3D8 A6FFFAC4A8
171 F3DD 960010
172 F3EO 49
173
174 F3E1 E7
175 F3E2 A6FFFAC4F8
176 F3E7 01
177 F3E8 04
178 F3E9 42
179
180 F3EA E7
181 F3EB E7
182
183 F3EC 96CEF8
184
185
186 F3EF 9020
187 F3Fl 5A
188 F3F2 9D1B
189 F3F4 9435
190
191
192 F3F6 3FC8
193 F3F8 3FC8
194 F3FA 3FC8
195 F3FC 96D010
196 F3FF 56
197
198
199 F400 B8FFFF
200 F403 07
201 F404 5A
202 F405 01
\$ISNED:
RRC A ; PUT BACK SHIFTED BIT.
X A, K
\$OVR1:
DECSZ B ; IS B O YET ?
JP \$JAMLP ; NO, SO DO IT AGAIN.
\$JAMON:
; GET HERE MEANS MULTIPLICATION HAS BEEN DONE, SO TAKE CARE ; OF EXPONENT.

POP B
POP B ; GET RID OF 0.8 (OR 0.625) FROM STACK.
PUSH A ; SAVE LO WORD OF PROD.
PUSH K ; SAVE HI WORD OF PRODUCT.
ID A, W(SP-08) ; GET FI'S BINARY EXPONENT.
SET C
SUBC A, \(X\); SUBTRACT FROM IT ANYTHING COLLECTED ; DURING RENORM.
LD X, A ; AND SAVE IT IN X.
LD A, W(SP-06) ; GET V FROM THE STACK.
IF TMP1.0 ; IS V NEGATIVE ?
JP \$ML4 ; YES, SO MULTIPLY V BY 4. ; GET HERE MEANS MULTIPLY V BY -3.
SHL A ; NOW A CONTAINS \(2^{*} V\).
ADD A, W(SP-06) ; NOW A CONTAINS \(3^{*} V\).
COMP A
INC A ; NOW A CONTAINS -3*V.
JP \$ADEM ; GO FIGURE FINAL EXPONENT.
\$ML4:
SHL A
SHL A
; NOW A CONTAINS \(4^{*} \mathrm{~V}\).
\$ADEM :
ADD A, X ; A SHOULD NOW BE A POSITIVE INTEGER ; IN THE RANGE 0 TO 32.
; NOW CHECK AND SEE IF A HAS ENOUGH PRECISION.
IFGT A, 020 ; NEED MORE THAN 32 BITS ?
JP \$INCRV ; YES, SO GO INCREASE V.
IFGT A, 01B ; NEED AT LEAST 28 BITS ?
JMP \(\$\) GOON ; YES, SO ALL IS OK. GO ON.
; GET HERE MEANS NEED MORE
; PRECISION, SO DECREASE V.
POP A ; GET HI-PROD OFF STACK.
POP A ; GET LO WORD OFF STACK.
POP A ; GET MAGN. OF V.
IF TMP1.0 ; IS V NEG. ?
JP \$VUP ; YES, SO GO INCR. MAGN. OF V.
; GET HERE MEANS V IS POSITIVE, ; AND NEED TO DECREMENT IT.
ADD A, OFFFF ; SUBTRACT 1 FROM A.
IF C ; GOT A CARRY ?
JP \$GOBAK ; THEN OK.
COMP A
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 27
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
203 F406 04
204 F407 B700FF00
205 F40B 53
206
207 F40C 3FC8
208 F40E 3FC8
209 F410 3FC8
210 F412 960010
211 F415 42
212
213 F416 04
214 F417 47
215
216 F418 AAC8
217 F41A 44
218 F41B B7000000
219
220 F41F ACC4CE
221 F422 02
222 F423 8204CEEB
223 F427 AFCE
224 F429 95B9
225
226 F42B 01
227 F42C 04
228 F42D B80020
229 F430 ACC8CE
230 F433 3FCA
231 F435 3FC8
232 F437 8200CEFC
233 F43B 49
234
235
236 F43C AECA
237 F43E C7
238 F43F AECA
239 F441 D7
240 F442 AACE
241 F444 68
242
243
244
245 F445 AFC8
246 F447 AFCA
247 F449 A6FFFOC4A8
248 F44E B80010
249 F451 ACC8CC
250 F454 00
251 F455 C3
252 F45640
253 F457 A6FFFAC4A8

```

INC A
LD TMPI, OFF ; U CHANGES SIGN.
JP \$GOBAK
\$INCRV:
POP A ; GET HI PROD. OFF STACK.
POP A ; GET LO PROD. OFF STACK.
POP A ; GET MAGN. OF V.
IF TMP1.0 ; IS V NEGATIVE ?
JP §VDOWN ; YES.
\$VUP:
INC A
JP \$GOBAK
\$VDOWN:
DECSZ A
JP \$GOBAK
LD TMP1, 0 ; V CHANGES SIGN.
\$GOBAK:
LD X, SP
SET C
SUBC X, 04
PUSH X
JMP \$DIVIO
\$GOON:
COMP A
INC A ; NEGATE A.
ADD A, 020 ; SUBTRACT IT FROM 32.
LD X, A ; AND MOVE IT TO X.
POP X ; GET HI WORD OF PRODUCT.
POP A ; GET LO WORD OF PROD.
IFEQ X, 0 ; IS X 0 ?
JP \$INDUN ; YES, SO ALREADY A 32 BIT INTEGER.
\$INTFY:
; NOW ADJUST THE PRODUCT TO FORM A 32 BIT INTEGER.
\(X\) A, K ; SWAP HI AND LO WORDS.
SHR A
X A, K
RRC A ; SHIFT IT RIGHT ONCE.
DECSZ X ; X O YET ?
JP \$INTFY ; NO SO GO DO SOME MORE.
\$INDUN:
; GET here means K.a contain the 32 bit integer that is the
; MANTISSA OF THE DECIMAL FLP NUMBER.
PUSH A ; SAVE LO-INT.
PUSH K ; SAVE HI INT.
ID A, W(SP-010) ; GET STARTING ADDRESS OF DECIMAL STRING.
ADD A, 010 ; ADD 16 TO IT.
LD B, A ; AND MOVE IT B.
CLR A
XS A, M(B-) ; OUTPUT TERMINATING NULL BYTE.
NOP
LD A, W(SP-06) ; GET V.
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
28
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
254 F45C 9FOA
255
256 F45E AECE
257 F460 B80030
258 F463 C3
259 F46440
260 F465 A8CE
261 F467 B80030
262 F46A C3
263 F46B 40
264 F46C 902B
265 F46E 960010
266 F471 902D
267 F473 C3
268 F474 40
269 F475 9045
270 F477 C3
271 F478 40
272 F479 902E
273 F47B C3
274 F47C }4
275
276 F47D B7000A00
277
278 F481 3FC8
279 F483 9FOA
280
281 F485 ACC8CA
282 F488 3FC8
283 F48A AFCC
284 F48C ACCACC
285 F48F }8
F490 OA
F491 C8
F492 EF
286
287 ; BECAUSE THE ASSEMBLER DOES NOT KNOW ABOUT IT YET, WE HAVE TO
288
289
290 F493 ACCCCA
291 F496 3FCC
292 F498 AFC8
293 F49A AFCA
294 F49C A8CE
295 F49E B80030
296 F4Al C3
297 F4A2 40
298 F4A3 AA00
299 F4A5 9524
300
301 F4A7 3FC8

```
```

    DIV A, OA ; DIVIDE IT BY 10. QUOT. IN A,
    ```
    DIV A, OA ; DIVIDE IT BY 10. QUOT. IN A,
        ; REM. IN X.
        ; REM. IN X.
    X A, X ; REM TO A.
    X A, X ; REM TO A.
    ADD A, 030 ; MAKE IT INTO ASCII BYTE.
    ADD A, 030 ; MAKE IT INTO ASCII BYTE.
    XS A, M(B-) ; OUTPUT IT.
    XS A, M(B-) ; OUTPUT IT.
    NOP
    NOP
    LD A, X
    LD A, X
    ADD A, 030
    ADD A, 030
    XS A, M(B-)
    XS A, M(B-)
    NOP
    NOP
    LD A, 028 ; SAY EXP SIGN IS '+'.
    LD A, 028 ; SAY EXP SIGN IS '+'.
    IF TMP1.0
    IF TMP1.0
    LD A, O2D ; NOPE, IT IS '-'.
    LD A, O2D ; NOPE, IT IS '-'.
    XS A, M(B-) ; OUTPUT IT.
    XS A, M(B-) ; OUTPUT IT.
    NOP
    NOP
    LD A, 045
    LD A, 045
    XS A,M(B-) ; OUTPUT 'E'.
    XS A,M(B-) ; OUTPUT 'E'.
    NOP
    NOP
    LD A, 02E
    LD A, 02E
    XS A,M(B-) ; OUTPUT '.'.
    XS A,M(B-) ; OUTPUT '.'.
    NOP
    NOP
; NOW NEED TO OUTPUT 1O DECIMAL DIGITS.
; NOW NEED TO OUTPUT 1O DECIMAL DIGITS.
    LD TMPI, OA ; LOAD 10 INTO TMPI AS LOOP COUNTER.
    LD TMPI, OA ; LOAD 10 INTO TMPI AS LOOP COUNTER.
$DOLUP:
$DOLUP:
    POP A ; A CONTAINS HI INT.
    POP A ; A CONTAINS HI INT.
    DIV A, OA ; DIVIDE IT BY 10. QUOT. IN A,
    DIV A, OA ; DIVIDE IT BY 10. QUOT. IN A,
    ; REM. IN X.
    ; REM. IN X.
    LD K, A
    LD K, A
    POP A ; A CONTAINS LO INT.
    POP A ; A CONTAINS LO INT.
    PUSH B ; SAVE DEC. STR. ADDR.
    PUSH B ; SAVE DEC. STR. ADDR.
    LD B, K ; B CONTAINS HI-QUOT.
    LD B, K ; B CONTAINS HI-QUOT.
    .BYTE 082,0A,0C8,0EF
    .BYTE 082,0A,0C8,0EF
; THE ABOVE 4 BYTES REPRESENT THE INSTRUCTION DIVD A, OA.
; THE ABOVE 4 BYTES REPRESENT THE INSTRUCTION DIVD A, OA.
; KLUDGE IT THIS WAY.
; KLUDGE IT THIS WAY.
; AFTER THE DIVD, A CONTAINS THE LO-QUOT. AND X THE REM.
; AFTER THE DIVD, A CONTAINS THE LO-QUOT. AND X THE REM.
    LD K, B ; MOVE HI-QUOT TO K.
    LD K, B ; MOVE HI-QUOT TO K.
    POP B ; B CONTAINS DEC. STR. ADDR.
    POP B ; B CONTAINS DEC. STR. ADDR.
    PUSH A ; SAVE LO INT.
    PUSH A ; SAVE LO INT.
    PUSH K ; SAVE HI INT.
    PUSH K ; SAVE HI INT.
    LD A, X ; MOVE REM TO A.
    LD A, X ; MOVE REM TO A.
    ADD A, 030 ; ASCII-FY IT.
    ADD A, 030 ; ASCII-FY IT.
    XS A, M(B-) ; AND OUTPUT IT.
    XS A, M(B-) ; AND OUTPUT IT.
    NOP
    NOP
    DECSZ TMP1 ; IS TMPI O YET ?
    DECSZ TMP1 ; IS TMPI O YET ?
    JMP $DOLUP ; NO, GO GET SOME MORE.
    JMP $DOLUP ; NO, GO GET SOME MORE.
; GET HERE MEANS DONE WITH OUTPUTING MANTISSA.
; GET HERE MEANS DONE WITH OUTPUTING MANTISSA.
    POP A
```

    POP A
    ```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
2 9
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FTOA
302 F4A9 3FC8
303 F4AB 3FC8
304 F4AD 3FC8
305 F4AF 3FCA
306 F4B1 }902
307 F4B3 96CA10
308 F4B6 902D
309 F4B8 C6
310 F4B9 AFCA
311 F4BB ACC4CE
312 F4BE 02
313 F4BF 8206CEEB
314 F4C3 AFCE
315 F4C5 B5FBB4
316 F4C8 3FC4
317 F4CA 3FCC
318 F4CC 3FCE
319 F4CE 3C
320
321
322
\$NAN:
; GET HERE MEANS Fl IS A NAN.
PUSH A
ID X, B
ADD X, 010
CLR A
X A, M(X-)
LD B, OlO
\$NANLP:
LD A, OFF
X A, M(X-)
DECSZ B
JP \$NANLP
POP A
POP B
POP X
RET
;
\$ZERO:
; GET HERE MEANS Fl IS ZERO.
PUSH A
LD X, B ; X CONTAINS DECIMAL STRING ADDR.
ADD X, 010
CLR A
X A, M(X-) ; OUTPUT TERMINATING NULL BYTE.
LD A, 03O ; LOAD O INTO A.
X A, M(X-)
LD A, 030
X A,M(X-) ; OUTPUT OO FOR EXPONENT.
ID A, 02B ; LOAD '+' SIGN.
X A, M(X-)
LD A, 045 ; LOAD 'E'

```
```

FTOA.MAC

```
```

FTOA.MAC

```
```

POP A
POP A
POP A ; GET SOME GARBAGE OFF THE STACK.
POP K ; GET Fl-EXP.Fl-SIGN TO K.
LD A, O2D ; LOAD SP INTO A.
IF K.0
LD A, O2D ; IF MAINT. IS NEG. LOAD '-'.
ST A, M(B) ; OUTPUT SIGN.
PUSH K ; Fl-EXP.Fl-SIGN BACK ON STACK.
ID X, SP
SET C
SUBC X, 06 ; X POINTS TO Fl-LO.
PUSH X
JSR FPAK ; PACK IT, SO RESTORING K AND A.
POP SP
POP B ; RESTORE B.
POP X ; RESTORE X.
RET
;

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 30
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FTOA
FTOA.MAC
353 F4FF D3 X A, M(X-)
354 F500 902E
355 F502 D3
356 F503 920A
357
358 F505 9030
359 F507 D3
360 F508 AACC
361 F50A 65
362 F508 9020
363 F50D D5
364 F50E 3FC8
365 F510 3FCC
366 F512 3FCE
367 F514 3C
LD A, O2E ; LOAD '.'.
X A, M(X-)
LD B, OA
\$ZERLP:
LD A, 030
X A, M(X-)
DECSZ B
JP \$ZERLP
LD A, O2O ; LOAD SP.
X A, M(X)
POP A
POP B
POP X
RET
368
369
.END

```


NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FADD
FADD.MAC
\begin{tabular}{|c|c|c|c|c|}
\hline 50 & F55A B5FAE3 & + & JSR FNACHK & \\
\hline 51 & F55D 07 & & IF C & \\
\hline 52 & F55E B4FAAE & & JMPL FNAN & ; F2 IS NAN. \\
\hline 53 & & & ; CHECK AND SEE IF F2 IS & ZERO. \\
\hline 54 & F561 B5FAED & \(+\) & JSR FZCHK & \\
\hline 55 & F564 06 & & IFN C & \\
\hline 56 & F565 48 & & JP \$FlCHK & ; F2 IS NOT 2ERO. CHECK Fl. \\
\hline 57 & F566 ACCCCA & & LD K, B & ; F2 IS ZERO, SO ANSWER IS F1. \\
\hline 58 & F569 3FCC & & POP B & \\
\hline 59 & F56B 3FCE & & POP X & \\
\hline 60 & F56D 3C & & RET & \\
\hline 61 & & & ; CHECK AND SEE IF Fl IS & ZERO. \\
\hline 62 & & & \$F1CHK: & \\
\hline 63 & F56E ACCCCA & & LD K, B & ; RESTORE F1-R1 FROM B. \\
\hline 64 & F571 B5FADD & + & JSR FZCHK & \\
\hline 65 & F574 06 & & IFN C & \\
\hline 66 & F575 4F & & JP \$NTZERO & ; JUMP SINCE Fl IS ALSO NOT ZERO. \\
\hline 67 & F567 A20200AB & & LD A, W(TMP1+2) & ; GET HERE MEANS Fl IS ZERO, \\
\hline 68 & F57A ACC8CA & & LD K, A & ; SO ANSWER IS F2. \\
\hline 69 & F57D AD00A8 & & LD A, W(TMPI) & \\
\hline 70 & F580 3FCC & & POP B & \\
\hline 71 & F582 3FCE & & POP X & \\
\hline 72 & F584 3C & & RET & \\
\hline 73 & & & ; GET HERE MEANS NORMAL & ADDITION. \\
\hline 74 & & & ; UNPACK F1 AND F2. & \\
\hline 75 & & & \$NTZERO: & \\
\hline 76 & F585 ACC4CE & & LD X, SP & ; X POINTS TO Fl-LO. \\
\hline 77 & F588 8210C4F8 & & ADD SP, 010 & ; MOVE SP PAST LOCAL STORAGE. \\
\hline 78 & F58C AFCE & & PUSH X & ; SAVE SP ON STACK FOR QUICK RETURN. \\
\hline 79 & F58E B5FAD0 & + & JSR FUNPAK & ; UNPACK Fl. \\
\hline 80 & F591 AC00CC & & LD B, TMP1 & ; B NOW POINTS TO F2-RO. \\
\hline 81 & F594 ACCE00 & & LD TMP1, X & ; TMP1 NOW POINTS TO F2-LO. \\
\hline 82 & F597 E0 & & LDS \(A, W(B+)\) & ; LOAD F2-RO INTO A. \\
\hline 83 & F598 40 & & NOP & \\
\hline 84 & F599 AECA & & X A, K & \\
\hline 85 & F59B E4 & & LD \(A, W(B)\) & \\
\hline 86 & F59C AECA & & X A, K & ; LOAD F2-R1 INTO K. \\
\hline 87 & F59E B5FAC0 & + & JSR FUNPAK & ; UNPACK F2. \\
\hline 88 & & & ; SET X TO POINT TO F2-S & SIGN AND B TO POINT TO Fl-SIGN. \\
\hline 89 & F5Al F2 & & LD A, W(X-) & \\
\hline 90 & F5A2 AC00CC & & LD B, TMP1 & \\
\hline 91 & F5A5 E2 & & LDS A, W(B-) & \\
\hline 92 & F5A6 40 & & NOP & \\
\hline 93 & & & ; COMPARE Fl-EXP AND F2- & EXP. \\
\hline 94 & F5A7 F2 & & ID A, W(X-) & ; LOAD F2-EXP. F2-SIGN INTO A. \\
\hline 95 & F5A8 B9FF00 & & AND A, OFF00 & ; MASK OUT SIGN. \\
\hline 96 & F5AB A6FFFCC4AB & & ST A, W(SP-4) & ; SAVE IN C-SIGN.C-EXP. \\
\hline 97 & F5B0 E2 & & LDS A, W(B-) & \\
\hline 98 & F5B1 40 & & NOP & ; LOAD Fl-EXP.Fl-SIGN INTO A. \\
\hline 99 & F5B2 B9FF00 & & AND A, OFF00 & ; CHANGE TO Fl-EXP. 00000000. \\
\hline 100 & F5B5 02 & & SET C & \\
\hline
\end{tabular}
```

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 33
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC
101 F5B6 A6FFFCC4EB
102 F5BB 06
103 F5BC 942D
104
105 F5BE 80C9CAAB
106 F5C2 A6FFFCC4FB
107 F5C7 A6FFFCC4AB
108 F5CC 8217CAFD
109 F5DO 51
110
111 F5D1 8200CAFC
112 F5D5 943B
113
114 F5D7 F4
115 F5D8 C7
116 F5D9 F3
117 F5DA F4
118 F5DB D7
119 F5DC Fl
120 F5DD AACA
121 F5DF 68
122 F5EO 9430
123
124
125 F5E2 F0
126 F5E3 00
127 F5E4 F3
128 F5E5 00
129 F5E6 F3
130 F5E7 00
131 F5E8 F1
132 F5E9 9427
133
134
135 F5EB Ol
136 F5EC 04
137 F5ED 80C9CAAB
138 F5Fl 8217CAFD
139 F5F5 51
140
141 F5F6 8200CAFC
142 F5FA 57
143
144 F5FB E4
145 F5FC C7
146 F5FD E3
147 F5FE 40
148 F5FF E4
149 F600 D7
150 F601 El
151 F602 40
SUBC A, W(SP-4) ; SUBTRACT F2-EXP.00000000.
IFN C
JMP \$F2GTR ; F2-EXP IS BIGGER THAN Fl-EXP.
; GET HERE MEANS Fl-EXP IS BIGGER THAN F2-EXP.
LD K, H(A) ; SAVE DIFF. IN K TO BE USED AS LOOP COUNTER.
ADD A, W(SP-4)
ST A,W(SP-4) ; RESTORE Fl-EXP AND STORE IN C-SIGN.
IFGT K, 017
JP \$2ROF2 ; K GT 23-DEC MEANS F2 GETS ZEROED IN SHIFTS.
; LOOP TO SHIFT F2 INTO ALIGNMENT.
IFEQ K, O
JMP \$ADDMN ; K = O MEANS DONE SHIFTING.
\$L00P2:
LD A,W(X)
SHR A
X A,W(X-)
LD A, W(X)
RRC A
X A, W(X+)
DECSZ K
JP \$L00P2
JMP \$ADDMN
\$ZROF2:
; SET F2 MANTISSA TO O.
LD A,W(X+) ; X POINTS TO F2-EXP.F2-SIGN.
CLR A
X A,W(X-) ; AND STORE IT BACK.
CLR A
X A,W(X-)
CLR A
X A,W(X+)
JMP \$ADDMN
; F2 EXPONENT IS GREATER THAN F1 EXPONENT.
\$F26TR:
COMP A
INC A ; CHANGE DIFF IN EXP TO POSITIVE.
LD K, H(A) ; LOAD K WITH LOOP COUNTER.
IFGT K, Ol7
JP \$ZROF1 ; F1 MANT. REDUCED TO O IN SHIFTS.
; LOOP TO SHIFT Fl MANT INTO ALIGNMENT.
IFEQ K, O
JP \$ADDMN ; K=O MEANS DONE SHIFTING.
\$LOOP1:
LD A,W(B)
SHR A
XS A,W(B-)
NOP
LD A,W(B)
RRC A
XS A,W(B+)
NOP

```
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 34
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC
152 F603 AACA
153 F605 6A
154 F606 4B
155
156 F607 E0
157 F608 40
158 F609 00
159 F60A E3
160 F60B 40
161 F60C 00
162 F60D E3
163 F60E 40
164 F60F 00
165 F610 E1
166 F611 40
167
168
169 F612 EO
170 F61340
171 F614 F0
172 F615 D4
173 F616 D8
174 F617 9C00
175 F619 9451
176
177 F61B F2
178 F61C F2
179 F61D E2
180 F61E 40
181 F61F E2
182 F620 40
183 F621 E0
184 F622 40
185 F623 02
186 F624 8FEB
187 F626 F1
188 F627 E0
189 F628 40
190 F629 8FEB
191 F62B Fl
192 F62C 07
193 F62D 55
194
195 F62E A6FFFCC4A8
196 F633 8FDA
197 F635 F3
198 F636 F4
199 F637 D1
200 F638 F3
201 F639 F4
202 F63A O1

```

DECSZ K ;
JP \$L00P1
JP \$ADDMN
\$ZROF1: ; SET Fl MANT TO 0.
LOS A, \(W(B+)\); B POINTS TO Fl-EXP.F1-SIGN.
NOP
CLR A
XS A, W(B-) ; STORE IT BACK.
NOP
CLR A
XS \(A, W(B-)\)
NOP
CLR A
XS A, W(B+)
NOP
; DETERMINE IF MANTISSAS ARE TO BE ADDED OR SUBTRACTED. \$ADDMN: ; B POINTS TO Fl-HI, X TO F2-HI.

LDS \(A, W(B+)\)
NOP
LD A, W(X+)
LD \(A, M(X)\); LOAD F2-SIGN.
XOR A, M(B) ; XOR WITH Fl-SIGN.
IFEQ A, O
JMP \$TRADD ; SAME SIGN SO GO TO ADD MANTISSA.
; GET HERE MEANS TRUE SUBTRACT OF MANTISSA.
LD A, W(X-)
LD A, W(X-) ; X POINTS TO FZ-LO.
LDS A, W(B-)
NOP
LDS \(\mathrm{A}, \mathrm{W}(\mathrm{B}-)\)
NOP ; B NOW POINTS TO Fl-LO.
LDS \(A, W(B+)\)
NOP ; A NOW CONTAINS Fl-LO.
SET C
SUBC A, W(X) ; SUBTRACT FZ-LO.
\(X A, W(X+)\)
LDS \(\mathrm{A}, \mathrm{W}(\mathrm{B}+) \quad\); A CONTAINS Fl-HI.
NOP
SUBC A, W(X) ; SUBTRACT F2-HI.
X A, W(X+)
IF C
JP \$FISIN ; Fl GE F2, SO SIGN IS Fl-SIGN.
; GET HERE MEANS F1 LT F2, SO SIGN IS F2-SIGN.
ID A, W(SP-4)
OR A, M(X)
X A, W(X-) ; C-EXP.C-SIGN HAS BEEN DETERMINED.
LD A, W(X)
COMP A
X A, \(W(X-)\)
LD \(A, W(X)\)
COMP A
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 35
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC
203 F63B B80001
204 F63E Fl
205 F63F 07
206 F640 8FA9
207 F642 47
208
209
210 F643 A6FFFCC4A8
211 F648 DA
212 F649 F3
213
214
215 F64A ACCECC
216 F64D E0
217 F64E 40
218 F64F CO
219 F650 40
220 F651 9118
2 2 1
222 F653 F4
223 F654 E7
224 F655 07
225 F656 9448
226 F658 F3
227 F659 F4
228 F65A E7
229 F65B F1
230 F65C 07
231 F65D 8F08
232 F65F ADCC8A
233 F662 43
234 F663 B4F9B8
235
236 F666 AACA
237 F668 75
238 F669 B4F9B2
239
240
241 F66C E2
242 F66D 40
243 F66E E2
244 F66F 40
245 F670 F2
246 F671 F2
247 F672 F4
248 F673 F8
249 F674 F1
250 F675 E0
251 F676 40
252 F677 F4
253 F678 E8

```

ADD A, 01
X A, \(\mathrm{W}(\mathrm{X}+\) )
IF C
INC W(X)
JP \$ANORM
; GET HERE MEANS Fl GE F2. \$FISIN:

LD A, W(SP-4)
OR A, M(B)
\(X A, W(X-)\)
; NORMALIZE THE MANTISSA. \$ANORM:

LD B, X ; B POINTS TO C-HI.
LDS \(A, W(B+)\)
NOP
LDS A, \(M(B+)\)
NOP ; B NOW POINTS TO C-EXP BYTE.
LD \(\mathrm{K}, 018\); SET UP LOOP LIMIT OF 24-DEC IN K.
\$NLOOP:
LD A, W(X)
SHL A
IF C ; CARRY MEANS NORMALIZED.
JMP \$ROUND ; SO JUMP TO ROUNDING CODE.
X A, \(\mathrm{W}(\mathrm{X}-)\)
LD \(A, W(X)\)
SHL A
X A, W(X+)
IF \(C\)
SET \(W(X) .0\)
DECSZ \(M(B)\); ADJUST EXPONENT.
JP \$OV1
JMPL UNDFL ; C-EXP ZERO MEANS UNDERFLOW.
\$0V1:
DECSZ K ; DECREMENT LOOP COUNTER.
JP \$NLOOP ; GO BACK TO LOOP.
JMPL UNDFL ; UNDERFLOW
;GET HERE MEANS TRUE ADDITION OF MANTISSA.
\$TRADD:
LDS A, W(B-)
NOP
LDS \(A, W(B-)\)
NOP ; B NOW POINTS TO F1-HI.
LD \(A, W(X-)\)
LD A, W(X-)
LD A, \(W(X)\); LOAD F2-LO INTO A.
ADD A, W(B) ; ADD F1-LO.
\(\mathrm{X} A, W(\mathrm{X}+\) ) ; STORE IN F2-LO.
LDS \(A, W(B+)\)
NOP ; B NOW POINTS TO Fl-HI.
LD A, W(X) ; LOAD F2-HI INTO A.
ADC \(A, W(B)\); ADD Fl-HI WITH CARRY FROM LO ADD.
```

NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FADD
FADD.MAC
254 F679 07
255 F67A 4A
256 F67B Fl
257 F67C A6FFFCC4A8
258 F681 8FDA
259 F683 F3
260 F684 5B
261
262
263 F685 D7
264 F686 F3
265 F687 F4
266 F688 D7
267 F689 F1
268 F68A F0
269 F68B A6FFFCC4A8
270 F690 B80100
271 F693 07
272 F694 B4F998
273 F697 BDFEFF
274 F69A B4F992
275 F69D 8FDA
276 F69F F3
277
278
279 F6A0 B5F9FB
280
281 F6A3 DO
282 F6A4 D2
283 F6A5 9C00
284 F6A7 B4F974
285 F6AA 90FE
286 F6AC B4F980
287 F6AF F2
288 F6BO F2
289 F6B1 B5F9C8 +
290 F6B4 3FC4
291 F6B6 3FCC
292 F6B8 3FCE
293 F6BA 3C
294
295

```

IF C
JP \$ADJEX ; IF CARRY, NEED TO INCREASE EXP.
\(\mathrm{X} A, W(X+)\); STORE RESULT IN F2-HI.
LD A, W(SP-4) ; GET C-EXP. 00000000.
OR A, \(M(X)\); INTRODUCE SIGN.
\(K\) A, W(X-) ; STORE IN F2-EXP.F2-SIGN.
JP \$ROUND
; GET HERE MEANS NEED TO INCREASE EXP BY 1. \$ADJEX:

RRC A
\(X A, W(X-)\)
LD \(A, W(X)\)
RRC A
\(X A, W(X+) \quad\) -
LD A, \(W(X+\) ) ; X NOW POINTS TO F2-EXP.F2-SIGN.
ID A, W(SP-4) ; GET C-EXP. 00000000.
ADD A, 0100 ; INCREASE EXP BY 1.
IF C
JMPL OVRFL
IFGT A, OFEFF ; IS BIASED EXPONENT 255-DEC ?
JMPL OVRFL
OR A, \(M(X)\)
\(\mathrm{X} A, \mathrm{~W}(\mathrm{X}-)\)
; NEED TO ROUND THE RESULT. X POINTS TO C-HI. \$ROUND:

JSRL SROUND
; FINAL CHECK OF EXPONENT.
LD A, \(M(X+)\); \(X\) NOW POINTS TO C-EXP.
ID A, \(M(X-)\)
IFEQ \(A, 0\)
JMPL UNDFL
IFGT A, OFE
JMPL OVRFL
ID \(A, W(X-)\)
LD A, W(X-) ; X NOW POINTS TO C-LO.
JSR FPAK ; PACK C.
POP SP ; SET UP SP FOR RETURN.
POP B
POP X
RET
;
.END
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 37
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FADD
FMULT.MAC
35
36
I
2
3
4
5
6
7
8
9
10
1 1
12
1 3
14
1 5
16
17
18
19
20 F6BB AFCE
2l F6BD AFCC
2 2
F6BF ACC4CE
F6C2 86FFF6CEF8
F6C7 ACCE00
26
F7 F6CA B5F973
F8GCD 07
F6CE B4F93E
30
31 F6DI ACCACC
32 F6D4 ACC8CE
33 F6D7 A20200A8
34 F6DB ACC8CA
35 F6DE AECE
F6EEO B5F95D
F7 F6E3 07
38 F6E4 B4F928
39
40 F6E7 B5F967
41 F6EA 07
42 F6EB 94DC
4 3
4 4 ~ F 6 E D ~ A C C C C A ~
4 5 ~ F 6 F D ~ B 5 F 9 5 E ~
46 F6F3 07
47 F6F4 94D3
4 8
4 9

```
\begin{tabular}{|c|c|c|}
\hline 35 & & .FORM 'FMULT.MAC' \\
\hline 36 & & . INCLD FMULT.MAC \\
\hline 1 & & . TITLE FMULT \\
\hline 2 & & . LOCAL \\
\hline 3 & & ; \\
\hline 4 & & ; SUBROUTINE TO MULTIPLY TWO SP FLOATING POINT NUMBERS. \\
\hline 5 & & \(\mathrm{C}=\mathrm{Fl}{ }^{*} \mathrm{~F} 2\) \\
\hline 6 & & ; \\
\hline 7 & & ; Fl IS Stored in the ieee format in regs k and a. \\
\hline 8 & & ; THE HIGH WORD OF Fl WILI BE REFERRED AS Fl-Rl AND IS IN K. \\
\hline 9 & & ; THE LOW WORD OF Fl WILL BE REFERRED TO AS Fl-RO AND IS IN A. \\
\hline 10 & & \\
\hline 11 & & ; F2 IS Stored in the ieee format on the stack. IF SP is the \\
\hline 12 & & ; STACK POINTER ON ENTRY, THEN \\
\hline 13 & & ; THE HIGH WORD OF F2, REFERRED TO AS F2-R1 IS AT SP - 4 AND \\
\hline 14 & & ; THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6. \\
\hline 15 & & \\
\hline 16 & & ; C IS REtURNED IN THE IEEE FORMAT IN REGS K AND A. \\
\hline 17 & & ; REGS. X AND B ARE PRESERVED. \\
\hline 18 & & ; \\
\hline 19 & & FMULT : \\
\hline 20 F6BB AFCE & & PUSH X ; SAVE X ON ENTRY. \\
\hline 21 F6BD AFCC & & PUSH B ; SAVE B ON ENTRY. \\
\hline 22 & & ; SAVE ADDRESS OF F2-RO IN TMP1. \\
\hline 23 F6BF ACC4CE & & LD X, SP \\
\hline 24 F6C2 86FFF6CEF8 & & ADD X, OFFF6 ; SUBTRACT 10. \\
\hline 25 F6C7 ACCE00 & & LD TMP1, X ; SAVE IN TMP1. \\
\hline 26 & & ; CHECK AND SEE IF Fl IS A NAN. \\
\hline 27 F6CA B5F973 & + & JSR FNACHK \\
\hline 28 F6CD 07 & & IF C \\
\hline 29 F6CE B4F93E & & JMPL FNAN ; Fl IS A NAN. \\
\hline 30 & & ; CHECK AND SEE IF F2 IS A NAN. \\
\hline 31 F6D1 ACCACC & & LD B, K \\
\hline 32 F6D4 ACC8CE & & ID X, A \\
\hline 33 F6D7 A20200A8 & & LD A, W(TMP1+2) \\
\hline 34 F6DB ACC8CA & & LD K, A \\
\hline 35 F6DE AECE & & X A, X \\
\hline 36 F6E0 B5F95D & + & JSR FNACHK \\
\hline 37 F6E3 07 & & IF C \\
\hline 38 F6E4 B4F928 & & JMPL FNAN ; F2 IS NAN. \\
\hline 39 & & ; CHECK AND SEE IF F2 IS ZERO. \\
\hline 40 F6E7 B5F967 & \(+\) & JSR FZCHK \\
\hline 41 F6EA 07 & & IF C \\
\hline 42 F6EB 94DC & & JMP \$CZERO ; F2 IS 2ERO. \\
\hline 43 & & ; CHECK AN SEE IF Fl IS ZERO. \\
\hline 44 F6ED ACCCCA & & LD K, B ; RESTORE Fl-Rl FROM B. \\
\hline 45 F6FD B5F95E & \(+\) & JSR FZCHK \\
\hline 46 F6F3 07 & & IF C \\
\hline 47 F6F4 94D3 & & JMP \$CZERO ; Fl IS ZERO. \\
\hline 48 & & ; GET HERE MEANS NORMAL MULTIPLICATION. \\
\hline 49 & & ; UNPACK Fl AND F2. \\
\hline
\end{tabular}
    ; SUBROUTINE to multiply two SP floating point numbers.
    ; C = F1*F2
    ; Fl IS STORED in the iEEE FORMAT IN REGS K and a.
    ; THE HIGH WORD OF Fl WILL BE REFERRED AS Fl-Rl AND IS IN K.
    the LOW WORD OF FI WILL BE REFERRED TO AS Fl-RO AND IS IN A.
    ; F2 IS Stored in the iege format on the stack. If SP is the
    ; STACK POINTER ON ENTRY, then
    ; the high word of f2, referRed to as F2-Rl IS at SP - 4 and
    ; THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6.
    ; C is returned in the ieEe format in regS k and a.
    ; REGS. X AND b ARE PRESERVED.
    ;
    FMULT:
        PUSH X ; SAVE X ON ENTRY.
        puSh b ; SAVE b ON ENTRY.
    ; SAVE ADDRESS OF F2-RO IN TMP1.
        LD X, SP
        ADD X, OFFFG ; SUBTRACT 10.
        LD TMPI, X ; SAVE IN TMP1.
    ; check and see lf fl is a nan.
    + JSR FNACHK
        IF C
        JMPL FNAN ; Fl IS A NAN.
    ; ChECK and SEE If f2 IS a NaN.
        LD B, K
        LD X, A
        LD A, W(TMP1+2)
        LD K, A
        x A, x
        JSR FNACHK
        IF C
        JMPL FNAN ; F2 IS NAN.
    ; CHECK AND SEE IF F2 IS zERO.
        JSR FZCHK
        IF C
        JMP $CZERO ; F2 IS ZERO.
        ; check an See if fl IS zero.
        LD K, B ; RESTORE F1-RI FROM B.
        JSR FZCHK
        IF C
    JMP $CZERO ; Fl IS ZERO.
    ; GET HERE MEANS NORMAL MULTIPLICATION.
    ; UNPACK Fl AND F2.
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
38
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FMULT
FMULT.MAC


101 F745 ACCE00
102 F748 FE
103 F749 A6FFFAC4AB
104 P74E AECE
105 F750 A6FFFCC4AB
106
107 F755 ACOOCE
108 F758 F0
109 F759 ACCE00
110 F75C FE
111 F75D AECE
112 F75F A6FFFAC4F8
113 F764 A6FFFAC4AB
114 F769 07
115 F76A A6FFFCC4A9
116
117 F76F E2
118 F770 40
119 F771 ACOOCE
120 F774 F4
121 F775 FE
122 F776 AECE
123 F778 A6FFFAC4F8
124 F77D A6FFFAC4AB
125 F782 A6FFFCC4AB
126 F787 07
127 F788 04
128
129
130 F789 ACOOCE
131 F78C BD7FFF
132 F78F 4D
133
134 F790 E7
135 F791 F3
136 F792 A6FFFAC4AB
137 F797 E7
138 F798 F1
139 F799 07
140 F79A 8 F08
141 F79C 51
142
143 F79D F3
145 F79E A6FFFAC4A8
146 F7A3 F1
147 F7A4 FO
148 F7A5 F4
149 F7A6 B80100
150 F7A9 07
151 F7AA B4F882

LD TMP1, $X$; TMP1 NOW POINTS TO FR-LO.
MULT $A, W(B)$
ST A, W(SP-6) ; STORE LOW WORD OF PRODUCT ON STACK.
$\mathrm{XA}, \mathrm{X}$
ST A, W(SP-4) ; STORE HIGH WORD OF PRODUCT ON STACK.
; NOW COMPUTE F1-HI*FR-LO.
LD X, TMP1
LD $\mathrm{A}, \mathrm{W}(\mathrm{X}+\mathrm{C}$
LD TMP1, $X$; TMPI NOW POINTS TO F2-HI.
MULT A, W(B)
$X A, X$
ADD A, W(SP-6) ; ADD LOW WORD OF LAST PROD. TO HIGH WORD.
ST A, W(SP-6)
IF C
INC W(SP-4) ; IF CARRY, INCREASE HIGH WORD BY 1.
; FINALLY COMPUTE F1-LO*F2-HI.
IDS $A, W(B-)$; ADJUST B TO POINT TO F1-LO.
NOP
ID $X$, TMPI
LD $A, W(X)$
MULT A, W(B)
$\mathrm{XA}, \mathrm{X}$
ADD A, W(SP-6) ; ADD LOW WORD ACCUMULATED SO FAR.
ST A, W(SP-6)
LD A, W(SP-4) ; A CONTAINS HIGH WORD OF PRODUCT.
IF C ; IF CARRY ON LAST LOW WORD ADD,
INC A ; THEN INCREASE HIGH WORD.
;
; MANTISSA MULTIPLICATION DONE. NOW CHECK FOR NORMALIZATION.
LD X, TMPI
IFGT A, O7FFF ; IS MSB OF PRODUCT 1 i
JP \$EXINC ; YES, INCREASE MANTISSA. ; NEED TO SHIFT MANTISSA LEFT BY 1 BIT.
SHL A
$X A, W(X-)$
LD $A, W(S P-6)$
SHL A
X A, W(X+)
IF C ; DID SHIFT OF LOW WORD PUSH OUT A 1 ?
SET $W(X) .0$; YES SO SET LSB OF HIGH WORD.
JP §ROUND ; GO TO ROUNDING CODE.
SEXINC:
; NEED TO INCREASE EXPONENT BY 1. REMEMBER X POINTS TO FZ-HI.
$X$ A, $W(X-)$; A CONTAINS HIGH WORD, $X$ POINTS TO F2-LO.
LD A, W(SP-6) ; GET LOW WORD.
$X A, W\left(X_{+}\right)$; STORE LOW WORD.
LD $A, W(X+)$
LD A, W(X) ; GET C-EXP.C-SIGN
ADD A, 0100 ; INCREASE C-EXP.
IF C
JMPL OVRFL ; EXPONENT OVERFLOW.

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 40
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FMULT
FMULT.MAC
152 F7AD F3 X A,W(X-) ; NO OVERFLOW, SO SAVE C-EXP.C-SIGN.
```

153
154
155 F7AE B5F8ED
156
157 F7BI DO
158 F7B2 D2
159 F7B3 9C00
160 F7B5 B4F866
161 F7B8 9DFE
162 F7BA B4F872
163 F7BD F2
164 F7BE F2
165 F7BF B5F8BA +
166 F7C2 3FC4
167 F7C4 3FCC
168 F7C6 3FCE
169 F7C8 3C
170
171
172
173 F7C9 00
174 F7CA ACC8CA
175 F7CD 3FCC
176 F7CF 3FCE
177 F7D1 3C
178
179 .END

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 41
HPC CROSS ASSEMBLER,REV:C,30 JUL }8
FMULT
FDIV.MAC
37
38
    l
    2
    3
    4
    5
    7
    8
    9
10
1 1
12
13
14
15
16
17
18
19 F7D2 AFCE
F7D4 AFCC
21
22 F7D6 ACC4CE
23 F7D9 86FFF6CEF8
F7DE ACCE00
25
26 F7El 85F85C
F7E4 07
F7E5 B4F827
29
30 F7E8 ACCACC
F1 F7EB ACC8CE
F7EE A20200A8
F7F2 ACC8CA
F7F5 AECE
F7F7 B5F846
F7FA 07
F7FB B4F811
38
39 F7FE B5F850
F801 07
F802 B4F7FB
4 2
4 3 \text { F805 ACCCCA}
F F808 B5F846
F80B 07
F F8OC 94Fl
47
4 8
49 F80E ACC4CE
```

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
41
HPC CROSS ASSEMBLER,REV:C, 30 JUL 86
FMULT
FDIV.MAC
\begin{tabular}{|c|c|c|}
\hline 37 & & . FORM 'FDIV.MAC' \\
\hline 38 & & . INCLD FDIV.MAC \\
\hline 1 & & .TITLE FDIV \\
\hline 2 & & . LOCAL \\
\hline 3 & & ; \\
\hline 4 & & ; SUBROUTINE TO DIVIDE TWO SP FLOATING POINT NuMbers. \\
\hline 5 & & ; \(\mathrm{C}=\mathrm{Fl} / \mathrm{F} 2\) \\
\hline 6 & & ; \\
\hline 7 & & ; Fl IS Stored in the leee format in Regs \(K\) and A. \\
\hline 8 & & ; THE HIGH WORD OF Fl WILI BE REFERRED AS Fl-Rl AND IS IN K. \\
\hline 9 & & ; THE LOW WORD OF Fl WILL BE REFERRED TO AS F1-RO AND IS IN A. \\
\hline 10 & & ; \\
\hline 11 & & ; F2 IS Stored in the ieee format on the stack. If SP IS The \\
\hline 12 & & ; STACK POINTER ON ENTRY, THEN \\
\hline 13 & & ; THE HIGH WORD OF F2, REFERRED TO AS F2-R1 IS AT SP - 4 AND \\
\hline 14 & & ; THE LOW WORD OF F2, REFERRED TO AS F2-RO IS AT SP - 6. \\
\hline 15 & & ; \\
\hline 16 & & ; C IS Returned in the ieee format in Regs K and a. \\
\hline 17 & & ; \\
\hline 18 & & FDIV: \\
\hline 19 F7D2 AFCE & & PUSH X \\
\hline 20 F7D4 AFCC & & PUSH B \\
\hline 21 & & ; SAVE ADDRESS OF F2-RO IN TMP1. \\
\hline 22 F7D6 ACC4CE & & LD X, SP \\
\hline 23 F7D9 86FFF6CEF8 & & ADD X, OFFF6 ; SUBTRACT 10. \\
\hline 24 F7DE ACCE00 & & LD TMP1, X ; AND SAVE IN TMPl. \\
\hline 25 & & ; CHECK AND SEE IF Fl IS A NAN. \\
\hline 26 F7El 85F85C & + & JSR FNACHK \\
\hline 27 F7E4 07 & & IF C \\
\hline 28 F7E5 B4F827 & & JMPL FNAN ; Fl IS A NAN. \\
\hline 29 & & ; CHECK AND SEE IF F2 IS A NAN. \\
\hline 30 F7E8 ACCACC & & LD B, K \\
\hline 31 F7EB ACC8CE & & LD X, A \\
\hline 32 F7EE A20200A8 & & LD A, W(TMP1+2) \\
\hline 33 F7F2 ACC8CA & & LD K, A \\
\hline 34 F7F5 AECE & & X A. X \\
\hline 35 F7F7 B5F846 & + & JSR FNACHK \\
\hline 36 F7FA 07 & & IF C \\
\hline 37 F7FB B4F811 & & JMPL FNAN ; F2 IS NAN. \\
\hline 38 & & ; CHECK AND SEE IF F2 IS ZERO. \\
\hline 39 F7FE B5F850 & + & JSR FZCHK \\
\hline 40 F801 07 & & IF C \\
\hline 41 F802 B4F7FB & & JMPL DIVBYO ; F2 IS ZERO. \\
\hline 42 & & ; CHECK AND SEE IF Fl IS ZERO. \\
\hline 43 F805 ACCCCA & & LD K, B ; RESTORE Fl-R1 FROM B. \\
\hline 44 F808 B5F846 & + & JSR FZCHK \\
\hline 45 F80B 07 & & IF C \\
\hline 46 F 80 C 94 Fl & & JMP \$CZERO ; F1 IS ZERO. \\
\hline 47 & & ; GET HERE MEANS NORMAL DIVISION. \\
\hline 48 & & ; UNPACK F1 AND F2. \\
\hline 49 F80E ACC4CE & & LD X, SP ; X POINTS TO Fl-LO. \\
\hline
\end{tabular}
```

```
NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC
```

PAGE:
42

| 50 | F811 8210C4F8 |  | ADD SP, 010 | ; MOVE SP PAST LOCAL STORAGE. |
| :---: | :---: | :---: | :---: | :---: |
| 51 | F815 AFCE |  | PUSH X | ; SAVE SP ON STACK FOR QUICK RETURN. |
| 52 | F817 B5F847 | + | JSR FUNPAK | ; UNPACK Fl. |
| 53 | F81A AC00CC |  | LD B, TMP1 | ; B NOW POINTS TO F2-RO |
| 54 | F8ID ACCE00 |  | LD TMPI, X | ; TMP1 NOW POINTS TO F2-LO. |
| 55 | F820 E0 |  | LDS $A, W(B+)$ | ; LOAD F2-RO INTO A. |
| 56 | F821 40 |  | NOP |  |
| 57 | F822 AECA |  | X A, K |  |
| 58 | F824 E4 |  | LD $A, W(B)$ |  |
| 59 | F825 AECA |  | X A, K | ; LOAD F2-R1 INTO K. |
| 60 | F827 B5F837 | + | JSR FUNPAK | ; UNPAK F2. |
| 61 |  |  | ; |  |
| 62 |  |  | ; ENSURE THAT Fl-HI IS | LESS THAN F2-HI. |
| 63 | - |  | ; |  |
| 64 | F82A F2 |  | LD A, W(X-) | ; X POINTS TO F2-EXP.F2-SIGN. |
| 65 | F82B F2 |  | LD A, W(X-) | ; $X$ POINTS TO F2-HI. |
| 66 | F82C AC00CC |  | LD B, TMP1 | ; B POINTS TO F2-LO. |
| 67 | F82F E2 |  | LDS $A$, W(B-) | ; B POINTS TO Fl-EXP.Fl-SIGN. |
| 68 | F830 40 |  | NOP |  |
| 69 | F831 E2 |  | LDS $A, W(B-)$ | ; LOAD Fl-EXP.Fl-SIGN. |
| 70 | F832 40 |  | NOP | ; B POINTS TO Fl-HI. |
| 71 | F833 ACC8CA |  | LD K, A | ; SAVE Fl-EXP.Fl-SIGN IN K. |
| 72 | F836 F4 |  | LD $A, W(X)$ | ; LOAD F2-HI. |
| 73 | F837 FD |  | IFGT $\mathrm{A}, \mathrm{W}(\mathrm{B})$ | ; IS F2-HI > FI-HI ? |
| 74 | F838 51 |  | JP \$FEXSN | ; YES, SO ALL IS WELL. |
| 75 |  |  |  | ; GET HERE MEANS NEED TO SHR Fl, |
| 76 |  |  |  | ; AND INCREASE ITS EXPONENT. |
| 77 | F839 E0 |  | LOS A, W(B+) | ; GET FI-HI. |
| 78 | F83A 40 |  | NOP | ; B POINTS TO Fl-EXP.Fl-SIGN. |
| 79 | F83B AECA |  | X A, K | ; SWAP Fl-EXP. Fl-SIGN AND Fl-HI. |
| 80 | F83D B80100 |  | ADD A, 0100 | ; INCREASE Fl-EXP BY 1. |
| 81 | F840 E3 |  | XS A, W(B-) | ; STORE BACK IN Fl-EXP.FI-SIGN. |
| 82 | F841 40 |  | NOP | ; B POINTS TO Fl-HI. |
| 83 | F842 E4 |  | LD A, W(B) | ; LOAD Fl-HI. |
| 84 | F843 C7 |  | SHR A |  |
| 85 | F844 E3 |  | XS A, W(B-) | ; STORE BACK IN Fl-HI. |
| 86 | F845 40 |  | NOP | ; B POINTS TO Fl-LO. |
| 87 | F846 E4 |  | LD A, W(B) | ; LOAD Fl-LO. |
| 88 | F847 D7 |  | RRC A |  |
| 89 | F848 El |  | XS A, W(B+) | ; PUT IT BACK IN Fl-LO. |
| 90 | F849 40 |  | NOP | ; B POINTS TO Fl-HI. |
| 91 |  |  | ; |  |
| 92 |  |  | \$FEXSN: |  |
| 93 |  |  | ; DETERMINE C-EXP AND 0 | C-SIGN. |
| 94 | F84A F0 |  | LD $\mathrm{A}, \mathrm{W}(\mathrm{X}+$ ) | ; X POINTS TO F2-EXP.F2-SIGN. |
| 95 | F84B E0 |  | LDS $A$, W ( $\mathrm{B}^{+}$) | ; B POINTS TO Fl-EXP.Fl-SIGN. |
| 96 | F84C 40 |  | NOP |  |
| 97 | F84D F4 |  | LD A, W(X) | ; LOAD F2-EXP.F2-SIGN. |
| 98 | F84E B9FF00 |  | AND A, OFFOO | ; MASK OUT THE SIGN. |
| 99 | F851 C7 |  | SHR A | ; ALLOW 9 BITS FOR EXP CALCULATIONS. |
| 100 | F852 ACC8CA |  | LD K, A | ; SAVE IT IN K. |


; C-EXP HAS BEEN COMPUTED. NOW FIND C-SIGN.
IFEQ A, OFFOO
JMPL OVRFL
IFEQ A, 0
ST A, TMP1 ; SAVE C-EXP. 00000000 IN TMP1.
LD A, W(X) ; LOAD F2-EXP.F2-SIGN.
AND A, OFF ; MASK OUT F2-EXP.
; A NOW HAS F1-EXP.C-SIGN.
OR A, TMP1 ; BRING IN C-EXP
$X$ A, $W(X-)$; STORE IN F2-EXP.F2-SIGN.
; X POINTS TO F2-HI.
LD A, W(X-) ; X POINTS TO F2-LO.
LDS $A, W(B-) \quad ; \quad B$ POINTS TO F1-HI.
; NOW DO THE MANTISSA DIVISION.
LD A, W(X+) ; LOAD F2-LO. X POINTS TO F2-HI.
LD TMP1, $X$; SAVE ADDRESS OF F2-HI IN TMP1.
MULT A, $\mathrm{W}(\mathrm{B})$; COMPUTE F2-LO*F1-HI.
; X CONTAINS MS WORD AND A IS LS WORD.
X A, B , A POINS
$X$ A, TMP1 ; A POINTS TO F2-HI, TMP1 POINTS TO F1-HI.
. BYTE OEF ; DIVD A, W(B) - KLUDGED !!

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
44
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC

```
152 ;
152 ;
```

153 F89E ACC8CA
154 F8A1 A8CC
155 F8A3 AE00
156 F8A5 AECC
157 F8A7 E2
158 F8A8 40
159 F8A9 E0
160 F8AA 40
161 F8AB 02
162 F8AC 96CAEB
163 F8AF ACC8CE
164 F8B2 E4
165 F8B3 06
166 F8B4 05
167 F8B5 AECE
168 F8B7 ACOOCC
169 ;
170 F8BA EF
171
172
173 F8BB AB00
174 F8BD 00
175
176 F8BE EF
175
176 F8BE EF
177
178 F8BF AE00
179
180
181 F8Cl E7
182 F8C2 07
183 F8C3 56
184
185 F8C4 AE00
186 F8C6 E7
187 F8C7 AE00
188 F8C9 07
189 F8CA 96C808
190 F8CD ABCA
191 F8CF El
192 F8DO 40
193 F8D1 E4
194 F8D2 B8FF00
195 F8D5 E3
196 F8D6 40
197 F8D7 A8CA
198 F8D9 E7
199
200 F8DA D7
201 F8DB E3
202 F8DC 40
LD K, A ; SAVE QUOTIENT IN K.
LD A, B ; A POINTS TO F2-HI.
XA , TMP1 ; A POINTS TO F1-HI, TMP1 POINTS TO F2-HI.
XA A B ; B POINTS TO Fl-HI.
LDS $A, W(B-) \quad$; B POINTS TO F1-LO.
NOP
LOS A, W(B+) ; LOAD Fl-LO.
NOP ; B POINTS TO Fl-HI.
SET C
SUBC A, K ; SUBTRACT QUOTIENT SAVED IN K.
LD $X, A \quad$; AND SAVE IN $X$.
LD A, W(B) ; LOAD Fl-HI.
IFN C ; IF C WAS NOT SET IN THE LAST SUBTRACT,
DEC A ; ADJUST THE BORROW.
$\mathrm{X} A, \mathrm{X}$
LD B, TMP1 ; B POINTS TO F2-HI.
169 ;
.BYTE OEF ; DIVD A, W(B) - KLUDGED AGAIN !
; QUOTIENT IN A, REM IN X.
;
ST A, TMP1 ; SAVE QUOTIENT IN TMPI.
CLR A ; ZERO A.
;
.BYTE OEF ; DIVD A, W(B) - KLUDGED YET AGAIN !
;
$X$ A, TMP1 ; SWAP OLD AND NEW QUOTIENTS.
;
; CHECK FOR NORMALIZATION. CAN BE OFF BY AT MOST 1 BIT.
SHL A
IF C
JP \$NMED ; IT IS NORMALIZED.
; GET HERE MEANS NEED TO SHIFT LEFT ONCE.
$X$ A, TMPI ; SWAP HI AND LO WORDS.
SHL A
$X A$, TMP1 ; HI WORD IS IN $A$, LO WORD IN TMPI.
IF C ; WAS 1 SHIFTED OUT OF LO WORD?
SET A. 0 ; YES, THEN SET LSB OF HI WORD.
ST A, K ; SAVE HI WORD IN K.
XS $A, W(B+)$
NOP ; B POINTS TO FR-EXP.F2-SIGN.
$\begin{array}{ll}\text { LD A, W (B) } \\ \text { ADD A, OFFOO } & \text {; SUAD F2-EXP.FR-SIGN. } \\ \text { SUBTRACT I FROM EXPONENT. }\end{array}$
ADD A, OFFOO ; SUBTRACT 1 FROM EXPONENT.
XS A, W(B-) ; STORE BACK IN F2-EXP.F2-SIGN.
NOP: ; B POINTS TO F2-HI.
LD A, K ; HI WORD TO A.
SHL A
\$NMED:
RRC A ; RESTORE BIT OUT.
XS A, W(B-) ; SAVE HI-WORD IN F2-HI.
NOP ; B POINTS TO F2-LO.

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
45
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FDIV.MAC
203 F8DD A800
204 F8DF El
205 F8EO 40
206 F8E1 ACCCCE
207
208
209 F8E4 B5F7B7
210
2ll F8E7 DO
212 F8E8 D2
213 F8E9 9C00
214 F8EB B4F730
215 F8EE 9DFE
216 F8FO B4F73C
217 F8F3 F2
218 F8F4 F2
219 F8F5 B5F784
220 F8F8 3FC4
221 F8FA 3FCC
222 F8FC 3FCE
223 F8FE 3C
224
225
226 F8FF 00
227 F900 ACC8CA
228 F903 3FCC
229 F905 3FCE
230 F907 3C
231
232
    LD A, TMP1
    XS A, W(B+) ; SAVE C-LO.
    NOP ; B POINTS TO F2-HI.
    LD X, B ; MOVE ADDRESS OF F2-HI TO X.
    ;
    ; ROUNDING CODE.
        JSRL SROUND
    ; FINAL CHECK OF EXPONENT.
        LD A, M(X+) ; X NOW POINTS TO C-EXP.
        LD A, M(X-)
    IFEQ A, O
    JMPL UNDFL
    IFGT A, OFE
    JMPL OVRFL
    LD A, W(X-)
    LD A,W(X-) ; X NOW POINTS TO C-LO.
    JSR FPAK ; PACK C.
    POP SP ; SET UP SP FOR RETURN.
    POP B
    POP X
    RET
    ; C IS ZERO B'COS Fl IS ZERO.
$CZERO:
            CLR A
            LD K, A
            POP B
            POP X
            RET
    .END
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 46
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
FDIV
FSINX.MAC


```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 47
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SINX
FSINX.MAC
```

50 F983 AFCA
51 F965 B6F9A4AB
52 F969 A4F9A6CAAB
53 F96E B5FBA4
54
55 F971 3FCE
56 F973 3FCE
57 F975 36BA
58
59 F977 AFC8
60 F979 AFCA
61 F97B B13F80
62 F97E 00
63 F97F B5FB93
64
65 F982 3FCE
66 F984 3FCE
67 F986 3FCE
68 F988 3FCE
69 F98A 36CF
70
71 F98C 3FCE
72 F98E 3FCE
73 F990 3FCE
74 F992 3C
75
76 F993 40
77
78 F994 2B32
79 F996 D732
80 F998 lDEF
81 F99A 3836
82 F99C 010D
83 F99E 5039
84 F9AO 8988
85 F9A2 083C
86 F9A4 ADAA
87 F9A6 2A3E
88
89
90
91
92 F9A8 AFCE
93 F9AA ACC8CE
94 F9AD B6F9C8A8
95 F9Bl AFC8
96 F9B3 B6F9CAA8
97 F9B7 AFC8
98 F9B9 A8CE
99 F9BB B5FB77
100 F9BE 3FCE

PUSH K
LD A, W(\$AlLO)
LD K, W(\$AlHI) ; LOAD Al.
JSRL FSUB ; COMPUTE
; A1 - X^2 (A2 - X^2(A3 - X^2 (A4 - A5* $\left.\left.\mathrm{X}^{\wedge} 2\right)\right)$ ).
POP X
POP X

- JSRL FMULTT ; COMPUTE

PUSH A
PUSH K
LD K, 03F80
CLR A ; LOAD 1.0 INTO K-A.
JSRL FSUB ; COMPUTE ; 1 - ALL THE JUNK ABOVE.
POP X
POP X
POP X
POP X ; NOW X IS AT THE TOP OF STACK.
JSRL FMULT ; COMPUTE
; $X\left(1-X^{\wedge} 2\left(A 1-X^{\wedge} 2\left(A 2-X^{\wedge} 2\left(A 3-X^{\wedge} 2\left(A 4-A 5 * X^{\wedge} 2\right)\right)\right)\right)\right.$.
POP X
POP X
POP X
RET
;
;
\$A5LO: .WORD 0322B
\$A5HI: .WORD 032D7
\$A4LO: .WORD OEFID
\$A4HI: .WORD 03638
\$A3LO: . WORD OODO1
\$A3HI : .WORD 03950
\$A2LO: .WORD 08889
\$A2HI: .WORD 03CO8
§AILO: .WORD OAAAD
\$A1HI: .WORD 03E2A
;
; A DIRTY APPROXIMATION TO COS(X) USING SIN(X).
; COSX:

PUSH X
LD X, A
LD A, W(\$PI2LO)
PUSH A
LD A, W(\$PI2HI)
PUSH A
LD A, X
JSRL FADD ; COMPUTE $X+$ PI/2.
POP X
FSINX.MAC

| 101 F9CO 3FCE |  | POP X |  |
| :---: | :---: | :---: | :---: |
| 102 F9C2 34BA | - | JSRL SINX | ; COMPUTE SIN(X+PI/2). |
| 103 F9C4 3FCE |  | POP X |  |
| 104 F9C6 3C |  | RET |  |
| 105 | ; |  |  |
| 106 F9C7 40 |  | . EVEN |  |
| 107 F9C8 DB0F | \$PI2L0: | .WORD OOFDB |  |
| 108 F9CA C93F | \$PI2HI : | . WORD 03FC9 |  |
| 109 | ; |  |  |
| 110 | ; A DIRT | Y APPROXIMATION | TO TAN(X) USING SINX AND COSX. |
| 111 | ; |  |  |
| 112 | TANX: |  |  |
| 113 F9CC AFCE |  | PUSH X |  |
| 114 F9CE AFCC |  | PUSH B |  |
| 115 F9DO AFC8 |  | PUSH A |  |
| 116 F9D2 AFCA |  | PUSH K |  |
| 117 F9D4 342C |  | JSR COSX | ; COMPUTE COS(X) |
| 118 F9D6 ACC8CE |  | LD X, A |  |
| 119 F9D9 ACCACC |  | LD B, K |  |
| 120 F9DC 3FCA |  | POP K |  |
| 121 F9DE 3FC8 |  | POP A |  |
| 122 F9E0 AFCE |  | PUSH X |  |
| 123 F9E2 AFCC |  | PUSH B |  |
| 124 F9E4 34DC |  | JSR SINX | ; COMPUTE SIN(X). |
| 125 F9E6 3614 |  | JSR FDIV | ; $\operatorname{COMPUTE}$ TAN $(X)=\operatorname{SIN}(\mathrm{X}) / \operatorname{COS}(\mathrm{X})$. |
| 126 F9E8 3FCC |  | POP B |  |
| 127 F9EA 3FCC |  | POP B |  |
| 128 F9EC 3FCC |  | POP B |  |
| 129 F9EE 3FCE |  | POP X |  |
| 130 F9FO 3C |  | RET |  |
| 131 | ; |  |  |
| 132 |  | .END |  |
| 41 | ; |  |  |
| 42 | ; |  | - |
| 43 FFFE OOFO |  | .END LIS | TER |



```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
50
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
SINX
MACRO TABLE
NO WARNING LINES
NO ERROR LINES
2547 ROM BYTES USED
SOURCE CHECKSUM = A3IF
OBJECT CHECKSUM = 2AC3
INPUT FILE C:LISTER.MAC
LISTING FILE C:LISTER.PRN
OBJECT FILE C:LISTER.LM
```


## A Radix 2 FFT Program for the HPC

## INTRODUCTION

This report describes the implementation of a radix-2, Deci-mation-in-time FFT algorithm on the HPC. The program, as presently set up can do FFTs of length $2,4,8,16,32,64$, 128 and 256. The program can be easily modified to work with higher FFT lengths by increasing the Twiddle Factor table.

## FFT FUNDAMENTALS

If $\mathrm{x}(\mathrm{n}), \mathrm{n}=0,1, \ldots, \mathrm{~N}-1$ are N samples of a time domain signal, its Discrete Fourier Transform (DFT) is defined as

$$
X(k)=\sum_{n=0}^{n=N-1} x(n) W n k, k=0,1, \ldots, N-1
$$

where $W=e-\mathrm{j} 2 \pi / \mathrm{N}$
The straight evaluation of the above equation requires on the order of $\mathrm{N}^{2}$ complex multiplies. The FFT is nothing but a fast algorithm to compute the DFT that uses only on the order of $N \log (N)$ complex multiplies. Many different FFT algorithms exist (please see references 1, 2 and 3). The algorithm implemented for the HPC is the most common type of FFT - a radix-2, Decimation-in-time algorithm. This class of algorithms requires that the number of input samples, N , be a power of 2 . This is usually not a problem, since the input data can be zero padded to achieve this. The development of this algorithm is described in references 1 and 2; the discussion here is brief and based on reference 1.
Separating the DFT summation above into the even-numbered points and odd-numbered points of $x(n)$, we can rewrite the above sum as:

$$
X(k)=\sum_{n \text { even }} x(n) W n k+\sum_{n \text { odd }} x(n) W n k
$$

Using $n=2 r$ for $n$ even and $n=2 r+1$ for $n$ odd, we can further rewrite the above as:

$$
X(k)=\sum_{r=0}^{N / 2-1} x(2 r) W^{2 r k}+W^{k} \sum_{r=0}^{N / 2-1} x(2 r+1) W^{2 r k}
$$

If $G(k)$ is the $N / 2$ point DFT of $x(2 r)$ and $H(k)$ is the $N / 2$ point DFT of $x(2 r+1)$, the above equation can be written as:

$$
X(k)=G(k)+W^{k} H(k)
$$

This equation shows that a $N$ point DFT can be written as the sum of two N/2 point DFTs. The N/2 point DFTs can be computed as the sum two N/4 point DFTs and so on until we are left with two point DFTs. The two point DFTs can be trivially evaluated by direct computation.
Figure 1, taken from reference 1, shows the decomposition for the case $\mathrm{N}=8$. With reference to this figure, we can note the following points.

1. If $N$ is the number of points in the original sequence, where $N=2 L$, then there are $L$ stages in the DFT decomposition.

National Semiconductor
Application Note 487
Ashok Krishnamurthy

2. The basic computation unit is the so-called Butterfly, shown in Figure 2. Each stage involves the computation of $N / 2$ butterflies.
3. The results from the computation in one stage are fed to the next stage after multiplication by some power of $W$. These powers of $W$ are the so-called Twiddle Factors. Note that each power of $W$ is really a complex number that can be represented by its real and imaginary parts. The real part of $W \mathrm{k}$ is $\cos (2 \pi \mathrm{k} / \mathrm{N})$ and the imaginary part is $-\sin (2 \pi \mathrm{k} / \mathrm{N})$.
4. The number of distinct Twiddle Factors used in the first stage is 1 , in the second stage is 2 etc., until the Lth stage that involves $2 \mathrm{~L}-1=\mathrm{N} / 2$ twiddie factors. Each twiddle factor in the first stage is involved in N/2 Butterflies, in the second stage with $\mathrm{N} / 4$ butterflies etc., until in the $L^{\text {th }}$ stage each twiddle factor is involved with $N /(2 L)=1$ butterfly.
5. The input data sequence needs to be suitably scrambled if the output sequence is to be in the proper order. This scrambling is easily accomplished by using the so-called Bit-Reverse counter as outlined in reference 2.
6. The outputs from each stage can be stored back again in the same storage area as the input sequence. This gives the algorithm the in-place property. Thus the final DFT results overwrite the initial data.

## THE INVERSE FFT

If $X(k) k=0,1, \ldots, N-1$ is the DFT of a sequence, then its inverse DFT, $x(n)$, is defined as follows:

$$
x(n)=\left(\frac{1}{N}\right)^{k=N-1} \sum_{k=0}^{N(k) W-n k \quad n=0,1, \ldots, N-1 . . . . ~ . ~}
$$

Thus the Inverse FFT is the same as the forward FFT except for the following: 1. Negative powers of W are used instead of positive powers; and 2. The final sequence is scaled by $1 / \mathrm{N}$. The basic FFT program can therefore be used to compute the inverse FFT with these two changes. This is the approach used in the HPC implementation.

## TWIDDLE FACTOR TABLE

The brief description of the FFT in the previous section shows that the algorithm needs to use the Twiddle Factors $\mathrm{W}^{\mathrm{k}}$ in the computation. The twiddle factors can either be computed as required, they can be computed using a recursive relation, or they can be obtained by looking up in a table (Ref. 2). The approach used in the HPC implementation is to construct a table containing the needed twiddle factors. This table is stored in ROM and values needed are looked up from this table. The length of the table needed is determined by the maximum FFT length that you want to use. The HPC FFT implementation is presently limited to a maximum length of 256 . This requires that the twiddle factors $W^{0}, W^{1}, \ldots W^{255}$ be available, where
$W=e^{-j 2 \pi / 256}$. Since $e^{j x}=\cos (x)+j \sin (x)$, the values stored in this table are $\cos (0), \sin (0), \cos (2 \pi / 256), \sin (2 \pi /$ 256) etc., up to $\cos (2 \pi \times 255 / 256), \sin (2 \pi \times 255 / 256)$. The table used in the implementation is organized as follows:

$$
\begin{aligned}
& . \text { WORD } \cos (0) \times 2^{14} \\
& . \text { WORD } \sin (0) \times 2^{14} \\
& . \text { WORD } \cos (2 \pi / 256) \times 2^{14} \\
& . \text { WORD } \sin (2 \pi / 256) \times 2^{14} \\
& . \\
& . \\
& . \\
& . W O R D \cos (2 \pi 255 / 256) \times 2^{14} \\
& \text {.WORD } \sin (2 \pi 255 / 256) \times 2^{14}
\end{aligned}
$$

This table is available in the file TWDTBL.MAC and occupies 1024 bytes of storage.

## DATA STORAGE

The data to be transformed, $x(0), \ldots, x(N-1)$ are also regarded as complex numbers with a real and an imaginary part. Let $x r(i)$ be the real part of $x(i)$ and $x i(i)$ the imaginary part of $x(i)$. Then the data needs to be stored as follows:

$$
\begin{aligned}
& . \text { WORD } \times r(0) \\
& . \text { WORD } x i(0) \\
& . \text { WORD } \times r(1) \\
& . \text { WORD } x i(1) \\
& . \\
& . \\
& . \\
& . W O R D \times r(N-1) \\
& . W O R D \times i(N-1)
\end{aligned}
$$

The length of this storage area obviously depends on the number of data points to be transformed. Note that the FFT program itself does not use any base page user RAM. Also, only 8 words of stack are needed. Thus the base page user RAM can be used to store the data to be transformed. Since 192 bytes are available in this area, transforms of up to 32 point in length can be in the single chip mode with no external RAM.

## USING THE FFT PROGRAM

The FFT program along with test data to test the program is provided in the files FFT.MAC, TSTDAT.MAC and TWDTBL.MAC. TSTDAT.MAC contains the test data, and the output from the FFT routines. TWDTBL.MAC contains the Twiddle Factors. The FFT computation involves the use
of 4 different subroutines: FFT, IFFT, BRNCNTR and SMULT. FFT does the forward FFT calculation, IFFT the Inverse FFT calculation, BRNCNTR implements the bit reversed counter, and SMULT does signed multiplication.
Two global symbols need to be defined by the user to use the FFT routines. The first, called TWSTAD should be set to the address of the start of the twiddle factor table. The second, called DTSTAD, should be set to the address of the start of the data area to be transformed. For details on the organization of these storage areas, see the preceding sections.
The actual number of data points to be transformed needs to be passed to the FFT routines. This is done as follows.
Two symbols that refer to words of on-chip RAM have been defined. The first is NUMB $=W(01 C 0)$ and the second is $\mathrm{L1}=\mathrm{W}(01 \mathrm{C} 2)$. Before calling the FFT routine, the user should load NUMB with $N$, the number of data points to be transformed, and L 1 with $\mathrm{L}, \mathrm{N}=2 \mathrm{~L}$.
To do a forward FFT, call FFT; to do an inverse FFT, call IFFT. In both cases, the output of the transform overwrites the input data.

## INCREASING THE MAXIMUM TRANSFORM LENGTH

The maximum transform length for the FFT program is primarily limited by the size of the Twiddle Factor table. To increase the transform length, the following needs to be done.

1. Increase the Twiddle Factor table. Thus, if the maximum transform length required is 1024, the table needs to store the cosine and sine of the angles

$$
0,2 \pi / 1024,2 \pi \times 2 / 1024, \ldots, 2 \pi \times 1023 / 1024
$$

2. Change the global symbol LMAX such that the maximum transform length is 2 LMAX.

## FFT/IFFT TEST PROGRAM

The data in the file TSTDAT.MAC can be used to test the FFT program. The data and its transform value is from reference 3. The program in reference 3 is for a Floating point FORTRAN FFT program. Since the HPC FFT program is a fixed point one, the input data needs to be suitably scaled. The scale factor chosen is 210 . The file TSTDAT.MAC contains the scaled input data, and the expected transform. The input data is stored in memory words 200/27E and the expected transform is stored in memory words 280/2FE. To run the test program, do the following.
Set up the MOLE Development System with Blocks 0, 13, 14 and 15 mapped ON. Download the program to the MOLE. Set up a Breakpoint at F410. Run the program starting at F400. When the program is breakpointed, list memory words 200/27F and compare them with memory words 280/2FE.
Note that any difference between the expected DFT values and the DFT values actually computed is due to the fixed point computations in the FFT program.



TL/DD/9259-2
FIGURE 2. The Butterfly-The Basic Computation Unit in the FFT

## REFERENCES

1. A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
2. L.R. Rabiner and B. Gold, Theory and Applications of Digital Signal Processing, Prentice-Hall, New Jersey, 1975.
3. IEEE ASSP Society Digital Signal Processing Committee, Programs for Digital Signal Processing, IEEE Press, New York, 1979.

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this App Note can be down loaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## APPENDIX A <br> Listing of FFT Program Code

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 1 HPC CROSS ASSEMBLER,REV:C,30 JUL 86


| NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86 |  |  | PAGE: 2 |  |
| :---: | :---: | :---: | :---: | :---: |
| 52 | O1E0 |  | R2ADDR $=$ W (01EO) | ; data value involved in a butterfly. |
| 53 |  |  |  | ; Address of real part of second |
| 54 |  |  |  | ; data value involved in a butterfly. |
| 55 | OLE2 |  | $\mathrm{XRL}=\mathrm{W}$ (01E2) | ; Real part of first data value |
| 56 |  |  |  | ; involved in a butterfly. |
| 57 | 0154 |  | $\mathrm{XII}=\mathrm{W}(01 \mathrm{E} 4)$ | ; Imaginary part of above. |
| 58 |  |  |  |  |
| 59 | 0186 |  | $\mathrm{XR2}=\mathrm{W}(01 \mathrm{E} 6)$ | ; Real part of second data value |
| 60 |  |  |  | ; Involved in a butterply. |
| 61 | OLE8 |  | $\mathrm{XI} 2=\mathrm{W}$ (01E8) | ; Imaginary part of above. |
| 62 |  |  |  |  |
| 63 | Oiza |  | TEMPR $=$ W (01EA $)$ | ; temporary storage used in |
| 64 |  |  |  | ; A butterfly. |
| 65 | OLEC |  | TEMPI $=$ W (OIEC) | ; same as above. |
| 66 |  |  |  |  |
| 67 | 01EE |  | HTEMP $=$ W (OIEE) | ; temporary storage used in smult. |
| 68 |  | ; |  |  |
| 69 |  |  | . incld tstdat.mac |  |
| 70 |  |  | . INCLD TMDTBL. MAC |  |
| 71 |  | ; |  |  |
| 72 |  | ; |  |  |
| 73 | F400 |  | . $=07400$ |  |
| 74 |  | TSTPFT: |  |  |
| 75 F400 | B701FOC4 |  | LD SP, Olfo |  |
| 76 F404 | 832001 COAB |  | LD NUMB, 020 | ; 32 POINT FFT. |
| 77 F409 | 830501 C 2 AB |  | LD Ll, 05 | ; $32=2{ }^{\wedge}$. |
| 78 F40E | 3049 |  | JSR FFT | ; COMPUTE FFT. |
| 79 F410 | 40 |  | NOP |  |
| 80 F 411 | 3104 |  | JSR IFFT |  |
| 81 F413 | 40 |  | NOP |  |
| 82 F414 | 61 |  | JP .-1 |  |
| 83 |  | ; |  |  |
| 84 |  | ; |  |  |
| 85 |  | ; THIS SUBRO | NE IMPLEMENTS A BI | SEd COunter as needed for |
| 86 |  | ; data shuri | g in the prt routi | ALgorithm is based on |
| 87 |  | ; the descri | ON IN: |  |
| 88 |  | ; RABI | AND GOLD, |  |
| 89 |  | ; THEORY AND | Plications or digi | gnal processing, |
| 90 |  | ; PREN | E-haLL, 1975. |  |
| 91 |  |  |  |  |
| 92 |  | ; ON INPUT, | contains the previo | REversed counter value. |
| 93 |  | ; The NEXT | Reversed output is | IED IN X . |
| 94 |  | ; A IS LOST | AND K ARE PRESERVE |  |
| 95 |  | ; |  |  |
| 96 |  |  | . LOCAL |  |
| 97 |  | BRCNTR: |  |  |
| 98 F 415 | B601C0A8 |  | Id A, NUMB | ; get number of data samples |
| 99 |  |  |  | ; TO BE TRANSFORMED. |
| 100 F419 | C7 |  | SHR A | ; DIvide by 2. |
| 101 | \$REPEAT: |  |  |  |
| $102 \mathrm{F41A}$ | 96CEPD |  | IfGT A, X | ; is bit being tested a 0 p |

NATIONAL SEMICONDUCTOR CORPORATION PAGE: HPC CROSS ASSEMBLER,REV:C. 30 JUL 86

| $\begin{aligned} & 103 \\ & 104 \end{aligned}$ | F41D 47 | JP §FOUND | ; yes, so stop checking. <br> ; Get here keans bit being |
| :---: | :---: | :---: | :---: |
| 105 |  |  | ; Checked is 1. |
| 106 | F41E 02 | SET C |  |
| 107 | F41F A0C8CEE8 | SUBC X, A | ; ZERO OUT THE BIT. |
| 108 | F423 67 | SHR A | ; UPDATE BIT LOCATOR. |
| 109 | F424 6A | JP \$REPEAT |  |
| 110 |  | \$FOUND: |  |
| 111 | F425 A0C8CEF8 | ADD X, A |  |
| 112 | F429 3C | RET |  |
| 113 |  | . LOCAL |  |
| 114 |  | ; |  |
| 115 |  | ; |  |
| 116 |  | ; |  |
| 117 |  | ; this Subroutine multiplies two l6-BIT | 2'S COMPLEMENT INTEGERS AND RETURNS |
| 118 |  | ; the UPPER half of the result. the mult | IPLICAND IS IN A, and the multiplier |
| 119 |  | ; IN W(B). The result is returned in a. | ONE TEMPORARY WORD OF Storage, |
| 120 |  | ; ADDRESSED AS MTEMP IS USED. |  |
| 121 |  | ; |  |
| 122 |  | SMULT : |  |
| 123 | F42A 830001EEAB | LD MTEMP, 0 | ; CLEAR TEMPORARY STORAGE. |
| 124 | F42F A9CC | INC B | ; B NOW POINTS TO UPPER BYTE |
| 125 |  |  | ; OF MULTIPLIER. |
| 126 | F431 17 | IF M(B). 7 | ; is it negative p |
| 127 | F432 B601EEAB | ST A, MTEMP | ; then Save multiplicand in mtemp. |
| 128 | F436 AACC | decsz b | ; B INTO WORD POINTER. |
| 129 | F438 40 | NOP |  |
| 130 | F439 B601EEAE | X A, MTEMP | ; SWAP A AND MTEMP. |
| 131 | F430 B601EF17 | IF M ( $(\$$ MTEMP $)+1) .7$ | ; IS multiplicand negative ${ }^{\text {P }}$ |
| 132 | F441 F8 | ADD A, W(B) | ; THEN ACCUMULATE MULTIPLIER. |
| 133 | F442 B601EEAE | $X$ A, MTEMP |  |
| 134 | F446 FE | mULT $A$, W(B) | ; UNSIGNED MULTIPLY. |
| 135 | F447 AECE | $\mathrm{X} A, \mathrm{X}$ | ; UPPER half in a. |
| 136 | F449 02 | SET C |  |
| 137 | F44A B601EEEB | SUBC A, MTEMP |  |
| 138 | F44E E7 | SHL A |  |
| 139 | F44F 96CFl7 | IF H(X). 7 |  |
| 140 | F452 04 | INC A |  |
| 141 | F453 E7 | SHL A |  |
| 142 | F454 96CF16 | If H(X). 6 |  |
| 143 | F457 04 | INC A |  |
| 144 | F458 3C | RET |  |
| 145 |  | ; |  |
| 146 |  | ; |  |
| 147 |  | ; |  |
| 148 |  | ; this subroutine implements the fixed p | POINT RADIX-2 DECIMATION-IN-TIME |
| 149 |  | ; fft algorithm. the data is initially p | Put in the bit reversed order, and |
| 150 |  | ; Then the frt is Computed. For the theo | ORY BEHIND THE ALGORITHM, CONSULT: |
| 151 |  | ; |  |
| 152 |  | 1. OPPENHEIM AND SCHAFER, DIGITA | al signal processing, |
| 153 |  | PRENTICE-HALL. |  |



NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C, 30 JUL 86

PAGE: 5

205 F491 A9CC 206 F493 9530 207 208 209

210
211 F495 9008
212 F497 04
213 F498 04
214 F499 02
215 F49A B601C2EB
216 F49E B601C4AB
217 F4A2 B601C0A8
218 F4A6 C7
219 F4A7 B601C6AB
220 F4AB B601CCAB
21 F4AF 830101 C 8 AB
F4B4 830201CAAB
223
224
225
226 F4B9 B601C2AB
227 F4BD B601CEAB
228
229
230 F4Cl 00
31 F4C2 B601D0AB
F4C6 B601D2AB
233
234
235
236 F4CA B601C8A8
237 F4CE B601D4AB
238
239
240
241
242 F4D2 A401C4CAAB 243 F4D7 B601D2A8
244
245 F4DB E7
246 F4DC AACA
247 F4DE 63
248 F4DF B8F000
249
250 F4E2 ABCE
251 F4E4 FO
252 F4E5 B601D6AB
253 F4E9 F4
254 F4EA O1
255 F4EB 04

INC
JMP REVLP
DOFFT:
; DATA IS NOW STORED IN THE BIT REVERSED ORDER. COMPUTE THE FFT.
;
LD A, LMAX ; A HAS MAX FFT EXPONENT.

INC A
INC A
SET C
SUBC A, Ll ; COMPUTE LSHIFT.
ST A, LSHIFT
LD A, NUMB
SHR A
ST A, NBFLY ; INITIALIZE NBFLY.
ST A, WESTEP ; INITIALIZE WESTEP.
LD ISTEP, 01 ; INITIALIZE ISTEP.
LD ILEAP, 02 ; INITIALIZE ILEAP.
;
SET UP Ll STAGES OF BUTTERFLIES.
;
LD A, LI
ST A, NSTG ; LOOP Ll TIMES.
LOOP1:
;
CLR A
ST A, ISTART ; INITIALIZE ISTART FOR EACH STAGE.
ST A, WEXP ; INITIALIZE WEXP.
;
SET UP ISTEP LOOPS OF TWIDDLE FACTORS.

LD A, ISTEP
ST A, NTWD
LOOP2:

LOOK UP THE TWIDDLE FACTOR.

LD K, LSHIFT ; SHIFT LEFT LSHIFT TIMES.
LD A, WEXP
SHL A
DECSZ K ; DONE SHIFTING $P$
JP GADLP ; NO SO DO MORE.
ADD A, TWSTAD ; ADD STARTING ADDR OF TWIDDLE ; FACTOR TABLE.
ST A, X
LD $A, W(X+)$
ST A, COSTH
LD $A, W(X)$
COMP A
INC A ; MAKE IT NEGATIVE.


NATIONAL SEMICONDUCTOR CORPORATION HPC CROSS ASSEMBLER,REV:C,30 JUL 86
307 ;

308 F56A A401DECEAB
309 F56F A401EOCCAB
310 F574 FO
311 F575 02
312 F576 B601EAEB
313 F57A E1.
314 F57B 40
315 F57C F2
316 F57D 02
317 F57E B601ECEB
318 F582 E6
319 F583 F4
320 F584 B601EAF8
321 F588 F1
322 F589 F4
323 F58A B601ECF8
324 F58E F6
325 ;
326 F58F A501CA01DAF8
327
328 F595 B601DCAA
329
330 F599 959D
331 ;
332 ;
333 F59B B601D0A9
334
335 F59F A501CCO1D2F8
336
337 ;
338 F5A5 B601D4AA
339
340 F5A9 95D7
341 ;

343 F5AB B601CAA8
344 F5AF E7
345 F5BO B601CAAB
346 F5B4 B601C8A8
347 F5B8 E7
348 F5B9 B601C8AB
349 F58D B601C6A8
350 F5Cl C7
351 F5C2 B601C6AB
352 F5C6 B601CCA8
353 F5CA C7
354 F5CB B601CCAB
355
356 F5CF B601CEAA
357 F5D3 B4FEEB ; ;
;

                    ;
                ;
    ;
INC ISTART
ADD WEXP, WESTEP
DECSZ NTWD
JMP LOOP2

LD A, ILEAP
SHL A
ST A, ILEAP
LD A, ISTEP
ST A, ISTEP
LD A, NBFLY
SHR A
ST A, NBFLY ; UPDATE NBFLY FOR NEXT STAGE.
ID A, WESTEP
SHR A
ST A, WESTEP ; UPDATE WESTEP FOR NEXT STAGE.
DECSZ NSTG ; DONE WITH ALL STAGES ?
JMP LOOPI ; NO SO GO DO SOME MORE.

LD $X, R 1 A D D R \quad ; X \leftarrow \operatorname{ADDR}(X R(I))$.
LD $B, R 2 A D D R \quad ; B \leftarrow \operatorname{ADDR}(X R(J))$.
LD $A, W(X+) \quad ; A \leftarrow X R(I)$.
SET C
SUBC A, TEMPR
XS $A, W(B+)$
NOP
LD A, W(X-)
SET C
SUBC A, TEMPI
ST A, W(B)
LD A, W(X)
ADD A, TEMPR
$X A, W(X+)$
LD $A, W(X)$
ADD A, TEMPI
ST A, $W(X)$
ADD M1, ILEAP
DECSZ NBCNT

JMP LOOP3

INC ISTART
ADD WEXP, WESTEP

DECSZ NTWD
JMP LOOPZ

SHL A
ST A, ILEAP

## SHL A <br> SHL A

ISTEP

SHR A
ST A, NBFLY ; UPDATE NBFLY YOR NEXT STAGE.
SHR A
ST A, WESTEP
$\begin{array}{ll}\text { DECSZ NSTG } & \text {; DONE WITH ALL STAGES } ? \\ \text { JMP LOOPI } & \text {; NO SO GO DO SOME MORE. }\end{array}$

| NATIONAL SEMICONDUCTOR CORPORATION PAGE:HPC CROSS ASSEMBLER,REV:C, 30 JUL 86 ( |  |  | 8 |
| :---: | :---: | :---: | :---: |
| 358 | ; |  |  |
| 359 F5D6 3C |  | RET | ; ALL OVER. |
| 360 | ; |  |  |
| 381 | ; THE CODE BELOW IS FOR THE INVERSE FFT. THE ONLY DIFFERENCE IS THAT |  |  |
| 362 | ; THE TWIDDLE FACTORS ARE USED A LITTLE DIFFERENTLY, AND A FINAL SCALING BY |  |  |
| 363 | ; 1/NUMB IS DONE. |  |  |
| 364 | IFFT: |  |  |
| 365 | ; |  |  |
| 366 | ; FIRST PUT the data in bit reversed order. |  |  |
| 367 | ; |  |  |
| 368 F5D7 00 |  | CLR A |  |
| 369 F5D8 ABCC |  | ST A, B | ; SET UP NORMAL COUNTER. |
| 370 F5DA ABCE |  | ST A, X | ; SET UP BIT REVERSED COUNTER. |
| 371 F6DC A401COCAAB |  | LD K, NUMB | ; K HAS NUMBER OF DATA POINTS. |
| 372 | IREVLP: |  |  |
| 373 F5E1 AOCCCEFD |  | IFGT X, B | ; IS BIT REV CNTR $\rightarrow$ NORM CNTR |
| 374 FbE5 42 |  | JP ISWAP | ; YES, SO SWAP DATA. |
| 375 F5E6 9421 |  | JMP ICOUNT | ; NO SO INCREMENT COUNT. |
| 376 | ISWAP: |  |  |
| 377 F5E8 AFCC |  | PUSH B |  |
| 378 F5EA AFCE |  | PUSH X |  |
| 379 F5EC A8CC |  | LD A, B | ; INDEX VALUE I IS IN A. |
| 380 F5EE E7 |  | SHL A |  |
| 381 P5EF E7 |  | SHL A |  |
| 382 F5FO B80200 |  | ADD A, DTSTAD | ; GET ADDR. OF XR(I). |
| 383 F5F3 ABCC |  | ST A, B | ; SAVE IT IN B. |
| 384 F5FS A8CE |  | LD A, X | ; INDEX VALUE J IS IN A. |
| 385 F5F7 E7 |  | SHL A |  |
| 386 F5F8 E7 |  | SHL A |  |
| 387 F5F9 B80200 |  | ADD A, DTSTAD | ; GET ADDR. OF XR(J). |
| 388 F5FC ABCE |  | ST $\mathrm{A}, \mathrm{X}$ | ; SAVE IT IN X . |
| 389 F5FE E4 |  | LD A, W(B) | ; $\mathrm{A} \leftarrow \mathrm{XR}(\mathrm{I})$. |
| 390 F5FF F1 |  | X $A, W(X+)$ | $; \mathrm{A} \leftarrow \mathrm{XR}(\mathrm{J}), \mathrm{XR}(\mathrm{J}) \leftarrow \mathrm{XR}(\mathrm{I})$. |
| 391 F600 El |  | XS A, W ${ }^{(B+)}$ | $; \mathrm{A} \leftarrow \mathrm{XR}(\mathrm{I}), \mathrm{XR}(\mathrm{I}) \leftarrow \mathrm{XR}(\mathrm{J})$. |
| 392 F601 40 |  | NOP |  |
| 393 F602 E4 |  | LD $A, W(B)$ | ; $\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{I})$. |
| 394 F603 P5 |  | $X \mathrm{~A}, \mathrm{~W}(\mathrm{X})$ | $; \mathrm{A} \leftarrow \mathrm{XI}(\mathrm{J}), \mathrm{XI}(\mathrm{J}) \leftarrow \mathrm{XI}(\mathrm{I})$. |
| 395 F604 E6 |  | ST $A, W(B)$ | $; X I(I) \leftarrow X I(J)$. |
| 396 F605 3FCE |  | POP X |  |
| 397 F807 3FCC |  | POP B |  |
| 398 | ; |  |  |
| 399 | ICOUNT : |  |  |
| 400 | ; |  |  |
| 401 F609 AACA |  | DECSZ K | ; DONE P |
| 402 F60B 41 |  | JP IUPIT | ; NO GO DO SOME MORE. |
| 403 F60C 46 |  | JP DOIFPT |  |
| 404 | IUPIT : |  |  |
| 405 F60D 35F8 |  | JSR BRCNTR | ; COUNT UP ON BIT REV CNTR. |
| 406 F60F A9CC |  | INC B | ; COUNT UP ON NORMAL CNTR. |
| 407 F611 9530 |  | JMP IREVLP |  |
| 408 | DOIFFT: |  |  |

```
NATIONAL SEMICONDUCTOR CORPORATION
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
409 ;
410 ;
412 F613 9008
413 F615 04
4 1 4 ~ F 6 1 6 ~ 0 4 ~
415 F617 02
416 F618 B601C2EB
417 F61C B601C4AB
4 1 8 ~ F 6 2 0 ~ B 6 0 1 C 0 A 8 ~
4 1 9 ~ F 6 2 4 ~ C 7 ~
4 2 0 ~ F 6 2 5 ~ B 6 0 1 C 6 A B ~
4 2 1 ~ F 6 2 9 ~ B 6 0 1 C C A B ~
4 2 2 ~ F 6 2 D ~ 8 3 0 1 0 1 C 8 A B ~
4 2 3 ~ F 6 3 2 ~ 8 3 0 2 0 1 C A A B ~
424
4 2 5
4 2 6
427 F637 B601C2AB
428 F63B B601CEAB
4 2 9
430
431 F63F 00
432 F640 B601D0AB
4 3 3 ~ F 6 4 4 ~ B 6 0 1 D 2 A B ~
434
4 3 5
4 3 6
437 F648 B601C8A8
4 3 8 \text { F64C B601D4AB}
4 3 9
440
4 4 1
4 4 2
443 F650 A401C4CAAB
4 4 4 ~ F 6 5 5 ~ B 6 0 1 D 2 A B ~
445
446 F659 E7
447 F65A AACA
448 F65C 63
4 4 9 ~ F 6 5 D ~ B 8 F 0 0 0 ~
4 5 0
4 5 1 ~ F 6 6 0 ~ A B C E ~
452 F662 F0
453 F663 B601D6AB
454 F667 F4
455 F668 B601D8AB
456 . .
4 5 7 ~ F 6 6 C ~ A 5 0 1 D 0 0 1 D A A B ~
4 5 8
459 ;
459 ; SET UP NBFLY BUTTERFLIES FOR THIS TWIDDLE FACTOR.
```

460 ;

461 F672 A501C601DCAB
462
463 F678 B601DAA8
464 F67C E7
465 F67D E7
466 F67E B80200
467 F681 B601DEA8
468 F685 ABCE
469 F687 F0
470 F688 B601E2AB
471 F68C F4
472 F68D B601E4AB
473 F691 B601DAA8
474 F695 B601C8F8
475 F699 E7
476 F69A E7
477 F69B B80200
478 F69E B601E0AB
479 F6A2 ABCE
480 F6A4 FO
481 F6A5 B601E6AB
482 F6A9 F4
483 F6AA B601E8AB
484
485 F6A8 B201E6
486 F6Bl B601D6A8
487 F6B5 368B
488 F6B7 B601EAAB
489 F6BB B601D8A8
490 F6BF 3695
491 F6Cl B601ECAB
492 F6C5 B201E8
493 F6C8 B601D8A8
494 F6CC 36A2
495 F6CE 01
496 F6CF 04
497 F6DO B601EAF8
498
499 F6D4 B601EAAB
500 F6D8 B601D6A8
501 F6DC 36B2
502 F6DE B601ECF8
503
504 F6E2 B601ECAB
505
506
507 F6E6 A401DECEAB
508 F6EB A401E0CCAB
509 F6FO FO
510 F6F1 02
;
ILOOP3:
LD NBCNT, NBFLY
LD A, MI
SHL A
SHL A
ADD A, DTSTAD ; ADDR. OD XR(I).
ST A, R1ADDR
SI A, X
LD $A, W(X+)$
ST A, XRI
LD $A, W(X)$
ST A, XII
LD A, M1
ADD A, ISTEP ; GET INDEX OF $X(J)$.
SHL A
SHL A
ADD A, DTSTAD ; ADDR. OF XR(J).
ST A, R2ADDR
ST A, X
LD $A, W(X+)$
ST A, XR2
LD $A, W(X)$
ST A, XI2
LD B, \#XR2
ID A, COSTH
JSR SMULT
ST A, TEMPR
LD A, SINTH
JSR SMULT
ST A, TEMPI
LD B, \#XI2
LD A, SINTH
JSR SMULT
COMP A
INC A
ADD A, TEMPR

ST A, TEMPR
LD A, COSTH
JSR SMULT
ADD A, TEMPI
ST A, TEMPI

LD X, RLADDR
LD $B$, R2ADDR
LD $A, W(X+)$
SET C
; LOOP NBFLY TIMES.
; GET INDEX OF X(I).
; $A \leftarrow X R(I)$.
; STORE IN XRI.
; $\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{I})$.
; STORE IN XII.
; $A \leftarrow X R(J)$.
; STORE IN XR2.
; $\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{J})$.
; STORE IN XIZ.
; $\mathrm{B} \leftarrow \operatorname{ADDR}(\mathrm{XR} 2)$.
$; A \leftarrow \operatorname{COS}(T H E T A)$.
; COMPUTE XR(J)*COS(THETA).
; SAVE IN TEMPR.
; A $\leftarrow \operatorname{SIN}(T H E T A)$.
; COMPUTE XR(J)*SIN(THETA).
; SAVE IN TEMPI.
; $B \leftarrow \operatorname{ADDR}(X I 2)$.
; A $\leftarrow \operatorname{SIN}(T H E T A)$.
; COMPUTE XI(J)*SIN(THETA).
; COMPUTE XR(J)*COS(THETA) -
; XI(J)*SIN(THETA).
; $A \leftarrow \operatorname{COS}(T H E T A)$.
; COMPUTE XI(J)*COS(THETA).
; COMPUTE XR(J)*SIN(THETA) +
; XI(J)*COS(THETA).

```
; X \leftarrow ADDR(XR(I)).
; B }\leftarrow\operatorname{ADDR(XR(J)).
; A }\leftarrow\textrm{XR}(I)
```

NATIONAL SEMICONDUCTOR CORPORATION
PAGE: 11

|  | F6F2 B601EAEB |  | SUBC A, TEMPR |  | $A \leftarrow X R(I)-T E M P R$. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 512 | F6F6 E1 |  | XS $A$, W ${ }^{(B+)}$ |  |  |
| 513 | F6F7 40 |  | NOP |  |  |
| 514 | F6F8 F2 |  | LD $A, W(X-)$ |  | $\mathrm{A} \leftarrow \mathrm{XI}(\mathrm{I})$. |
| 515 | F6F9 02 |  | SET C |  |  |
| 516 | F6FA B601ECEB |  | SUBC A, TEMPI |  | $A \leftarrow X I(J)-T E M P I$. |
| 517 | F6FE E6 |  | ST A, W(B) |  |  |
| 518 | F6FF F4 |  | LD A, W(X) |  | $A \leftarrow X R(I)$. |
| 519 | F700 B601EAF8 |  | ADD A, TEMPR |  | $A \leftarrow X R(I)+T E M P R$. |
| 520 | F704 F1 |  | $X A, W(X+)$ |  |  |
| 521 | F705 F4 |  | LD A, W(X) |  | A $\leftarrow \mathrm{XI}(\mathrm{I})$. |
| 522 | F706 B601EcF8 |  | ADD A, TEMPI |  | $A \leftarrow X I(I)+$ TEMPI |
| 523 | F70A F6 |  | ST A, W(X) |  |  |
| 524 |  | ; |  |  |  |
| 525 | F70B A501CA01DAF8 |  | ADD M1, ILEAP |  | UPDATE MI FOR NEXT LOOP. |
| 526 |  | ; |  |  |  |
| 527 | F711 B601DCAA |  | DECSZ NBCNT |  | DONE WITH ALI BUTTERFLIES |
| 528 |  |  |  |  | FOR THIS TWIDDLE FACTOR ? |
| 529 | F715 959D |  | JMP ILOOP3 |  | NO, SO GO DO SOME MORE. |
| 530 |  | ; |  |  |  |
| 531 |  | ; |  |  |  |
| 532 | F717 B601D0A9 |  | INC ISTART |  | SET UP STARTING INDEX FOR |
| 533 |  |  |  |  | NEXT TWIDDLE FACTOR. |
| 534 | F71B A501CC01D2F8 |  | ADD WEXP, WESTEP |  | UPDATE TWIDDLE FACTOR |
| 535 |  |  |  |  | EXPONENT VALUE. |
| 536 |  | ; |  |  |  |
| 537 | F721 B601D4AA |  | DECSZ NTWD |  | DONE WITH ALL TWIDDLES |
| 538 |  |  |  |  | FOR THIS STAGE ? |
| 539 | F725 95D5 |  | JMP ILOOP2 |  | NO, SO GO DO SOME MORE. |
| 540 |  | ; |  |  |  |
| 541 |  | ; |  |  |  |
| 542 | F727 B601CAA8 |  | LD A, ILEAP |  |  |
| 543 | F72B E7 |  | SHL A |  |  |
| 544 | F72C B601CAAB |  | ST A, ILEAP |  | UPDATE ILEAP FOR NEXT STAGE. |
| 545 | F730 B601C8A8 |  | LD A, ISTEP |  |  |
| 546 | F734 E7 |  | SHL A |  |  |
| 547 | F735 B601C8AB |  | ST A, ISTEP |  | UPDATE ISTEP FOR NEXT STAGE. |
| 548 | F739 B601C6A8 |  | LD A, NBFLY |  |  |
| 549 | F73D C7 |  | SHR A |  |  |
| 550 | F73E B601C6AB |  | ST A, NBFLY |  | UPDATE NBFLY FOR NEXT STAGE. |
| 551 | F742 B601CCA8 |  | LD A, WESTEP |  |  |
| 552 | F746 C7 |  | SHR A |  |  |
| 553 | F747 B601CCAB |  | ST A, WESTEP |  | U UPDATE WESTEP FOR NEXT STAGE. |
| 554 |  | ; |  |  |  |
| 555 | F748 B601CEAA |  | DECSZ NSTG |  | DONE WITH ALL STAGES ? |
| 556 | F74F B4FEED | + | JMP ILOOP1 |  | ; NO SO GO DO SOME MORE. |
| 557 |  | ; |  |  |  |
| 558 |  | ; |  |  |  |
| 559 |  |  | SCALING OF THE DATA |  | UMB . |
| 560 |  | ; |  |  |  |
| 561 | F752 804000 |  | LD A, 04000 |  | A $\leftarrow 1.0$ |

LD K, LI

SHR A
DECSZ K
JP SCALLP

ST A, TEMPR
LD NBCNT, NUMB
ID B, DTSTAD
ID A, TEMPR
JSR SMULT
XS $A, W(B+)$
NOP
LD A, TEMPR
JSR SMULT
XS $A, W(B+)$
NOP
DECSZ NBCNT
JP SCALIT
RET
. END TSTFFT
PAGE: HPC CROSS ASSEMBLER,REV:C,30 JUL 86

SYMBOL TABLE

| A | 00 CB W | B | OOCC W |
| :---: | :---: | :---: | :---: |
| COUNT | F48B | DOFFT | F495 |
| FFT | F459 | GADLP | F40B |
| IGADLP | F659 | ILEAP | 01CA 7 |
| IL00P3 | F678 | IREVLP | F5E1 |
| ISWAP | F5E8 | IUPIT | F600 |
| LMAX | 0008 | LOOP1 | F4Cl |
| LSHIFT | $01 \mathrm{C4}$ W | M1 | O1DA W |
| NBFLY | 01 Cb W | NSTG | O1CE W |
| PC | 0006 W | RLADDR | O1DE W |
| SCALIT | F76B | SCALLP | F75A |
| SP | $00 \mathrm{C4}$ W | SWAP | F46A |
| TSTFFT | F400 | TWSTAD | F000 |
| WEXP | 01D2 W | X | OOCE W |
| XR1 | O1E2 W | XR2 | 01E6 |


| BRCNTR | F415 | COSTN | 01D6 W |
| :---: | :---: | :---: | :---: |
| DOIFFT | F613 | DTSTAD | 0200 |
| ICOUNT | F609 | IFFT | F507 |
| IL00P1 | F63F | ILOOP2 | F650 |
| ISTART | O1DO W | ISTEP | 01C8 W |
| K | OOCA $W$ | Ll | 01 CL W |
| L00P2 | F4D2 | L00P3 | F4FC |
| MTEMP | OLEE W | NBCNT | O1DC W |
| NTWD | 01D4 W | NUMB | 01 CO W |
| R2ADDR | O1EO W | REVLP | F463 |
| SINTH | 01D8 W | SMULT | F42A |
| TEMPI | O1EC W | TEMPR | OLEA W |
| UPIT | F48F | WESTEP | O1CC W |
| XII | 01E4 W | XI2 | O1E8 W |
| \$FOUND | F425 | \$REPEA | F41A |

## NATIONAL SEMICONDUCTOR CORPORATION

NO WARNING LINES

NO ERROR LINES

2307 ROM BYTES USED

SOURCE CHECKSUM = E9FC
OBJECT CHECKSUM $=28 \mathrm{FC}$

INPUT FILE C:FFT.MAC
LISTING FILE C:FFT.PRN
OBJECT FILE C:FFT.LM

## APPENDIX B

## Twiddle Factor Table

;
; TWIDDLE FACTOR TABLE FOR USE IN THE FFT ROUTINES.
; TABLE SET FOR MAX FFT LENGTH OF 256.
;
; TABLE STARTS AT FOOO AND OCCUPIES 1024 BYTES OF STORAGE.
.WORD 6639, 14978
.WORD 6270, 15137
.WORD 5897, 15286
.WORD 5520, 15426
.WORD 5139, 15557
.WORD 4756, 15679
.WORD 4370, 15791
.WORD 3981, 15893
.WORD 3590, 15986
.WORD 3196, 16069
.WORD 2801, 16143
.WORD 2404, 16207
.WORD 2006, 16261
.WORD 1606, 16305
.WORD 1205, 16340
.WORD 804, 16364
.WORD 402, 16379
.WORD O, 16384
.WORD -402, 16379
.WORD -804, 16364
.WORD -1205, 16340
.WORD -1606, 16305
.WORD -2006, 16261
.WORD -2404, 16207
.WORD -2801, 16143
.WORD -3196, 16069
.WORD -3590, 15986
.WORD -3981, 15893
.WORD -4370, 15791
.WORD -4756, 15679
.WORD -5139, 15557
.WORD -5520, 15426
.WORD -5897, 15286
.WORD -6270, 15137
.WORD -6639, 14978
.WORD -7005, 14811
.WORD -7366, 14635
.WORD -7723, 14449
.WORD -8076, 14256
.WORD -8423, 14053
.WORD -8765, 13842
.WORD -9102, 13623
.WORD -9434, 13395
.WORD -9760, 13160
.WORD -10080, 12916
.WORD -10394, 12665
.WORD -10702, 12406
.WORD -11003, 12140
.WORD -11297, 11866
.WORD -11585, 11585
.WORD -11866, 11297
.WORD -12140, 11003
.WORD -12406, 10702
.WORD -12665, 10394
.WORD -12916, 10080

- = 0 F000
-WORD 16384, 0
.WORD 16379, 402
- 10 D 10340,1205
-WORD 16305, 1606
.WORD 16261, 2006
.WORD 16207, 2404
-WORD 16143, 2801
.WORD 16069, 3196
.WORD 15986, 3590
, 10D 1593, 4370
.WORD 15679, 4756
.WORD 15557, 5139
.WORD 15426, 5520
-WORD 15286, 5897
.WORD 15137, 6270
14978, 6639
TMOD 14035,7300
.WORD 14449, 7723
.WORD 14256, 8076
.WORD 14053, 8423
.WORD 13842, 8765
.WORD 13623, 9102
.WORD 13395, 9434
.WORD 13160, 9760
.WORD 12916, 10080
.WORD 12665, 10394
.WORD 12406, 10702
.WORD 12140, 11003
.WORD 11866, 11297
.WORD 11585, 11585
.WORD 11297, 11866
.WORD 11003, 12140
.WORD 10702, 12406
.WORD 10394, 12665
.WORD 10080, 12916
.WORD 9760, 13160
.WORD 9434, 13395
.WORD 9102, 13623
.WORD 8765, 13842
.WORD 8423, 14053
.WORD 8076, 14256
.WORD 7723, 14449
.WORD 7366, 14635
.WORD 7005, 14811
.WORD -13160, 9760
-WORD -13395, 9434
.WORD -13623, 9102
.WORD -13842, 8765
.WORD -14053, 8423
.WORD -14256, 8076
.WORD -14449, 7723
.WORD -14635, 7366
.WORD -14811, 7005
.WORD -14978, 6639
.WORD -15137, 6270
.WORD -15286, 5897
.WORD -15426, 5520
.WORD -15557, 5139
.WORD -15679, 4756
.WORD -15791, 4370
.WORD -15893, 3981
.WORD -15986, 3590
.WORD -16069, 3196
.WORD -16143, 2801
.WORD -16207, 2404
.WORD -16261, 2006
.WORD -16305, 1606
.WORD -16340, 1205
.WORD -16364, 804
.WORD -16379, 402
.WORD -16384, 0
.WORD -16379, -402
.WORD -16364, -804
.WORD -16340, -1205
.WORD -16305, -1606
.WORD -16261, -2006
.WORD -16207, -2404
.WORD -16143, -2801
.WORD -16069, -3196
.WORD -15986, -3590
.WORD -15893, -3981
.WORD -15791, -4370
.WORD -15679, -4756
.WORD -15557, -5139
.WORD -15426, -5520
.WORD -15286, -5897
.WORD -15137, -6270
.WORD -14978, -6639
.WORD -14811, -7005
.WORD -14635, -7366
.WORD -14449, -7723
.WORD -14256, -8076
.WORD -14053, -8423
.WORD -13842, -8765
.WORD -13623, -9102
.WORD -13395, -9434
.WORD -13160, -9760

```
.WORD -12916, -10080
.WORD -12665, -10394
.WORD -12406, -10702
.WORD -12140, -11003
.WORD -11866, -11297
.WORD -11585, -11585
.WORD -11297, -11866
.WORD -11003, -12140
.WORD -10702, -12406
.WORD -10394, -12665
.WORD -10080, -12916
.WORD -9760, -13160
.WORD -9434, -13395
.WORD -9102, -13623
.WORD -8765, -13842
.WORD -8423, -14053
.WORD -8076, -14256
.WORD -7723, -14449
.WORD -7366, -14635
.WORD -7005, -14811
.WORD -6639, -14978
.WORD -6270, -15137
.WORD -5897, -15286
.WORD -5520, -15426
.WORD -5139, -15557
.WORD -4756, -15679
.WORD -4370, -15791
.WORD -3981, -15893
.WORD -3590, -15986
.WORD -3196, -16069
.WORD -2801, -16143
.WORD -2404, -16207
.WORD -2006, -16261
.WORD -1606, -16305
.WORD -1205, -16340
.WORD -804, -16364
.WORD -402, -16379
.WORD 0, -16384
.WORD 402, -16379
.WORD 804, -16364
.WORD 1205, -16340
.WORD 1606, -16305
.WORD 2006, -16261
.WORD 2404, -16207
.WORD 2801, -16143
.WORD 3196, -16069
.WORD 3590, -15986
.WORD 3981, -15893
.WORD 4370, -15791
.WORD 4756, -15679
.WORD 5139, -15557
.WORD 5520, -15426
.WORD 5897, -15286
.WORD 6270, -15137
.WORD 6639, -14978
```

```
.WORD 7005, -14811
.WORD 7366, -14635
.WORD 7723, -14449
.WORD 8076, -14256
.WORD 8423, -14053
.WORD 8765, -13842
.WORD 9102, -13623
.WORD 9434, -13395
.WORD 9760, -13160
.WORD 10080, -12916
.WORD 10394, -12665
.WORD 10702, -12406
.WORD 11003, -12140
.WORD 11297, -11866
.WORD 11585, -11585
.WORD 11866, -11297
.WORD 12140, -11003
.WORD 12406, -10702
.WORD 12665, -10394
.WORD 12916, -10080
.WORD 13160, -9760
.WORD 13395, -9434
.WORD 13623, -9102
.WORD 13842, -8765
.WORD 14053, -8423
.WORD 14256, -8076
.WORD 14449, -7723
.WORD 14635, -7366
.WORD 14811, -7005
.WORD 14978, -6639
.WORD 15137, -6270
.WORD 15286, -5897
.WORD 15426, -5520
.WORD 15557, -5139
.WORD 15679, -4756
.WORD 15791, -4370
.WORD 15893, -3981
.WORD 15986, -3590
.WORD 16069, -3196
.WORD 16143, -2801
.WORD 16207, -2404
.WORD 16261, -2006
.WORD 16305, -1606
.WORD 16340, -1205
.WORD 16364, -804
.WORD 16379, -402
.END
```


## APPENDIX C

## Test Data and Expected Results

NATIONAL SEMICONDUCTOR CORPORATION PAGE: 1 HPC CROSS ASSEMBLER,REV:C,30 JUL 86

3002542001

0256 9A00
310258 E100 025A E500
32 025C 8600 025E 1201
3302602600 0262 1F01
340264 CCFF 0266 ODO1
350268 81FF 026A E300
36 026C 49FF 026E A600
370270 2AFF 0272 5F00
$38027423 F F$ 02761500
390278 33FF 027A DDFF
40 027C 55FF 027E 98FF
41
42
43
440280 C 702 0282 000E
450284 2BOB 02863420
460288 9D25 028A 76DB
47 028C 7707 028E AAFO
4802908704 0292 10F7
4902949 F03 0296 DDF9
5002983303 029A 71FB
51 029C F502 029E 79FC
52 02AO CE02 02A2 35FD
53 02A4 B202 02A6 C4FD
54 02A8 9D02 02AA 37FE
55 02AC 8C02
02AE 97FE
56 02BO 7FO2 02B2 E9FE 57 02B4 7302

|  | .WORD 225, 229 |
| :---: | :---: |
|  | .WORD 134, 274 |
|  | .WORD 38, 287 |
|  | .WORD -52, 269 |
|  | .WORD -127, 227 |
|  | .WORD -183, 166 |
|  | .WORD -214, 95 |
|  | .WORD -221, 21 |
|  | .WORD -205, -48 |
|  | .WORD -171, -104 |
| THESE ARE THE | EXPECTED DFT RESULTS. |
|  | .WORD 711, 3584 |
|  | .WORD 2859, 8244 |
|  | .WORD 9629, -9354 |
|  | .WORD 1911, -3926 |
|  | .WORD 1159, -2288 |
|  | .WORD 927, -1571 |
|  | .WORD 819, -1167 |
|  | .WORD 757, -903 |
|  | .WORD 718, 715 |
|  | . WORD 690, -572 |
|  | .WORD 669, 457 |
|  | .WORD 652, -361 |
|  | .WORD 639, -279 |
|  | .WORD 627, -205 |

NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
3
HPC CROSS ASSEMBLER,REV:C,30 JUL 86

028633 FF
58 02B8 6902 02BA 75FF
59 02BC 6002 O2BE B3FF
60 02C0 5802 02C2 EEFF
$6102 C 45102$ 02C6 2700
$6202 \mathrm{CB} 4 \mathrm{AO2}$ 02CA 5FOO
63 O2CC 4302 02CE 9800
64 02DO 3C02 02D2 0200
6502 D 43502 02D6 0F01
66 02D8 2E02 02DA 5001
67 02DC 2702 02DE 9801
68 02EO 2002 02E2 EBO1
69 02E4 1802 02 E6 4502
$7002 E 81002$ 02EA B302
71 02EC 0702 02EE 3B03
72 02FO FEO1 02F2 ECO3
73 02F4 F701 02F6 E004
74 02F8 F701 02FA 4F06
75 02FC 1202 02FE Cl08
76
77
78
79
80
81
8203000004 03020000
830304 9A03 03063301
840308 E102 030A 2902
85 O30C F201 O30E CFO2

860310 E800 03121 1C03
870314 E2FF 03161203
880318 F9FE 031A BBO2
89 031C 42FE 031E 2602 900320 C9FD 03226901
910324 96FD 0326 9BOO
920328 A5FD 032A D2FF

93 032C EFFD 032E 22FF
940330 67FE 0332 99FE
05033 FBFE 0336 42FE
960338 9BFF 033A 21FE
97 033C 3500 033E 32FE
980340 BAOO 0342 70FE
990344 1FO1 0346 DOFE
1000348 5EO1 034A 45FF
101 034C 7301 034E COFF
10203506101 03523600
1030354 2D01 0356 9A00
1040358 El00 035A E500
105 035C 8600 035E 1201
10603602600 03621 FO1
1070364 CCFF 0366 ODO1
1080368 81FF 036A E300
109 036C 49FF 036E A600
1100370 2AFF 0372 5F00
1110374 23FF
.WORD 232, 796
.WORD -30, 786
.WORD -263, 699
.WORD $-446,550$
.WORD -567, 361
.WORD -618, 155
.WORD -603, -46
.WORD -529, -222
.WORD -409, -359
.WORD -261, -446
.WORD -101, -479
.WORD 53, - 462

WORD 186, -400

WORD 287, -304
WORD 350, -187
.WORD 371, -64
WORD 353, 54
.WORD 301, 154

WORD 225, 229
,WORD 134, 274
.WORD 38, 287
.WORD -52, 269
.WORD -127, 227
.WORD -183, 166
.WORD -214, 95
.WORD -221, 21

```
NATIONAL SEMICONDUCTOR CORPORATION
PAGE:
5
HPC CROSS ASSEMBLER,REV:C,30 JUL 86
    0376 1500
1120378 33FF
    037A DOFF
113 037C 55FF
    037E 98FF
114
115
```

```
.WORD -205, -48
```

.WORD -205, -48
.WORD -171, -104
.WORD -171, -104
;
.END
.END
@

```
@
```

ERROR, OPERAND MUST BE SINGLE VALID SYMBOL NAME


| NATIONAL SEMICONDUCTOR CORPORATION |  |  |
| :--- | :--- | :--- |
| HPC CROSS ASSEMBLER,REV:C,30 JUL 86 |  |  |
| MACRO TABLE |  |  |

## NO WARNING LINES

1 ERROR LINES
384 ROM BYTES USED
SOURCE CHECKSUM $=7$ A03
OBJECT CHECKSUM $=0705$

INPUT FILE C:TSTDAT.MAC
LISTING FILE C:TSTDAT.PRN

## Expanding the HPC Address Space

## INTRODUCTION

The maximum address range of the HPC family of 16 -bit High Performance microControllers is 64k bytes using the external address/data bus to interface with external memory. This application note describes a method to increase the amount of memory in a system to 544 k bytes utilizing bank switching techniques. Block diagrams are presented to aid in circuit design. Software examples are given for memory and bank management.

## HPC ADDRESSING

Program memory addressing is accomplished by the 16 -bit Program Counter on a byte basis (instructions are always fetched a byte at a time). Memory can be addressed as words or bytes directly by instructions or indirectly through the B, X and SP registers. Words are always addressed on even-byte boundaries. The HPC uses memory-mapped organization to support registers, I/O and on-chip peripheral functions.
The external address/data bus of the HPC is 16 bits wide. This means the maximum address that the bus can hold is FFFF for a maximum address range of 64 K bytes $(65,536)$. Keep in mind, this uses the external address/data bus (A0:A15 for Address/Data and B10, 11, 12, 15) for Control.

## BANK SWITCHING

If more than 64 k of addressing is needed in the HPC system, the following method of increasing memory space can be used. Divide the total address range into two halves (32k bytes each). One half of this address range will be the MAIN memory address space. The MAIN memory address space will contain logical addresses (those addresses which the Program Counter can generate) in the range 8000 to FFFF and is accessed when A15 is a ' 1 '. This includes the Interrupt vectors' and the Reset vector memory locations. The other half of the address range will be the BANK memory address space. The BANK memory address space will contain logical addresses in the range 0000 to 7FFF and is accessed when A15 is a ' 0 '. This includes the on-chip I/O, registers, and RAM at locations 0000 to 01FF.
Now, four additional address lines are created using Port B pins (B8, B9, B13, B14). This prevents the use of the four timer synchronous outputs TSO-TS3 which are the alternate functions for these pins. The BANK memory is now addressed using A0:A14, B8, B9, B13, B14 and is accessed when A15 is a ' 0 '. The BANK memory address space is now expanded to $512 k$ bytes broken down into 16 individually selectable banks of 32k bytes each selected by these four bits of Port B.

A look at Table 1 and Figure 1 quickly tells you that only one bank in the BANK memory space can share the logical address range 0000:7FFF at any one time. Therefore, programs running in the BANK memory address space can only directly access data and programs in the MAIN memory address space or in it's own bank (selected by B8, B9, B13, B14). On chip resources, which include RAM, I/O, and registers are mapped into logical addresses 0000 to 01FF. These logical addresses are in the BANK memory address space, but, since these addresses are considered to be al-

National Semiconductor
Application Note 497
Joe Cocovich

ways on-chip by the HPC, it never looks at the external address/data bus and will not read external memory in this range. Therefore, the first 256 bytes in each bank of memory in the BANK memory space will not be accessible by the HPC, but this address range (on chip resources) is directly accessible by any bank of memory in the BANK memory address space. This is why Figure 1 shows a total available memory of 536.5 k .
The interrupt vectors are mapped into logical addresses FFFO to FFFF which are in the MAIN memory address space. Interrupts are handled properly if they occur while executing a program out of one of the banks of memory in BANK memory space, since the interrupt vector locations have A15 set to ' 1 ' which will allow access to the MAIN memory space. However, these interrupt vectors must either point to a routine in the MAIN memory address space which performs the interrupt service or point to code that selects the appropriate bank of memory in the BANK memory space and go there if the interrupt service routine is located there.
The stack must be located so that it can be directly accessible from anywhere in memory. It can be placed in the MAIN memory space or in the on-chip RAM. Programs and data storage that must be shared and directly accessed by all memory banks in the BANK memory space should also reside in the MAIN memory space.

## HPC OPERATING MODES

The HPC must be configured to run in one of it's Expanded modes of operation by setting the EA bit in the PSW to be able to address the BANK memory range of 0000 to 7FFF. This memory expansion addressing scheme will work if the HPC is configured in either the Normal Expanded mode (EXM pin tied low) or ROMless Expanded mode (EXM pin tied high). The Normal mode differs from the ROMless mode only by the fact that the HPC will access the on-chip ROM for addresses in the range of E000 to FFFF (in the case of the HPC16083) and will access the external MAIN memory for addresses in the range of 8000 to DFFF.
The external data bus size is determined once, at reset, by sampling the state of $\overline{\mathrm{HBE}}$ (B12). If $\overline{\mathrm{HBE}}$ is high when sampled, the HPC enters 8 -bit mode. In 8 -bit mode, only pins A0-A7 are used to transfer data and pins A8-A15 continue to hold the most-significant eight bits of the address. So, only the lower eight bits of the address need to be latched externally (Figure 2). If HBE is low when sampled, the HPC enters 16 -bit mode. In 16 -bit mode, all 16 pins of Port $A$ are used to transfer data as well as addresses. Two octal latches are then required externally to hold each address as it is issued by the HPC. The signal ALE from the HPC clocks the latches (Figure 3).
Keep in mind that if the external memory is configured as 8 -bit memory, then the program stack must be in internal on-chip RAM because it has to be accessible as 16 -bit words. If the external memory is configured as 16 -bit memory then the stack can be in external RAM but must be in the MAIN memory address space to be directly accessible by all banks.

## PROGRAMMING CONVENTIONS

A convention must be followed for maintaining linkages between the programs and data running in the MAIN memory space and the programs and data running in the BANK memory space. For the following discussion, the MAIN memory space will be referred to as just another bank of memory.

## MAIN bank reserved portion

A portion of the MAIN memory bank should be reserved for Jump instructions to subroutines in the MAIN memory bank that need to be called by programs running in any selected bank in the BANK memory space. These Jump instructions serve as entry points for programs and subroutines. Typically, common functions that are required by programs running in several banks would be put in the MAIN memory bank. These could include: interrupt service routines, I/O drivers, and data handling and conversion routines. This portion also contains address pointers to tables of data in the MAIN memory bank that also are required by programs running in any selected bank in the BANK memory space. See Listing 1 for an example.

## BANK memory reserved portion

A portion of each bank in the BANK memory space should be reserved for Jump instructions to subroutines in that bank that need to be called by programs running in the MAIN memory bank. These Jump instructions serve as entry points for programs and subroutines. For example, each bank in the BANK memory space could contain routines that perform unique but related functions. One bank could be reserved for math routines; another bank could perform message handling; and yet another could contain diagnostic routines. All of these functions could be scheduled and executed from some sort of Supervisor running in the MAIN memory bank performing the linkages to all these routines thru the entry points. This reserved portion of each bank also contains address pointers to tables of data in that bank that also are required by programs running in the MAIN memory bank. In the case of a bank running message handling routines, address pointers could be inserted to point to buffers that programs running in MAIN memory need to access. See Listing 2 for an example.

## Linkage areas

These reserved portions of each memory bank (MAIN space or BANK space) must be fixed and known to each other memory bank that requires access to programs and data in that bank. Therefore, one other requirement in each bank is a set of labels that are assigned the values of the pointer locations to subroutines and tables in the bank of interest (see Listings 3 and 4).
One last requirement in the MAIN memory bank, if it is to perform bank to bank moves and for general housekeeping, is to reserve two byte locations to be used to keep track of the bank currently selected (high byte value on Port B) being used in the transfer of data (see Listing 5).
From the MAIN memory bank, the user can access all memory in the system. He can call subroutines in any bank in the BANK memory space and read/write data to the entire memory. From any bank in the BANK memory space, the user can call subroutines in the MAIN memory bank and read/write data to the MAIN memory bank in addition to his own local bank.

The basic procedure used to call a program in the BANK memory space from the MAIN memory bank is merely to set the proper value on the Port B select lines and execute a Jump to SubRoutine through a pointer in the selected bank:

## Interrupts

Regardless of where the interrupt service routine actually resides, an image of the bank selected must be retained by the service routine to allow it to return to the appropriate bank when complete. If the interrupt service routine is in the MAIN memory bank, the linkage is handled in the normal fashion where the interrupt vector points to the service routine. The interrupt service can reside in the BANK memory space and takes a little extra overhead for the linkage.
To call a program in the MAIN memory bank from the BANK memory space, merely execute a Jump to SubRoutine through a pointer in the MAIN memory bank:

JSRL CMPBLNK ;see Listing 1 and 4

## EXAMPLE SOFTWARE

Now that a convention has been established for communicating between the MAIN memory space and the BANK memory space, let's take a look at some sample code that can be used to move data between these memory spaces. In order to make the selection of bank memory efficient, it is important to keep in mind that the four bits of the high byte of Port B that are used to select a bank of memory in the BANK memory space can be written to directly since the other 4 bits of this byte of Port B are used for memory control outputs (the external control bus) and are not affected by a write to the high byte of Port B.

## Bank to Bank data transfer by MAIN

Listing 6 shows the setup required to initialize the linkage area in order to perform a transfer of data from one bank to another bank in the BANK memory space by a program running in the MAIN memory space. This involves setting up the RAM locations that are used to 'select' the source bank and the destination bank, select the source bank to determine the starting address of the area to move, select the destination bank to determine the starting address of the area to move data into, then finally calling the subroutine in MAIN memory that performs the move. After the setup portion, the subroutine that performs the transfer is presented. This code assumes that the external memory is configured in 16-bit mode.

## Bank to MAIN data transfer by Bank

Listing 7 presents a similar example for moving blocks of data from a bank in BANK memory to MAIN memory by a program running in that bank. This code also assumes that the external memory is configured in 16 -bit mode.

## External 8-bit mode

If the external memory is configured in 8 -bit mode, the setup portion changes because the initialization of the RAM address pointers SSTART, DSTART and DEND requires building word address pointers from word pointers in the external reserved areas of each bank. In 8-bit mode, this requires two 8 -bit transfers compared to one 16-bit transfer in 16 -bit mode (see Listing 8). Once these address pointers have been built, however, the subroutine that actually performs the move does not have to change because 1) word transfers are allowed between On-chip RAM and registers regardless of the mode and 2) the subroutine performs byte moves. To improve speed in the 16 -bit mode, this subroutine can be modified to perform 16-bit moves. However, keep in mind that this will impose the restriction on the address pointers in the linkage areas of requiring that addresses be on word boundaries. Listing 9 presents a similar example for moving blocks of data from a bank in BANK memory to MAIN memory by a program running in that bank.

## PROGRAM DEVELOPMENT

The MOLE monitor software can support the development of HPC programs in multiple banks of memory. It provides the means of qualifying a trigger condition, as set in Trace or Breakpoint functions, with the memory bank number. The BANK command will allow a trigger only when executing in the memory bank of interest. The MOLE supports a total of 16 memory banks which are normally selected by 4 bits of Port B as described earlier. See the HPC Personality Board User's Manual for further detail on this command.

## CONCLUSION

What has been presented is a method to expand the memory space of the HPC to 544k. Although this method utilized four bits of Port B to accomplish the extra addressing, theoretically, the remaining 8 bits could have been used if not required for other purposes. This could mean a maximum addressability for the HPC of greater than 128 Megabytes. However, the MOLE will only support the fixed definition of four extra address lines. Clever utilization of existing resources can enable you to get the most out of hardware and software limited only by one's imagination.

TABLE I. Logical Addresses vs Physical Memory Locations

| Loglcal Address | Bank \# | Hi Byte Port B | Physical Address |  |
| :---: | :---: | :---: | :---: | :---: |
| 0000:7FFF | 0 | 00 | 00000:07FFF | (BANK) |
| 0000:7FFF | 1 | 01 | 08000:0FFFF |  |
| 0000:7FFF | 2 | 02 | 10000:17FFF |  |
| 0000:7FFF | 3 | 03 | 18000:1FFFF |  |
| 0000:7FFF | 4 | 20 | 20000:27FFF |  |
| 0000:7FFF | 5 | 21 | 28000:2FFFF |  |
| 0000:7FFF | 6 | 22 | 30000:37FFF |  |
| 0000:7FFF | 7 | 23 | 38000:3FFFF |  |
| 0000:7FFF | 8 | 40 | 40000:47FFF |  |
| 0000:7FFF | 9 | 41 | 48000:4FFFF |  |
| 0000:7FFF | A | 42 | 50000:57FFF |  |
| 0000:7FFF | B | 43 | 58000:5FFFF |  |
| 0000:7FFF | C | 60 | 60000:67FFF |  |
| 0000:7FFF | D | 61 | 68000:6FFFF |  |
| 0000:7FFF | E | 62 | 70000:77FFF |  |
| 0000:7FFF | F | 63 | 78000:7FFFF |  |
| 8000:FFFF | - | - | 08000:0FFFF |  |

MAIN
ADDRESSES


FIGURE 1. How BANK Memory is Mapped Into the HPC Address Space


FIGURE 2. HPC in 8-Bit Mode
TL/DD/9342-2


FIGURE 3. HPC In 16-Bit Mode

```
        .=08000 ;set PC counter to 8000
;This code resides in the MAIN memory bank
;
; The following address pointers are inserted to allow
; programs running in BANK memory to find these
; locations. They represent the starting and ending
; location for code in MAIN memory.
;
    .WORD INIT ;addr pointer to first location in bank
    .WORD PROGEND ;addr pointer to last location in bank
;
; The following Jump instructions are inserted to allow
; programs running in BANK memory to call these
; subroutines. They represent subroutines that compare
; blocks of memory in MAIN memory space with blocks of
; memory in BANK memory space or compare blocks of memory
; in BANK memory for zeros.
;
JMPL CMPM ;entry for compare blocks (MAIN-BANK)
JMPL CMPBFB ;entry for compare BANK cleared
LISTING 1. MAIN Bank Reserved Portion
```

```
    .=0200
                ;set PC counter to 200
;This code resides in any bank in BANK memory
;This code resides in any bank in BANK memory
;
; The following address pointers are inserted to allow
; The following address pointers are inserted to allow
; programs running in MAIN memory to find these
; programs running in MAIN memory to find these
; locations. They represent the ending location for code
; locations. They represent the ending location for code
; in this bank of BANK memory.
; in this bank of BANK memory.
;
;
    .WORD PROGEND ;addr pointer to last loc in this bank
    .WORD PROGEND ;addr pointer to last loc in this bank
    The following Jump instructions are inserted to allow
    The following Jump instructions are inserted to allow
    programs running in MAIN memory to call these
    programs running in MAIN memory to call these
    subroutines. They represent subroutines that compare
    subroutines. They represent subroutines that compare
    blocks of memory in MAIN memory space with blocks of
    blocks of memory in MAIN memory space with blocks of
    memory in this bank, diagnostic routines, and interrupt service routine.
    memory in this bank, diagnostic routines, and interrupt service routine.
    JMPL CMPMB ;entry for comp blocks (MAIN-this bank)
    JMPL CMPMB ;entry for comp blocks (MAIN-this bank)
    JMPL BTEST ;entry for this bank's diag routines
    JMPL BTEST ;entry for this bank's diag routines
    JMPL BINTS ;entry for this bank's interrupt service routine
```

    JMPL BINTS ;entry for this bank's interrupt service routine
    ```
```

;This code resides in the MAIN memory bank
;
; linkages to Bank 0
;
BOSTART = 0200 ;addr of pointer to first avail loc
;
CMPMBO = 0202 ;addr of JMPL to routine that compares
; move results
BOTEST = 0205 ;addr of JMPL to test routines
;
; linkages to Bank 1
;
BISTART = 0200 ;addr of pointer to first avail loc
;
CMPMBl = 0202 ;addr of JMPL to routine that compares
; move results
BlTEST = 0205 ;addr of JMPL to test routines
;
; linkages to Bank 2
;
B2START = 0200 ;addr of pointer to first avail loc
;
CMPMB2 = 0202 ;addr of JMPL to routine that compares
; move results
= 0205 ;addr of JMPL to test routines
;
B2INTS = 0208 ;addr of JMPL to interrupt service routine
LISTING 3. MAIN Memory Bank LInkage Area

```
```

;This code resides in any bank in BANK memory

```
;This code resides in any bank in BANK memory
;
;
; linkages to MAIN memory
; linkages to MAIN memory
;
;
MSTART = 08000 ;addr of pointer to first avail loc
MSTART = 08000 ;addr of pointer to first avail loc
MEND = 08002 ;addr of pointer to last avail loc
MEND = 08002 ;addr of pointer to last avail loc
;
;
CMPM = 08004 ;addr of JMPL to routine that compares
CMPM = 08004 ;addr of JMPL to routine that compares
;
;
CMPBLNK = 08007 ;addr of JMPL to routine that compares
CMPBLNK = 08007 ;addr of JMPL to routine that compares
;
;
    move results
    move results
    if a block in selected BANK is zero
    if a block in selected BANK is zero
                                    LISTING 4. Typical Bank LInkage Area
```

                                    LISTING 4. Typical Bank LInkage Area
    ```
```

;This code resides in the MAIN memory bank
;
; The following locations are used for bank to bank moves
; and compares
BANKS = OlCO ;source bank byte value
BANKD = 0lCl ;destination bank byte value
;
BANKO = 0 ;Port B high byte value to select bank 0
BANKI = 1 ; 1
BANK2 = 2 ; 2
BANK3 = 3 ; 3
BANK4 = 020 ; 4
BANK5 = 021 ; 5
BANK6 = 022 ; 6
BANK7 = 023 ; 7
BANK8 = 040 ; 8
BANK9 = 041 ; 9
BANKA = 042 ; 10
BANKB = 043 ; 11
BANKC = 060 ; 12
BANKD = 061 ; 13
BANKE = 062 ; 14
BANKF = 063 ; 15

```
;
; Main Memory Bank is logical and physical address range
; 8000:FFFF. Switched Memory Banks are logical addresses
; in the range \(0000: 7 \mathrm{FFF}\) combined with the
; Port \(B(14,13,9,8)\) bits to create physical addresses in
; the range 00000:7FFFF
;

LISTING 5. BANK Memory Management

LD M(OE3), BANKl ;set bank select lines to select bank 1 JSRL BlTEST ;see Listing 2 and 3
-
-
-
INT35:
\begin{tabular}{lll} 
LD & BANKS,M(OE3) & ;save bank interrupted from \\
LD & M(OE3), BANK2 & ;set bank select lines to select bank 2 \\
JSRL & B2INTS & ;see listing 2 and 3
\end{tabular}

LD \(M(O E 3), B A N K S\);restore bank interrupted from
RETI
. IPT
2,INT35
;set interrupt vector
```

;This code resides in the MAIN memory bank
;
LD M(BANKS),BANKO ;prepare to move data from Bank O
LD M(BANKD),BANKl ;to Bank l
LD M(OE3),BANKO ;select Bank O
LD W(SSTART),W(BOSTART) ;set starting address in source bank
LD M(OE3),BANKl ;select Bank l
LD W(DSTART),W(BlSTART) ;set starting address in destination bank
LD W(DEND),W(BlSTART) ;set ending address in destination bank
ADD W(DEND),1023 ;to lK greater than starting address
JSRL MOVBB ;do it
; This subroutine moves data from bank memory to bank memory
; where the source bank is defined by the contents of the byte
; at RAM location BANKS and the destination bank is defined by
; the contents of the byte at RAM location BANKD. In addition,
; the following locations must be set up before calling:
;
SSTART }->\mathrm{ RAM location containing source bank start address
DSTART }->\mathrm{ RAM location containing destination bank start address
DEND }->\mathrm{ RAM location containing destination bank end address
;
MOVBB:
LD B,W(DSTART) ;B \& starting address (destination)
LD K,W(DEND) ;K }\leftarrow\mathrm{ ending address (destination)
LD X,W(SSTART) ;X \leftarrow starting address (source)
IOOPBB:
LD M(OE3),M(BANKS)
;select source BANK
LD A,M(X+)
;byte at source into A
;increment source pointer
LD M(OE3),M(BANKD)
;select destination BANK
XS A,M(B+)
JP LOOPBB
;A into byte at destination, bump pntr
;back for more if B less than K
RET

```

LISTING 6. Move Data by MAIN from BANK to BANK (16-Blt Mode)
;This code resides in any bank in BANK memory
;
```

    LD W(SSTART),TABLEl ;starting address of table in this memory
    LD W(DSTART),W(MSTART) ;starting address in main memory
    LD W(DDEND),TABLEl+1023 ;ending address in main memory
    JSRL MOVE ;do it
    ```
            -
                \(\bullet\)
                -
                -
                -
;
; This subroutine moves data from this bank to main memory
;
; SSTART \(\rightarrow\) RAM location containing source memory start address
; DSTART \(\rightarrow\) RAM location containing destination memory start addr
DEND \(\rightarrow\) RAM location containing destination memory end address
;
MOVE :

LD B,W(DSTART)
LD K,W(DEND)
LD X,W(SSTART)

\section*{LOOPBM:}

LD \(A, M(X+)\)
XS \(A, M(B+)\)
JP LOOPBM
RET
; \(\mathrm{B} \leftarrow\) starting address (destination)
; \(K \leftarrow\) ending address (destination)
; \(\mathrm{X} \leftarrow\) starting address (source)
;byte at source into A ;increment source pointer ;A into byte at destination, bump pntr ;back for more if \(B\) less than \(K\)

LISTING 7. Move Data by BANK from BANK to MAIN (16-Bit Mode)
;This code resides in the MAIN memory bank
;
LD \(M\) (BANKS), BANKO ;prepare to move data from Bank 0
LD M(BANKD), BANKI ;to Bank 1
LD M(OE3), BANKO ;select Bank 0
LD M(SSTART), M(BOSTART) ; set starting address in source bank
LD \(\mathrm{M}(\mathrm{SSTART}+1), \mathrm{M}(\) BOSTART +1\()\)
LD M(OE3), BANK1 ;select Bank 1
LD M(DSTART), M(BlSTART) ;set starting address in destination bank
LD \(M(D S T A R T+1), M(B 1 S T A R T+1)\)
LD M(DEND), M(BlSTART) ;set ending address in destination bank
LD M(DEND+1), M(BlSTART+1)
ADD M(DEND), \(\mathrm{L}(1023)\); to 1 K greater than starting address
ADC M(DEND+1),H(1023)
JSRL MOVBB ;do it
-
-
-
-
-
;
; This subroutine moves data from bank memory to bank memory
; where the source bank is defined by the contents of the byte
; at RAM location BANKS and the destination bank is defined by
; the contents of the byte at RAM location BANKD. In addition,
; the following locations must be set up before calling:
;
; SSTART \(\rightarrow\) RAM location containing source bank start address
; DSTART \(\rightarrow\) RAM location containing destination bank start address
; DEND \(\rightarrow\) RAM location containing destination bank end address
;
MOVBB :
LD B,W(DSTART)
```

;B}\leftarrow starting address (destination
;K}\leftarrow\mathrm{ ending address (destination)
;X \leftarrow starting address (source)
;select source BANK
;byte at source into A
;increment source pointer
;select destination BANK
XS A,M(B+) ;A into byte at destination, bump pntr
;back for more if B less than K

```
    LD K, W (DEND)
LOOPBB:
    LD M(OE3), M(BANKS)
    LD \(M(O E 3), M(B A N K D)\)
    JP LOOPBB
    RET

LISTING 8. Move Data by MAIN from BANK to BANK (8-Bit Mode)
;This code resides in any bank in BANK memory
;
LD M(SSTART), L(TABLEL) ;starting address of table in this memory
LD \(M(S S T A R T+1)\), (TABLE1)
LD \(M\) (DSTART), M(MSTART) ;starting address in main memory
LD \(M(D S T A R T+1), M(M S T A R T+1)\)
LD \(M(D E N D), M(M S T A R T)\);set ending address in main memory
LD M(DEND+1), M(MSTART+1)
ADD \(M\) (DEND), \(L(1023) \quad\);to 1 K greater than starting address
ADC M(DEND+1), H (1023)
JSRL MOVE ;do it
-
-
-
-
-
;
; This subroutine moves data from this bank to main memory
;
; SSTART \(\rightarrow\) RAM location containing source memory start address
; DSTART \(\rightarrow\) RAM location containing destination memory start addr
; DDEND \(\rightarrow\) RAM location containing destination memory end address
;
MOVE:
LD \(B, W(D S T A R T) \quad ; B \leftarrow\) starting address (destination)
LD K,W(DEND) ; \(K \leftarrow\) ending address (destination)
LD \(\mathrm{X}, \mathrm{W}(\) SSTART) \(; \mathrm{X} \leftarrow\) starting address (source)
LOOPBM:
LD \(A, M(X+)\)
;byte at source into A
;increment source pointer
\(X S A, M(B+) \quad ; A\) into byte at destination, bump pntr
JP LOOPBM ;back for more if \(B\) less than \(K\)
RET
LISTING 9. Move Data by BANK from BANK to MAIN (8-Bit Mode)

The code listed in the App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

\section*{Assembly Language Programming for the НРСт}

\section*{HOW TO WRITE SHORT, EFFICIENT, BUT UNDERSTANDABLE ASSEMBLER PROGRAMS}

\section*{INTRODUCTION}

One of the design objectives of the HPC family was that it should be very easy to use. With this in mind the instruction set has been designed so that it obeys a very simple set of rules. Once these rules have been learned, the programmer can write code with very little reference to instruction manuals.
The HPC is fully memory mapped. Every piece of hardware attached to an HPC core appears as a byte or a word in a linear 64 K byte address space. Any data movement or arithmetic instruction can operate on any memory location and everything in the HPC has a memory location, including the accumulator. All of the I/O ports, the peripheral control registers, RAM and ROM are treated in exactly the same fashion as far as the assembly language programmer is concerned.
The HPC assembly language syntax can be explained by describing the instruction codes and the addressing modes. The instruction code tells the processor what operation it is performing, such as an add, a subtract, a multiply, a divide or a data movement instruction. The addressing mode is the way that the programmer specifies the value or values to be operated on to the microprocessor itself.

\section*{ADDRESSING MODES}

Operations can be performed on any memory location. One can, for example, increment or decrement any byte or word of any memory location in the HPC. Increment and decrement are examples of single address instructions. These are instructions which have only one operand. Other examples are the bit set, bit test and bit clear instructions. These five instructions are good examples of the basic thinking behind the HPC instruction set. All of these instructions use the same four addressing modes.

\section*{Direct}

The simplest addressing mode to understand is that known as direct. In this mode the address of the variable to be operated on is included as part of the sequence of bytes that comprises the entire instruction. For example, in order to perform a decrement on memory location OFO this value is included in the string of bytes that forms the instruction.
Examples:
```

DECSZ OFO.B
INC OFO.W

```

The increment instruction, like most other instructions with HPC, can operate on either a byte or a word. A byte access is specified by putting a \(B\) after the address of the variable, a word access by writing \(W\).

\section*{Register Indirect}

This addressing mode usually generates less bytes of code than any other. HPC has two 16 -bit registers, B and X, which

\author{
National Semiconductor \\ Application Note 510 \\ Steve McRobert
}
can be used as general purpose memory locations but also have a specific function as pointers to memory. These instructions take up very little ROM space because the address of the variable to be operated on is contained in the pointer register and the pointer register to be used is specified as part of the instruction. An instruction such as increment, using register indirect, can thus be only 1 byte long as it does not need to be followed by a byte specifying the address of the variable.

\section*{Examples:}
```

INC [B].B ;byte increment, B pointer
INC [X].W ;word increment, X pointer

```

\section*{Indirect}
\(B\) and \(X\) provide two 16 -bit pointers to memory. Programmers will often wish to have more than two pointers in use at any one time. HPC therefore provides indirect addressing mode. In this mode a 16 -bit pointer to the location to be accessed is stored in the basepage of the HPC. The instruction, therefore, is followed by a single byte which specifies the address of this 16 -bit pointer. The bottom 192 bytes of RAM are on chip with the HPC and are in the so-called base page. The base page is normally used for storing frequently accessed variables as only a single byte of address is required to access a base page variable. When using indirect addressing mode, the 16 -bit pointer value must always be in the base page.

\section*{Examples:}
\begin{tabular}{lll} 
DECSZ & {\([0] . W\)} & ; decrement a word \\
INC & [OFE].B ;increment a byte
\end{tabular}

The base page is in the region of 0 to OFF bytes. This area also contains the most frequently used registers such as the accumulator. The programmer can thus use indirect addressing mode with registers such as the accumulator acting as the pointer. This is an example of the simplicity of the HPC instruction set. Any operation can be performed on any HPC register simply by invoking its address in the HPC 64 kbyte addressing space.

\section*{Indexed}

The last of the four basic addressing modes is indexed mode. Indexed is very similar to indirect except that an 8 - or 16 -bit immediate value precedes the address of the 16 -bit pointer and is added to it to generate the address of the variable to be accessed. This allows a table of values to be located anywhere in memory and the pointer register need only be incremented or decremented to move through the table of values.
Examples:
\begin{tabular}{lll} 
INC & OFFOO [4].W & ;increment a word \\
DECSZ & 02 [2].B & ;decrement a byte
\end{tabular}

\section*{Blt Operations}

The bit operations of the HPC allow any bit in the memory of the HPC to be accessed. The addressing modes for these three operations, SBIT, RBIT and IFBIT, always refer to the memory location as a byte. The individual bit of the byte to be tested, using the four addressing modes already described, is actually coded into the opcode itself. This could be described as an implied addressing mode but this definition is not normally used in HPC. The way this works can be seen from the opcode map in the programmers guide of the HPC, where it can be seen that there are in fact eight opcodes shown for each of the three different bit instructions.
Example:
\[
\begin{aligned}
\text { SBIT 5, 2.B } & \text {;set bit } 5 \text { of byte } \\
& \text {;at address } 2 .
\end{aligned}
\]

\section*{Double Register Indirect}

A rule of thumb when trying to decide which addressing mode one can use with which opcode in HPC is that you can use any combination of addressing mode and opcode that is sensible. An example of this is a special addressing mode which works only for the bit instructions. This addressing mode is known as double register indirect and uses a combination of the B and X registers to index into any bit of a 64 k bit string, the lower boundary of which can be located anywhere in memory.
When using this addressing mode the B register points to the lowest byte of this 8k byte string, while the most significant 13 bits of the X register point at the individual byte in the string that is being accessed. The three least significant bits of the X register point at the bit of the byte that the instruction is pointing at. By using this addressing mode, words of any length can be scanned for whether individual bits are set or cleared. This addressing mode, while unusual, fits into the scheme of things as it clearly is only of any relevance to the individual bit instructions.

\section*{Examples:}
```

SBIT X, [B].B; Set bit
IFBIT X, [B] B; test bit

```

Note that the bit instructions only operate on bytes, to allow operations on words would require twice as many opcodes for no gain.

\section*{Two Address Instructions}

The five instructions described so far have only one operand. There are many more instructions in the HPC instruction set which have two operands, such as arithmetic instructions, the comparison instructions and data movement instructions. The HPC instruction set allows any of these instructions to use any of the four addressing modes already described. An instruction such as multiply, for example, when written in the HPC assembler syntax as shown below shows the opcode followed by the destination operand, which is then followed by the source operand. The result of the operation in all cases except the comparison instructions winds up in the destination operand. The comparison instructions, IFEQ and IFGT do not affect the values of any memory location but, like all other two operand instructions, can operate on any two words or bytes in the HPC addressing space.
```

Examples:
MUL A, [B].B
MUL O.W,2.W

```

The destination operand in HPC may be either the accumulator or a byte or word of memory accessed using the direct addressing mode. If the destination operand is the accumulator, the source operand may be addressed using direct, register indirect, indirect or indexed addressing modes as well as the familiar immediate addressing mode. The programmer can thus load the accumulator with an 8 - or 16 -bit immediate value which follows the opcode, multiply the accumulator with that value, divide the accumulator by that value or compare the accumulator by that value. Using the accumulator as the destination operand gives maximum flexibility in the choice of addressing mode for the source operand and also tends to produce a shorter instruction in terms of its length in bytes as the opcode does not have to include the address of the destination operand.
Examples:
```

LD A, \#37
add OFE.W,\# OFOOO ;Add immediate to
;1mmediate value.
;memory.

```

\section*{Instruction Lengths}

Tables are provided in the HPC users manual to allow the user to estimate the number of bytes an instruction will use and the time this instruction will take to execute. To use these tables the programmer must be aware of the name of the addressing mode he is using. This is perfectly clear for the single address instructions described at the beginning of this note but perhaps needs some explanation for two operand instructions.
For two operand instructions with the accumulator as the destination, the addressing mode is named after that used for the source operand. For example, load accumulator using a value pointed at by indirect addressing mode is referred to simply as indirect addressing mode.

\section*{Operations on Direct Memory}

There are two addressing modes which allow operations to be performed directly on memory locations. If the destination operand is directly addressed memory, then the source operand may be directly addressed memory or an immediate value. These two are the only combinations of addressing modes that can be used where the destination operand is a memory location.
Examples:
DIV 010.W, OF000.W
direct-direct mode
DIV OFO.B,\#10
immediate direct mode.

\section*{Speclal Symbols}

Some special symbols have been allocated in the HPC cross assembler. These are A, B, K, X, PC and SP. The programmer can also define his own symbols using the equals directive of the assembler. The way that the symbols described above would be defined using the equals directive are shown below by way of example.
Example:
\(\mathrm{A}=0 \mathrm{CB} . \mathrm{W}\)
\(B=0 C C . W\)
\(X=O C E . W\)
\(K=0 C A . W\)
\(\mathrm{PC}=006 . \mathrm{W}\)
\(\mathrm{SP}=0 \mathrm{C4} . \mathrm{W}\)

Note that these symbols cannot be redefined so the above set of definitions should never be included in a user program.

\section*{IMPLIED ADDRESSING MODES}

Some of the HPC's opcodes have been shortened by using implied addressing mode. A few examples have already been shown. This section describes some more special cases. It could be said that accumulator as destination is an example of an implied addressing mode, where the address of the destination is coded into the instruction. There are some special purpose instructions which use implied addressing mode for instructions which are used very frequently. In most cases these instructions look exactly the same to the programmer as instructions using the addressing modes described earlier. For example there is a special opcode for load \(B\) with an immediate value. The programmer could do this using the immediate direct addressing mode but a special opcode has been provided to make this instruction shorter.
Load \(B\) and \(K\) is a special immediate load which loads both the B and K registers in one operation.

\section*{Carry Flag}

The carry flag may be accessed using the standard bit test instructions because it can be read in the processor status word, but as carry must so often be set and tested, special instructions to do this have been included which do not require the address of the carry flag.

\section*{Multiply and Divide}

Finally, the divide double and multiply instructions both have to manipulate 32-bit values. These therefore have to store an operand in two concatenated registers. The HPC instruction set cannot specify two registers with one address. Therefore these instructions default to using the X register as the high word of their 32-bit value.
The source and destination of a multiply instruction are specified as normal except that the 32-bit answer is stored in the destination operand with the 16 high bits of the answer stored in the \(X\) register. The divide double instruction basically performs the inverse of multiply, taking the 32-bit value formed by X concatenated with the destination value and dividing it by the source value. Divide double, like divide, yields a 16-bit result and a 16-bit remainder. For both divide double and divide the remainder is stored in the \(X\) register. In both cases the K register is used for intermediate value storage and is cleared as a result of this operation.
As the result of divide double can only be a 16 -bit value, a full 32 -bit divide is performed by following a 16 -bit divide with a 32 -bit divide as shown below. The example below shows how the divide instructions work together and also highlights the combinations of addressing modes that can and cannot be used with HPC.
\[
\begin{array}{ll}
\text { LD } & \text { B,\#11 } \\
\text { DIV } & \text { HIGH.W,\#10 } \\
\text { DIVD } & \text { LOW.W,\#10 } \\
\text { LD A, X } & \\
\text { ST A, [B].B } \\
\text { DECSZ B } & \\
\text { JP LOOP } &
\end{array}
\]

This example shows the conversion of a 32-bit binary value in words low and high into a 10 -digit BCD number in the 10 bytes starting from 1 . The conversion is performed one digit at a time and the B register is used to point at the byte's location where the digit is to be stored. The first instruction of the programme therefore is to initialize the B register. The divide instruction divides word high by 10 using immediate direct addressing mode and stores the answer back in word high. The remainder is stored in the \(X\) register. The divide double instruction then divides \(X\) concatenated with word low by 10. Because \(X\) contains a remainder, the result of this division will always be a 16 -bit value and can thus be stored in word low. The remainder is stored in X and is in fact the modulus and is thus the BCD digit that we have derived on this pass through the numbers.
We now wish to store the remainder into one of our BCD digit locations using register indirect mode. We need to load the value into the accumulator from \(X\). The \(X\) register is nothing special in this application, so load \(A\) with word \(X\) is in fact an example of direct addressing mode.
Now that our BCD value is in the accumulator, we can store this in the byte location using \(B\) register indirect addressing mode.
The next instruction is decrement skip on zero. This uses direct addressing mode to decrement the \(B\) register. This instruction is an example of many in HPC which perform more than one function. As well as decrementing the memory location specified, this instruction also compares it with zero after the decrement has been performed. If the result is zero, the instruction following the decrement skip on zero instruction is skipped. That is to say it is ignored and control passes to the instruction following it. In this example the final instruction of the routine is a single byte jump back to the divide instruction. The overall loop is executed ten times in order to perform the conversion. On the final pass through the loop, B becomes zero and execution of this algorithm is terminated.

\section*{Auto Increment/Decrement Instructions}

This multi-function instruction capability is best illustrated by the four special addressing modes register increment or decrement with or without conditional skip, which work only with the data movement instructions load and exchange. The load instruction in general uses any of the five two-address modes or the two combination modes to transfer data from one location to another.
The exchange instruction is similar except that the destination must always be the accumulator. Exchange not only takes the source and puts the value into the destination but also takes the value from destination and puts it into source. Clearly there is no immediate addressing mode for exchange as a destination cannot be stored into an immediate value.
When load and exchange are used with the \(X\) register as a pointer and register indirect mode, a suffix + or - can be added after the \(X\). In this case, once the data movement operation has been performed, the \(X\) register is incremented or decremented by one or two according to whether
there has been a byte or a word access respectively. A further refinement on this is provided by the load and exchange with conditional skip instructions, LDS and XS respectively. These only work with the B register as the pointer and perform two more operations rather similar to the decrement skip on zero instruction. Once the increment or decrement has been performed, the B register is compared with the K register, otherwise known as the limit register. If an increment has been performed and \(B\) is greater than \(K\), the instruction following the movement instruction will be skipped. If a decrement is performed, the instruction is skipped if \(B\) is less than \(K\).
An example of how these specialized instructions are used is given by the block move routine shown below;
\[
\text { LOOP: } \begin{aligned}
& \text { ID } \mathrm{X}, \# \text { START } \\
& \text { ID BK,\#BEGIN, \#END } \\
& \text { LD A, [X+].W } \\
& \text { XS A, [B+].W } \\
& \text { JP LOOP }
\end{aligned}
\]

This routine moves a block of data from one location to another. The X register is initialized first and is used as a pointer to the first value to be moved in the source block. The B and K registers point to the first and last values respectively in the destination block. The loop itself consists of only three bytes. The first instruction loads the accumulator with the word pointed to by the \(X\) register and increments \(X\) by two. A second instruction exchanges the accumulator with the word pointed to by the \(B\) register, increments the \(B\) register by two and compares it with K . If B is greater than K , the jump instruction is skipped and this loop is terminated.
The example shows how HPC code can perform a great deal with very few instructions and use up very few bytes of code while doing so.
These auto increment/decrement instructions are the only examples where an addressing mode cannot be used for any instruction where it might make sense. It is however fairly easy to remember which addressing modes these can be used with. Auto increment/decrement can be used with the load and exchange instructions for the X register. Auto increment or decrement with conditional skip can be used with load and exchange instructions using the \(B\) register as a pointer. No other combinations are allowed.
We have not provided specific string move or search instructions but the auto increment/decrement operations provide building blocks allowing the programmer to assemble his own stock. In the block move instruction shown above, the value being moved is in the accumulator in between the load and exchange instructions. The programmer can then compare this value with anything he wishes, fill \(B C D\) to \(A S C I I\), pack \(B C D\), unpack \(B C D\) or perform any operation he likes on a string of data.

\section*{HPC ASSEMBLY CODE}

The addressing modes usable for each opcode are described in a shorthand form.

\section*{Example:}
\[
\text { ADD } M A<M A+M e m I
\]

In the above syntax MA means directly addressed memory or the accumulator and Meml means memory addressed using any of the four basic single-address addressing modes or an immediate value. This would be better written as shown below:
\[
\begin{array}{ll} 
& A<A+M e m I \\
\text { or } & M<M+M \\
\text { or } & M<M+I
\end{array}
\]

Expanding the syntax highlights that the flexible addressing modes such as register indirect may only be used if the destination is the accumulator. It also shows that if the destination is direct memory the source may only be an immediate value or another direct memory location.
When writing assembly code the programmer writes the same mnemonic whether a memory location is a piece of RAM or ROM or an I/O port or the accumulator. In general any source or destination variable may be a byte or a word and combinations are allowed. Care must be taken when storing word into a byte location that the programmer really wishes to truncate that value to byte and throw away the upper 8 bits of the value. When loading a byte into a word location the upper 8 bits of the word location will be filled with zeros. If memory external to the HPC is used, this may be 8 or 16 bits wide. The programmer must be aware of this when writing his assembly language as HPC cannot cope with the programmer requesting a 16 -bit access to 8 -bit wide external memory. The HPC will not convert this to two sequential 8-bit accesses.
The only exception to this rule is that a pointer word in indirect or indexed addressing modes must always be in the base page. This is because only one byte has been allowed in the overall length of the instruction for the address of the pointer.
For all other addressing modes there is no difference in the assembly language the programmer writes between accessing a variable that is in the base page and a variable that is above address 0FF.
The programmer should be aware however that variables in the base page consume less bytes per access and the instruction will execute more quickly than non-base page variables. When studying the data sheet to see how long an instruction is, the programmer will see that the table result is different according to whether variables are base page or not. The programmer should therefore allocate base page to variables which are used most often.

\section*{EXECUTION SPEED}

There are 64 bytes of RAM above the base page. These, like the base page RAM, require zero wait states to access even when the processor is running at full speed. They do however require 2 bytes of code for their addresses. These

64 bytes may best be made use of by using them as the stack area as the 16 -bit stack pointer contains the full address and therefore there is no penalty in instruction length in putting the stack in this non-base page on-chip RAM.
Note that there is no difference in execution time between byte and word accesses, that is to say accesses to byte or word variables. When studying the data sheet, differences in program length and therefore in execution time will be observed according to whether the address of a directly addressed variable is a byte or a word. It is important to understand the difference between the width of the variable and the width of the address that is used to access that variable.
The cycles per instruction table is not always clear about the number of wait states applied to different variables. The HPC includes a wait state register which sets the number of wait states to be used when accessing external memory, the internal ROM, or internal registers associated with ports A and B. Wait states may be applied to these on-chip registers to allow compatibility with development tools such as the MOLETM and HPC Designer Kit board, as when these tools are run on high clock speeds wait states must be applied for accesses to the port recreation logic. The HPC needs wait states for accessing slow external memory and when running at high clock rates.
These wait states may be applied in order that the MOLE can provide a perfect emulation of a single-chip HPC. In the MOLE the HPC is running with external memory and thus the A port and some of the B port are used for address/data and control lines respectively. The A port and part of the B port must therefore be recreated external to the HPC. In the case of the MOLE this is done using a large array of PAL \({ }^{\otimes}\) s. Because they are external to the HPC, one wait state must be applied when accessing these externally recreated ports at high clock speeds. If wait states could not be applied to
these ports in a masked ROM HPC, the MOLE would not be able to provide full speed emulation. This is just one example of how the design of the HPC has been influenced by the need to emulate it \(100 \%\) exactly at full speed. Apart from this no wait states are applied to any access to address locations below 200 HEX, regardless of the addressing mode used.
The HPC data sheet does not make it clear how many wait states are applied when register indirect addressing mode is used. It implies that wait states are always applied when register indirect or similar addressing modes are used, but this is not the case.

The best way to time a piece of code is to write the code and then run it through the cross assembler to generate a source plus object listing. The number of bytes generated by each instruction can then be easily read and only the cycles and accesses table need be looked up in order to calculate how long each instruction takes to execute.
Note that accesses to internal ROM are subject to at least one wait state for exactly the same reason as accesses to the A or B ports.

\section*{SUMMARY}

The HPC is fully memory mapped. The I/O Ports, Peripheral Control Registers, RAM and ROM are treated exactly the same. This makes the HPC easy to program. The HPC instruction set has relatively few opcodes but allows any of these opcodes to be used with any addressing mode so as to provide an Instruction Set with great power and flexibility. Once the contents of this note have been understood, HPC code can be written without referring to any document more lengthy than the HPC Instruction Set description in the data sheet.

\section*{A Software Driver for the HPC Universal Peripheral Interface Port}

\section*{ABSTRACT}

This application note covers the use of the National Semiconductor HPC46083 High-Performance microController as an intelligent Peripheral Interface and Interrupt controller for another "Host" CPU, using its 8 -bit or 16 -bit parallel UPI (Universal Peripheral Interface) Port. Included in the discussion is the source text of an HPC driver program, which can be tailored as an "executive" for a wide variety of HPC tasks. A simple application is built from this software, which interfaces a National NS32CG16 CPU to a typical front panel (LED indicators, LCD alphanumeric display, pushbuttons and beeper).

\subsection*{1.0 INTRODUCTION}

The National Semiconductor HPC family of microcontrollers includes as a feature the ability to be slaved to another "Host" processor over that processor's memory bus. This feature, called the Universal Peripheral Interface (or UPI) Port, allows:
1. Transfer of either 8 -bit or 16 -bit data in a single bus transaction,

\section*{National Semiconductor \\ Application Note 550 Brian Marley}

2. Polling to determine the status of the port from either side (Ready for Write/Ready for Read), and
3. Interruption of the host by the HPC with full vectoring.

The HPC, then, can serve as a front-end controller for the host, freeing it from control and/or communication tasks that might burden its capacity for interrupt service, and providing vectored interrupting for higher-level (and therefore less frequent) communication.

\subsection*{2.0 THE UPI PORT}

\subsection*{2.1 Internal Structure}

Figure 1 shows the internal structure of the UPI Port. It connects via three registers to the HPC's on-chip data bus, and via a set of pins (Port A) to the host's bus. The control interface between the HPC and the host consists of two low-active strobe signals ( \(\overline{U R D}\) and \(\overline{U W R}\) ) and an address signal (UAO) output by the host, and two handshake signals ( \(\overline{R D R D Y}\) and \(\overline{W R R D Y}\) ) output from the HPC.


FIGURE 1. UPI Internal Structure

The UPI Port may be configured either as a 16 -bit bus (using all of Port A: pins A0-A15) or as an 8-bit bus (pins A0-A7), allowing pins A8-A15 to be used as general-purpose bitprogrammable I/O pins. This selection is made by HPC firmware.

\subsection*{2.2 Basic Operations}

Three types of operation may be performed over the UPI Port:
1. Transfer of a byte or word of data from the host to the HPC's IBUF register. This is called a "UPI Write" operation.
2. Transfer of a byte or word of data from the HPC's OBUF register to the host. This is called a "UPI Read" operation.
3. Polling by the host to determine whether the HPC is ready for the next UPI Write or UPI Read operation. This involves the host reading the UPIC (UPI Control) register, which contains the states of the WRRDY and RDRDY pins as two of its bits.
As shown in Figure 2, whenever the host writes to the HPC (by pulsing the UWR signal low) data is latched into the HPC's IBUF register. At this time also, the value on the UAO pin is latched into the UPIC (UPI Control) register, allowing

HPC firmware to route the data just written. (For example, this bit can be used by the HPC firmware to distinguish between commands and data written to it.) The rising edge of UWR is detected by an edge-trigger circuit on-chip, which may be used to trigger an interrupt or for polling, to alert the HPC firmware to the presence of new data. The WRRDY handshake signal, normally low, goes high until the HPC firmware has sampled the data written to it (by reading internally from the IBUF register).
Figure 3 shows the sequence of events in reading data from the HPC. The transfer starts when the HPC writes a value to the internal OBUF register. The RDRDY handshake signal, normally high, goes low to indicate that data is present for the host. (This pin can be used to interrupt the host as well.) By pulsing the URD pin low while holding the UAO pin to a " 1 ", the host reads the contents of the OBUF register, and the \(\overline{\text { RDRDY }}\) pin goes back high.
The polling operation (Figure 4) allows the host to monitor the RDRDY and WRRDY conditions as data bits, by pulsing the \(\overline{U R D}\) pin low with a " 0 " held on the UAO pin. This effectively reads from the UPIC register; the WRRDY condition appears on bit 0 (the least-significant bit), and the \(\overline{\text { RDRDY }}\) condition appears on bit 1 (the next most significant bit). Polling in this manner does not affect the state of the RDRDY bit.



FIGURE 3. UPI Read Data Operation


\subsection*{2.3 Typical Hardware Configurations}

Typical connections between the host and the HPC are shown in Figures 5 through 7.

\subsection*{2.3.1 Polled Synchronization}

In the simplest case (Figure 5), the WRRDY and \(\overline{\text { RDRDY }}\) signals are not used, and the host synchronizes itself with the HPC strictly by polling the UPIC register for the Read Ready and Write Ready conditions. The only additional logic always required is a pair of OR gates to activate URD and UWR only when the HPC is selected by the host's address decoder. Depending on the host, it may also be necessary to add WAIT states, as is often required in peripheral interfaces to match the bus timing characteristics of the two ends.
Sophisticated synchronization schemes are not available using this simple an interface, but it does save the HPC RDRDY and WRRDY pins for any other general-purpose I/O functions.

\subsection*{2.3.2 Interrupt-Driven Synchronization}

Assuming that the host has interrupt control capability, the circuit above can be enhanced to implement an interruptdriven synchronization scheme, as shown in Figure 6. A falling edge on either RDRDY or WRRDY will trigger an interrupt to the host, informing it when the HPC becomes ready for either direction of data transfer. No additional logic is required (except for possible buffering or inversion), but only dedication of the WRRDY and/or \(\overline{\text { RDRDY }}\) pins for the interrupt function. It is not necessary for both RDRDY and WRRDY conditions to trigger interrupts; one can be polled and the other interrupt-driven, as dictated by the require-
ments of the system and the structure of the host and HPC software. Also, depending on the host, it is often possible for the HPC itself to provide interrupt vectoring, thus eliminating the need for an external interrupt controller entirely. The approach taken in the driver program, described below, implements the HPC as the interrupt controiler, with interrupts asserted only by the \(\overline{\mathrm{RDRDY}}\) pin.

\subsection*{2.3.3 Hardware Synchronization}

Figure 7 shows the connections required to implement hardware synchronization between the host and the HPC. In this scheme, there is no host software involved in synchronizing with the HPC; if the host attempts a UPI transfer for which the HPC is not prepared, the host is held in "Wait states" until the HPC is ready. Note that the UPIC register is an exception; Wait states are not to be inserted when the CPU polls the UPI port's status ( \(U A O=0\) ).
The main advantage of this scheme is speed: the CPU and HPC transfer data as fast as they can both run the transfer loop. (One will generally find that the HPC stays ahead of the CPU; the CPU tends to be in the critical path due to more complex buffer management algorithms.) The main disadvantage is that if the HPC is allowed to be interrupted in the middle of the transfer, the CPU is not free to do anything else at all, including servicing its own interrupts.
In addition to the logic to detect when to hold the host (at the bottom of the figure), additional gating is required on the UWR signal, to prevent it from being asserted until the WRRDY signal is active. This is required because the IBUF register of the HPC is a fall-through latch, and its contents would be lost if UWR were allowed to go active too soon.


TL/DD/9976-5
FIGURE 5. Poiling Interface


TL/DD/9976-6
FIGURE 6. Interrupt-Driven Interface


FIGURE 7. Hardware-Synchronized Interface

Figures 8 and 9 illustrate the timing involved in hardware synchronization. Figure 8 shows the host attempting two UPI Read accesses in quick succession; the second Read access is held pending until the HPC has supplied the data. Figure 9 shows the host attempting two UPI Write accesses in quick succession; it is held in Wait states (with the UWR signal suppressed) until the HPC has emptied the first value from the IBUF register.

This scheme and the interrupt-driven scheme above are not mutually exclusive; as shown in Figure 6, one might tie \(\overline{\text { RDRDY }}\) or WRRDY, or both, to CPU interrupts. The application hardware described implements both schemes, leaving CPU software the option of using hardware synchronization or not. The driver program in the HPC operates the same, independent of the option used.


FIGURE 8. Hardware Synchronization: Read Operations


FIGURE 9. Hardware Synchronization: Write Operations

\subsection*{3.0 A UPI DRIVER AND SAMPLE APPLICATION}

The circuit and program described below implement an interface between the HPC and a National microprocessor, the NS32CG16, as the host CPU. The UPI port is configured to be 8 bits wide. The hardware supports both interrupt-driven ( \(\overline{\mathrm{RDRDY}}\) only) and hardware synchronization, as well as polling.
In order to demonstrate some real commands to support, a set of simple interfaces is attached to the HPC, typical of a front panel.
- Up to 8 pushbuttons
- Up to 8 LED indicators
- A 16-character alphanumeric LCD display
- A speaker for "beeps" on alert conditions or input errors
- A real-time clock interrupt function, giving the CPU the means to measure time intervals accurately.
This application by itself is admittedly not enough to justify the presence of an HPC in a system, but it is a simple application, and we expect that this will often be part of the HPC's job. For a much more comprehensive application, which includes this one as a subset, see the next application note in this series: "The HPC as a Front-End Processor".
We will describe in this section a specific set of hardware and software, and a UPI command and response protocol to make these interfaces play.

\subsection*{3.1 UPI Port Connections to NS32CG16}

The attached schematic shows the HPC UPI port as it has been used a real application. On Sheet 1, a block diagram is given, showing the components involved. The CPU is an

NS32CG16 microprocessor, running at a 15 MHz clock rate (crystal frequency 30 MHz ). The HPC component is the HPC46083, running at a crystal frequency of 19.6608 MHz . It would be unrealistic to present only the UPI interface section, since tradeoffs and implementation considerations abound when dealing with fast processors and large addressing spaces. For this reason, we include on sheets 5, 6 and 7 the circuitry involved in NS32CG16 address decoding and dynamic RAM control.
The UREAD and UWRITE UPI strobes are generated for the HPC in area B1 of Sheet 6. In addition, the latched CPU address bit BA09 is used as the UAO addressing bit.
Hardware and Interrupt synchronization are accomplished as follows. On Sheet 6, area D8, the HPC signals URDRDY and UWRRDY enter a synchronizer, and emerge as URDRDYS and UWRRDYS. The URDRDYS signal goes to the CPU as its Maskable Interrupt signal (Sheet 5, area C8). After gating, which yields URDRDYSQ and UWRRDYSQ, they enter the PAL16L8 in area C7 of Sheet 6. This PAL's relevant outputs are WAIT1 and WAIT2, which go to the CPU for Wait State generation, and ACWAIT, which also goes to the CPU (as CWAIT) after passing through the PAL20R8 device in area D4 of Sheet 6.
In addition, the HPC provides from Timer T4 a square wave at approximately 68 kHz , which triggers refreshes of dynamic RAM. The signal involved is called " 68 kHz ", and goes from the HPC on Sheet 4, area D1, to Sheet 6, area D8. Note that the detector in area D7 is held on at Reset, to preserve RAM contents by continuous refreshing while the HPC is being reset.

\subsection*{3.1.1 Schematic}

UPI Demo Functional Block Diagram



HPC I/O



AN-550



```

3.1.2 PAL Equations

```
Name REFRESH.PLD;
```

Name REFRESH.PLD;
Partno XXXXX;
Partno XXXXX;
Date 05/19/87;
Date 05/19/87;
Revision lA;
Revision lA;
Designer FOX;
Designer FOX;
Company NSC;
Company NSC;
Assembly X7A;
Assembly X7A;
Location 8B;
Location 8B;
Device p20x10;

```
Device p20x10;
```




```
/* */
```

/* */
/* REFRESH: 9 BIT REFRESH COUNTER */
/* REFRESH: 9 BIT REFRESH COUNTER */
/* */
/* */
/*************************************************************************************************)
/*************************************************************************************************)
/* Allowable Target Device Types: PaL20Xl0 */

```
/* Allowable Target Device Types: PaL20Xl0 */
```




```
/** Inputs **/
```

/** Inputs **/
Pin 1 = !refresh ;/* refresh pulse */
Pin 1 = !refresh ;/* refresh pulse */
/** Outputs **/
/** Outputs **/
Pin [l5..23]= [ra0..8] ;/* ram refresh address */
Pin [l5..23]= [ra0..8] ;/* ram refresh address */
Pin 14 = !refron ;/* refresh enabled output */
Pin 14 = !refron ;/* refresh enabled output */
/** Declarations and Intermediate Variable definitions **/
/** Declarations and Intermediate Variable definitions **/
\$define | \#
\$define | \#
/** Logic Equations **/
/** Logic Equations **/
!ra0.d = raO;
!ra0.d = raO;
tral.d = !ral \$ raO;
tral.d = !ral \$ raO;
!ra2.d = !ra2 \$ raO \& ral;
!ra2.d = !ra2 \$ raO \& ral;
!ra3.d = !ra3 \$ ra0 \& ral \& ra2;
!ra3.d = !ra3 \$ ra0 \& ral \& ra2;
!ra4.d = tra4 \$ raO \& ral \& ra2 \& ra3;
!ra4.d = tra4 \$ raO \& ral \& ra2 \& ra3;
!ra5.d = !ra5 \$ raO \& ral \& raZ \& ra3 \& ra4;
!ra5.d = !ra5 \$ raO \& ral \& raZ \& ra3 \& ra4;
tra6.d = tra6 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5;
tra6.d = tra6 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5;
!ra7.d = !ra7 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6;
!ra7.d = !ra7 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6;
!ra8.d = !ra8 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6 \& ra7;
!ra8.d = !ra8 \$ ra0 \& ral \& ra2 \& ra3 \& ra4 \& ra5 \& ra6 \& ra7;
refron.d= 'b'l;

```
refron.d= 'b'l;
```


## Schematc Sheet 6, Area 5D



```
field ctl = [refresh,cas,raslcl,rascart];
$define 1dle 00
$define cras 0l
$define crascas 05
$define casend 04
$define lras 02
$define lrascas 06
$define refadr 08
$define refras Ob
$define | #
fleld drscount = [drams2..dramsl];
/** Logic Equations **/
        lol_sel = ramsel & !a23;
        cart_sel = ramsel & a23;
        lclread = !a23 & ddin;
        lclwrite = !az3 & !ddin;
        holdoff rsl;
/* busy = refresh | holdoff; (generated externally) */
        cart_start = cart_sel & (tl | pending) & !holdoff;
        local_start = lcl_sel & (tl | pending) & !holdoff;
        ram_start = cart_start | local_start;
        drreo = drscount: [6..7] & ramwe;
sequence waitseq (
/* acwait & ramsel are mutually exclusive conditions */
present widle if (ramsel | bpurmw & bpuread) & busy & tl next busywt;
        if acwait | (ramsel & !busy & tl & !bpurmw)
                next cextwt;
    default next widle;
present busywt if busy next busywt;
    if !busy & (bpurmw) next widle;
    if lbusy & !(bpurmw) next cextwt;
present cextwt if ramsel & drscount: [0..1] | acwait next cextwt;
    default next widle;
|
sequence ctl (
present idle if cart_start next cras;
    if local_start next lras;
    if !ram_start & srefreq next refadr;
    default next idle;
present cras if trsl next cras;
    if rsl next crascas;
present crascas if (!bpurmw & drscount: [4..7])| (bpurmw & drrco)
                                    next casend;
    default next crascas;
present lras
next lrascas;
```

```
present lrascas if (!bpurmw & drscount: [4..7]) | (bpurmw & drrco)
                                    next casend;
    default next lrascas;
present casend if srefreq next refadr;
        if !srefreq next idle;
present refadr if srefreq next refadr;
    if !srefreq & !rsl next refras;
    if lsrefreq & rsl next idle;
    if ramwe next refadr;
        default next refras;
}
/* remember ramwe & aramrd are delayed by one t-state */
ramwe.d = !refresh & (bpurmw & drscount: [6..7] & !ramwe
                                    | !bpurmw & !ddin & (ram_start | ctl: cras
                                    | (cart_sel & drscount: [0..3]) | ctl:lras)
        )
    | ctl:refras & rsl & !ramwe;
aramrd.d = (bpurmw & drscount: [0..3] |bpurmw & ddin)
    & (ctl:cras | ctl:crascas | ctl:lras | ctl:lrascas);
```


## Schematlc Sheet 6, Area 7C



## Schematic Sheet 6, Area 7A



```
vramsel = address: [0f00000..OfOffff]; /* video ram (scan buffer) */
/*
/* bpucyc & b_ddin are D latches implemented in the PAL
/*
/* basic d latch equation (w/o set or clear) is:
/* Q = (G& D)|(!G&Q)|(D&Q)
/*
/* The b_ddin latch is fall through while ramcyc not asserted,
/* latched while ramcyc is asserted, therefore, for both latches:
*/
    g = !ramcyc;
/*
/* The bpurmw latch d input is ""bpurange'', defined as:
*/
    bpurange= address: [0000000..05fffff] /* rom */
    | address: [0790000..Obfffff]; /* dram, less stack */
/* This ""d'' input would use too many terms. The bpucyc output,
/* however, need only be latched when it is asserted, as this is
/* the situation that can allow the cpu and ram control to
/* not be synchronized. This simplification allows the simplification
/* of the latch to:
/* Q = D|(!G&&)
*/
    bpurmw = enablebpu & (!ddin & bpurange & datacyc | (!g & bpurmw));
    bpuread = enablebpu & ddin & bpurange & datacyc;
    rdenb enables cpu access to the ram data bus
    rdenb = dbe & bufdis &
    ( !bpurmw & bpuread & romspace /* buffer must be off for bpu
                                    /* but on for source in rom */
    /* no DRAM or bpu control writes are permitted */
    /* while in inner loop of bitblt */
    /* (within interrupt ok due to vector read!)
        | ramspace
        | address: [Ofe0000..Ofeffff]); /* 1/0 access to bpu */
        trdbufin = (ramspace| address: [0fe0000..Ofeffff]) & !ddin
    | romspace & bpuread;
bdenb = dbe & !bupdis & (romspace /* any rom */
    | address: [0f00000..OfOffff] /* scan buffer */
    | address: [0fd0000..0fdffff] /* emnd/status */
    | address: [0ff0000..0ffffff] /* non-bpu 1/0 */
```


### 3.2 Application Connections

The connections made to the HPC are shown in schematic sheets 2 through 4.

### 3.2.1 LCD Data

An 8-bit parallel interface connects the upper half of Port A, through buffers and latches on Sheet 4, to a Hitachi HD44780 alphanumeric LCD display controller. The signals in our application are inverted with respect to the HD44780 documentation, due to the nature of the front panel module we used.
Sending data from the HPC to the LCD display involves the following procedure:

1. Setup the $\overline{\mathrm{RS}}$ signal: 1 for a command, 0 for data.

This is done by setting up LCD Contrast status on the high-order byte of Port A (pins A8-A15), with the desired $\overline{\mathrm{RS}}$ state on pin A11, then pulsing the signal LCVCLK (pin B9) high, the low.
2. Setup the panel data on HPC pins A8-A15.
3. Set the PNLCLK signal (pin B7) low for $1.2 \mu \mathrm{~s}$, then high. This clocks the data into the LCD display controller. Note that the latch in area B6 of Sheet 4 is effectively serving only as a buffer; the PNLCLK Enable signal, being normally high, allows data to fall through whenever it changes when used as described here.
4. Since the handshaking capability of the HD44780 is not being used here, it is necessary for the HPC to use an internal timer to determine when the controller is ready after sending a command or data. The delay time is either $120 \mu \mathrm{~s}$ or 4.9 ms , depending on the type of command sent.

### 3.2.2. LCD Contrast (LCD Voltage)

A three-bit value is presented for LCD contrast on signals CTRSTO through CTRST2. A value of 000 is highest contrast, and 111 is lowest contrast. To change the contrast, the value is placed on HPC pins A8 (LSB), A9 and A10 (MSB), the LCVCLK (pin B9) is pulsed high, then low.
Note that some other bits within this latch have other functions: bit 3 (from HPC pin A11) is the $\overline{\mathrm{RS}}$ signal to the LCD controller, and bit 7 (from pin A15) is used by the HPC firmware as a Fatal Error flag. These bits must be setup correctly whenever the LCD Contrast latch is written to.

### 3.2.3 LEDs

Up to 8 LED indicators may be connected, through the latch in area A6 of Sheet 4, to the upper byte of Port A. The LED's are assumed to be connected already to their own current-limiting resistors.
The desired data is setup on Port A pins A8-A15, then a pulse is presented on the LEDCLK signal (pin B14); high and then low. Data is presented in complemented form by the HPC ( $0=$ on, $1=0 \mathrm{ff}$ ). Any or all (or none) of the latch bits may be connected to drive LEDs.

### 3.2.4 Speaker (Beeper)

A tone is produced on a speaker by enabling Port P pin P3 as the Timer T7 output, and running Timer T7 so as to produce a 3 kHz square wave. Since timer outputs toggle on underflows, this corresponds to a timer underflow rate of 6 kHz . The tone signal is shown is area D1 of Sheet 2.

### 3.2.5 Pushbutton Switches

Up to eight pushbuttons may be connected to the HPC's Port D pins, through the buffer in area D6 of Sheet 3. Each
pushbutton is assumed to be an SPST switch, shorting to ground when depressed. The pull-up resistors present a "1" level otherwise. The HPC must de-bounce the inputs in its firmware before issuing them to the CPU.
The pushbuttons are examined every 10 ms , by setting the ENASTTS signal (pin B13) low while ensuring that ENCDATA (pin B12) is high. This presents the switch outputs onto Port D. Unused bits should be pulled high to avoid triggering spurious pushbutton events.

### 3.3 Protocol Between CPU and HPC

The scheme supported by the UPI Driver program is asynchronous full-duplex communication with CPU. That is, either side is allowed to speak at any time. To avoid confusion, however, any message is restricted to send data in only one direction: in sequences initiated by the CPU ('Command" sequences), only the CPU talks, and in sequences initiated by the HPC ("Interrupt" sequences), only the HPC talks. Thus, a Command sequence and an Interrupt sequence can be in progress simultaneously without confusion.
Acknowledgement of a Command or an Interrupt sequency is possible; a Command can trigger an acknowledgement Interrupt sequence, and an Interrupt sequence can result in a subsequent Command sequence. The critical distinction, though, is that the acknowledgement need not come immediately. If, for example, the HPC is already in the process of sending an Interrupt message, and receives a Command, it will complete the current Interrupt sequence before acknowledging the Command with a new Interrupt.
Command sequences (from the CPU to the HPC) consist of a one-byte command code, followed by any argument values necessary to complete the command. Each byte written to the HPC triggers an internal interrupt (13); the HPC buffers up these bytes until a full command has been received, then acts on it in the last byte's interrupt service routine. Commands taking a significant amount of processing time can be scheduled within the HPC using interrupts, either from external events or from one of the HPC's eight timers; each interrupt triggering the next step of the command.
Interrupt sequences (from the HPC to the CPU) operate similarly, but with a small difference. Only the first byte presented by the HPC causes an interrupt to the CPU; this byte is the interrupt vector value, which triggers the interrupt (through the RDRDY pin) and selects the CPU's service routine. The CPU remains in its interrupt service routine until the transfer of data associated with that interrupt event is finished, then returns to its previous task. This is not to say that the CPU must keep all other interrupts disabled during an Interrupt sequence, but only that no other interrupt occurring during this time may cause the CPU to read from the HPC, or to terminate reading, until the current Interrupt sequence is complete. With the NS32C016 processor as host, the main challenge is to keep the Interrupt Acknowledge bus cycles from other interrupts, which appear as Read cycles, from causing URD pulses to the HPC. It is possible to distinguish a Non-Maskable Interrupt from a Maskable Interrupt by the address asserted by the CPU in acknowledging the interrupt, and in a larger kind of system containing an NS32202 Interrupt Control Unit, the NS32000 Cascaded Interrupt feature can be used to prevent unwanted reads from the HPC from occurring as a result of other Maskable interrupts as well. In our application hardware, the only type of extraneous interrupt occurring is the Non-Maskable Interrupt; address decoding logic isolates the HPC's UPI port from these.

### 3.4 Commands

The first byte (command code) is sent to address FFFC00, and any argument bytes are then written to address FFFEO0. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Unless noted, the CPU may send commands continuously, without waiting for acknowledgement interrupts from previous commands.
00 INITIALIZE This command has two functions. The first INITIALIZE command after a hardware reset (or RESET command) enables the IRTC and IBUTTON-DATA interrupts. The INITIALIZE command may be re-issued by the CPU to either start or stop the !RTC interrupts. There is one argument:
RTC-Interval: One-byte value. If zero, IRTC interrupts are disabled. Otherwise, the IRTC interrupts occur at the interval specified (in units of 10 ms per count).
01 SET.
CONTRAST

02 SEND-LCD
This writes a string of up to 8 bytes to the LCD panel. Arguments are:
flags: a single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the leastsignificant bit of the FLAGS byte.
\#bytes: The number of bytes to be written to the LCD display.
byte[1]-byte[\#bytes]: The data bytes themselves.
The HPC determines the proper delay timing required for command bytes ( $R S=0$ ) from their encodings. This is either 4.9 ms or $120 \mu \mathrm{~s}$.
The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIALIZE command first.
03 SEND-LED The single argument is a byte containing a " 1 " in each position for which an LED should be lit.
There is no response interrupt, and this command does not require the INITIALIZE command first.
04 BEEP

## A5 RESET-HPC

Resets the HPC if it is written to address FFFC00. It may be written at any time that the UPI port is ready for input; it will automatically cancel any partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this command.
After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the least-significant bit [Write Ready] is zero). It must then wait for at least $25 \mu \mathrm{~s}$, then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least $80 \mu \mathrm{~S}$ to allow the HPC to re-initialize the UPI port. Since part of the RESET procedure causes Ports A and B to float briefly (this includes the CPU's Maskable Interrupt input pin), the CPU should keep its maskable interrupt disable during this time. It also must not enter a command byte during this time because the byte may be lost.

### 3.5 Interrupts

The HPC interrupts the CPU, and provides the following values as the interrupt vectors for the CPU hardware. The CPU then reads data from the HPC at address FFFEO0. All data provided by the HPC must be read by the CPU before returning from the interrupt service routine, otherwise the HPC would either hang or generate a false interrupt. The CPU may poll the UPIC register at address FD0000 to determine when each data byte is ready, or it may simply attempt to read from address FFFE00, and it will be held in Wait states until the data is provided by the HPC.
Note: All CPU interrupt service routines, including the NMI interrupt routines, must return using the "RETT 0 " instruction. Do NOT use "RETI".
00-0F (Reserved for CPU internal traps and the NMI interrupt.)
11 IRTC Real-Time Clock Interrupt. No data returned. Enabled by INITIALIZE command if interval value supplied is non-zero. Note: this version of HPC firmware issues a non-fatal IDIAG interrupt if the CPU fails to service each !RTC interrupt before the next one becomes pending.
17 !ACK-SEND-LCD This is the response to the SENDLCD command, to acknowledge that data has all been written to Panel LCD display. No other data is provided with this interrupt. Always enabled, but occurs only in response to a SEND-LCD command.
18 !BUTTON-DATA Pushbutton status has changed: one or more buttons have been either pressed or released. The new status of the switches is reported in a data byte, encoded as follows:
Any pushbutton that is depressed is presented as a " 1 ". All other bit positions, including unused positions, are zeroes. The pushbuttons are debounced before being reported to
the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.
1D !DIAG Diagnostic Interrupt. This interrupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:
Severity
Error Code
Data in Error (passed, but contents not defined)
Current Command (passed, but contents not defined)
Command Status (passed, but contents not defined)
The Severity byte contains one bit for each severity level, as follows:

| $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | F | x | x | C | N |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

N (Note): least severe. The CPU missed an event; currently only the IRTC interrupt will cause this.
C (Command): medium severity. Not currently implemented. Any command error is now treated as a FATAL error (below).
F (Fatal): highest severity: the HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RESET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery.
The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:


RTC $=$ Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.
The other bits are reserved for details of Command errors, and are not implemented at this time.
The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.
Note: Except in the FATAL case, all 5 bytes provided by the HPC must be read by the CPU, regardless of the specific cause of the error.

## Fatal Error Recovery:

When the HPC signals a IDIAG error with FATAL severity, the CPU may use the following procedure to recover:

1. Write the RESET command (A5 hex) to the HPC at address FFFCOO.
2. By inspecting the UPIC register at address FD0000, wait for the HPC to read the command the *WRRDY bit will go low).
3. Wait an additional $25 \mu \mathrm{~s}$.
4. Read from address FFFEO0. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
5. Wait at least $80 \mu \mathrm{~s}$. This gives the HPC enough time to re-initialize the UPI port.
6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the HPI IBUF register for a few milliseconds before the HPC starts to process it.

### 4.0 SOURCE LISTINGS AND COMMENTARY

### 4.1 HPC Firmware Guide

Refer to this section for help in following the flow of the HPC firmware in the listing below. Positions in the code are referenced by assembly language labels rather than by page or line numbers.
The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever an HPC interrupt routine requests one in its mailbox.
On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This was done for ease of breakpointing, to keep this routine at a constant address as changes were made elsewhere in the firmware.

### 4.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is usually called as a subroutine (although it never returns). It disables HPC internal interrupts, and then sets bit 7 of the LCD Contrast Latch as a trigger for a logic analyzer, MOLE or ISE system.
Its next action is to display its subroutine return address in hexadecimal on the LCD panel. This address shows where the error was detected. The HPC then enters an infinite loop, which continuously presents the !DIAG interrupt. It may be terminated either by a hardware reset or by sending the RESET command from the CPU. On receiving the RESET command, the HPC jumps to label "xreset", which is within the command processing routine. The "xreset" rou-
tine waits for the CPU to read from the UPI port, then clears a set of registers to simulate a hardware reset and jumps to the start of the program.

### 4.1.2 Initiallzation

On receiving a Reset signal, the HPC begins execution at the label "start". A required part of any application is to load the PSW register, to select the desired number of Wait states (without this step, the Reset default is 4 Wait states, which is safe but usually unnecessary).
Other initializations here are application-dependent, and so they relate to our application system and front-panel operations.
At label "srfsh", the program starts the Refresh clock pulses running for the dynamic RAM on our application hardware, from HPC pin PO (controlled by Timer T4). For debugging purposes, a circuit within the RAM controller section performs continuous refreshes during Reset pulses, so data in dynamic RAM is never lost unless power is removed.
At "supi", the UPI port is initialized for transfers between the HPC and the CPU.
At label "sram", all RAM within the HPC is initialized to zero. This is done for debugging purposes, to help ensure that programming errors involving uninitialized data will have more consistent symptoms.
At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows. This is not necessary in all applications, since the Stack Pointer starts at address 0002, but for our purposes it was more convenient to relocate it.
At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers TO-T3 are cleared.
In addition, some miscellaneous port initializations are performed here. The upper byte of Port $A$ is set as an output port (for data going to the LCD and LED displays), and the Port $B$ pins which select pushbutton data are initialized.
At "sled", the LED control signals are initialized, and all LED indicators on the panel are turned off.
At "stmrs", all timers are loaded with their initial values, and timers T5-T7 are stopped and any interrupts pending from them are cleared. (Timer T4 keeps running for dynamic RAM refresh.)
At "sled", the panel LCD display is initialized to a default contrast level of 5 , then commands are sent to initialize it to 8 -bit, 2 -line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl", located at the end of the program, which simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms . Note that if the CPU fails to initialize the LCD display further, a single cursor (underscore) character is all that appears: a recognizable symptom of a CPU problem.
The program now continues to label "minit", which performs some variable initializations which are necessary for operation of the UPI Driver itself (as opposed to the application). This much must always be present, but any other initializations required by the application should appear here as well. For our front-panel application, there are no such initializations required.

At label "runsys", the necessary interrupts are enabled (from the timers, and from pin 13, which is the UPI port interrupt from the CPU), and the program exits to the Main Program loop at label "mainlp".

### 4.1.3 Main Program (UPI Output to CPU)

The Main Program is the portion of the UPI Driver that runs with interrupts enabled. It consists of a scanning loop at label "mainlp", calling a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it. The HPC is allowed to write data to the CPU only after interrupting it. The main loop scans a bit-mapped variable in on-chip RAM that is set up by interrupt service routines (a word called "alert") to determine whether any conditions exist that should cause an interrupt to the CPU.
The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. Each subroutine first checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the 32000 interrupt vector number to the OBUF register. This has the effect of interrupting the CPU (Because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register. If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred. If the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with the data value taken as the vector number. (Note, however, that a Non-Maskable interrupt is allowed. It simply delays the process of reading data from the HPC. Since the HPC is running its main program at this point, with its internal interrupts still enabled, it is not stalled by this situation.)
Subroutines called from the Main Program loop are:
sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.
sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.
sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.
sndiag: interrupts the CPU to inform it of a IDIAG interrupt condition, when it is of NOTE severity. (Other IDIAG conditions are handled at label "hangup".)

### 4.1.4 Interrupt Service Routines

All of the remaining routines are entered by the occurrence of an interrupt.

### 4.1.4.1 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Each byte of a command triggers an interrupt on the 13 pin. When the last byte is received, the command is processed before the I3 interrupt routine returns. The HPC is therefore immediately ready to start collecting another command.

Any command that involves waiting is only initiated before the 13 routine returns, and interrupts are set up to activate more processing when the time is right. Therefore, this interrupt service routine returns promptly, even for time-consuming commands.
At any time, the "upiwr" routine may be in one of the following states:

1. Waiting for the first byte of a command. In this state, the variable "curcmd" (Current Command) has its top bit ('cmdemp') set, meaning that it is empty. When a byte is received from the CPU in this state, this routine jumps to the label "firstc". The byte is placed in the "curcmd" byte (clearing the top bit), and then a multi-way branch (jidw) is performed, whose destination depends on the contents of the byte. The possible destinations have labels starting with the letters "fc". If the command has only one byte (for example, the command BEEP), it is processed immediately in the "fc" sequence, and the "curcmd" variable is set empty again. If, however, the command is longer than one byte, its "fc" routine will place a value into the variable "numexp", which gives the number of additional bytes that are expected for this command, and then will return from the interrupt. Note that the "curcmd" byte now appears to be full, because its top bit is no longer set.
2. Collecting bytes of a command. The code that is relevant in this state is between the labels "upiwr" and "lastc". This state is in effect while the "cmdemp" bit of "curcmd" is zero and the "numexp" variable is non-zero. Each l3 interrupt causes the routine to place the command byte into a buffer ("cpubuf", with pointer variable "cpuad"), decrement the "numexp" variable, and return if the result is non-zero. If the result is zero, then the routine has collected an entire command, and it goes to the label "lastc", and enters state (3) below.
3. In this state, the requested number of bytes has been collected, and this usually means that the entire command, except for the first byte, is in the "cpubuf" area of RAM. The code for this state is at label "lastc". First, the "curcmd" byte is checked to see whether "extended collection" is being performed (bit 6 set: see below). If not, the "curcmd" byte is set empty. A multiway branch is then performed (jidw), which transfers control depending on the command byte in "curcmd". All routines that are destinations of this branch start with the letters "lc". The "Ic" routine for each command uses the data in "cpubuf" to process the current command. In some cases, this processing is completed very quickly. For example, at label "Icsled", a value is simply transferred from "cpubuf" to a latch that drives the LEDs on the front panel, and this interrupt service routine returns. But a more complex command can move data out of "cpubuf" to other variables in RAM, and start a timer to sequence the process of executing the command.
In some commands (for example, SEND-LCD), state (3) above is entered twice. This is called "extended collection", and occurs when a command has variable length. State (3) is entered once to collect enough information to determine the exact length of the command. It then sets up the "numexp" variable again, re-entering state (2) to collect the remainder of the command. When state (3) is entered the second time, it processes the command. A bit in the "curcmd" variable (bit 6, called "getent') is set in state (1), which indicates that another collection will be performed, and prevents state (3) from setting the "curcmd" byte empty the first time it is entered.

## Command Processing Routines

 INITIALIZE 13 interrupt labels: State $1=$ fcinitState $3=$ Icinit

SET-CONTRAST
13 interrupt labels:

$$
\text { State } 1=\mathrm{fcsicv}
$$

State $3=\mathrm{Icsicv}$ At label "Icsicv" (Set LCD Voltage), the LCD Contrast latch is loaded from the value supplied by the CPU.

## SEND-LCD

13 interrupt labels:
State $1=$ fcsled
State $3=$ Icsicd
This command uses the "extended collection" feature. At label "fcslcd", two bytes are requested for collection, but the "getent" bit of "curcmd" is set, meaning that these are not the last bytes of the command. At label "Icslcd" (jumping to label "csic1"), the length of the instruction is determined from the \# bytes value supplied by the CPU, and a second collection of bytes is requested, this time with the "getcnt" bit off. When the last byte has been collected, control is transferred to the label "Icsicd", then to "Icslc2". Here, the data bytes for the panel are unloaded from the CPU buffer area "cpubuf" into the LCD string buffer "Icdbuf". The flag (RS) bits are loaded into variable "Icdsfg", and the number of bytes to be sent to the LCD display is placed into variable 'Icdsct'. Timer T6 is now started, to provide scheduling interrupts for writing the bytes from the LCD string buffer to the LCD display.
On occurrence of ez.ch T6 interrupt (labels "t6int" and "t6nxtc"), one byte is written to the LCD display. Depending on the state of the RS flag for that byte, and the value sent to the panel, T6 may run for either $120 \mu \mathrm{~s}$ or $4900 \mu \mathrm{~s}$ before it triggers the next transfer. When the last character has been transferred, and Timer T6 has provided the proper delay after it, the bit "alcdak" is set in the "alert" word, requesting the main program to send an IACK-SEND-LCD interrupt to the CPU.
SEND-LED 13 interrupt labels: State $1=$ fcsled $\quad$ State $3=$ Icsled At label "Icsled", the byte provided by the CPU is written to the LED latch.

BEEP 13 interrupt labels: State $1=$ fcbeep $\quad$ State $3=$ (none)
At label "fcbeep", Port P pin P3 is enabled to toggle on each underflow of Timer T7, which has been initialized at the beginning of the program (label "stmrs") to underflow at a rate of 6 kHz . Pin P3, then, presents a 3 kHz square wave to the panel buzzer. To time out the duration of the beep tone, interrupts from Timer T0 are enabled, which then occur once every 53 ms . The variable "beepct" is set up with the number of T0 interrupts to accept, and is decremented on each T0 interrupt. When it has been decremented to zero (meaning that one second has elapsed), pin P3 is reset to a constant zero to turn off the tone.

### 4.1.4.2 Background Timer (T1) Task

The Timer T1 interrupt service routine represents a task that is not triggered directly by CPU commands. Its functions are to interrupt the CPU periodically for the Real-Time Clock function, and to present the !BUTTON-DATA interrupt whenever the pushbutton inputs change state.
Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer $T 1$ interrupt occurs (labels 'tmrint", to " t 1 poll", to " t 1 int"), then if the real-time interrupt is enabled, the variable "rtcent" is decremented to determine whether an !RTC interrupt should be issued to the CPU. If so, the bit "artc" in the "alert" word is set, requesting the main program to issue the interrupt. The main program, at label "sndrtc", actually interrupts the CPU. No other data is passed to the CPU with the interrupt.
At label "kbdchk" the panel pushbutton switches are also sampled. If the pattern matches the last sample taken (saved in variable "swlast") then it is considered to be sta-
ble, and it is then compared to the last switch pattern sent to the CPU (in variable "swlsnt"). If the new pattern differs, then it is placed in "swisnt", and the bit "abutton" in variable "alert" is set, requesting the main program to send a IBUTTON-DATA interrupt. The main program, at label "sndbtn", triggers the interrupt and passes the new pattern to the CPU from variable "swlsnt".

### 4.1.4.3 Timer T6 Interrupt

Because the LCD controller's command acknowledgement capability was not used in our application, Timer T6 is used to time out the LCD controller's processing times. See the description of the SEND-LCD command above.

### 4.1.4.4 Timer TO Interrupt

The interrupt service routine for Timer TO (labels "tmrint", to "tOpoll", to "tOint") is used simply to provide timing for the duration of the speaker tone. The interrupt is enabled in response to the BEEP command from the CPU, and is disabled on occurrence of the interrupt. It provides an interval of approximately one second.

### 4.2 HPC Firmware Listing

NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
between an NS32Cß16 CPU and some typical
front-panel types of devices:
LED indicators (up to 8)
Pushbuttons (up to 8)
LCD alphanumeric display controller (Hitachi HD44789)
Speaker for error beeps
Also generates Real-Time Clock interrupts at a
selectable rate.
Generates IDIAG interrupt on errors;
severity code of NOTE (e.g. real-time event lost),
or FATAL (e.g. bad command).
Recovery from fatal errors provided by RESET command.


TL/DD/9976-18

NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
HPCUPI

| 719153 | portph | $=$ | x'0153:b | ; High byte of PORTP. |
| :---: | :---: | :---: | :---: | :---: |
| 73 P15c |  | = |  |  |
| 749182 | $t 1$ | = | x'9182:w |  |
| 7518184 | r1 | = | X'18184: ${ }^{\text {( }}$ |  |
| 769186 | r2 | = | x'9186: |  |
| 778188 | $t 2$ | \% | x'9188: |  |
| 78 118A | r3 | = | x'918A: |  |
| 79 818C | $t 3$ | = | x'818C: |  |
| 89818 E | divey | = | x'p18E:w |  |
| 81 118E | divorl | $=$ | $\times$ '918E:b | Low byte of DIVBY. |
| 82 gidf | divoyh | = | x'618F: ${ }^{\text {d }}$ | ; High byte of DIVBY. |
| 838198 | trmode | = | x'9198:w |  |
| 849199 | trimdl | $=$ | $x$ '0190:b | ; Low byte of TMMODE. |
| 859191 | trmoth | = | $x^{\prime}$ '9191:b | ; High byte of TMMODE. |
| 868192 | tigcon | = | x'9192:b |  |





NSC ASMHPC, Ver 01-BetaSite (Sep 16 14:38 1987)
Space Declarations



Code Section
: Declarations of subroutines called by one-byte JSRP instruction.
: Progran starts at label "start" on reset. This routine is the fata error hender, located here for convenience in setting breakpoint.

TL/DD/9976-24


TL/DD/9976-25

25-Feb-88 10: 85 PAGE 10

NSC ASMHPC, Ver D1-BetaS
UPI PORT INTERFACE DEMO
Hardware Initialization

| 340 |  |
| :---: | :---: |
| 341 |  |
|  | BR8A 9788CB |
| 343 |  |
|  | 10880 |
| 345 |  |
|  | 1880 86915208 |
| 347 |  |
| 348 | 0991 8691509A |
| 349 |  |
|  | 09958398914 PAB |
|  | D09A B691501A |
|  | Q99E B691529B |
| 353 | gba2 8308@142AB |
| 354 |  |
|  | 90A7 |
|  | @Pa7 9718E6 |
| 357 |  |
| 358 |  |
|  | PBAA 96F508 |
|  | OPAD 96F30B |
| 361 | 19B9 88F |
| 362363 |  |
|  |  |
|  | 19B2 96F59F |
| 365 | 08B5 96F39F |
| 366 |  |
| 367 |  |
|  | 0888 96048A |
| 369 | 99BB 97FBD2 |
| 379 |  |
| 371 |  |
| 372 |  |
|  | 99BE 960498 |
| 374 | DRC1 97F702 |
| 375 |  |
| 376 |  |
|  | 99C4 |
| 378 |  |
|  | ppc4 80998E |
|  | 99C7 08 |
|  | @PCS E1 |
| 382 | 9pc9 62 |
| 383 |  |
| 384 |  |
| 385 | 9PCA A7P1CPSIFE |
|  | OQCF 09 |
| 387 | 1900 E1 |
| 388 | 980162 |
| 389 |  |





NSC ASMHPC, Ver 01-BetaSite (Sep 14 14:39 1987) HPCUPI UPI PORT IMTERFACE DEMO
Marchare Initialization

NSC ASMHPC，Ver D1－BetaSite（Sep 14 14：39 1987）
UPI PORT INTERFACE DEMO
Main Program Initialization


WSC ASMHPC，Ver D1－BetaSite（Sep 14 14：30 1987）HPCUPI
UPI PORT INTERFACE DEMO
Main Scan Loop

| 532 ．form Main Scan loop＂ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| 533 ：Declarations |  |  |  |  |  |  |
| 534 |  |  |  |  |  |  |
| 535 | 10911 |  | vrtc | ＝ | X＋11 ：Real－T | ime clock vector number． |
| 536 | 8917 |  | vicdak | $=$ | x＇17 ；Acknow | ledge finished writing to LCD penel． |
| 537 | 0918 |  | voutton | $=$ | x＇18 ；Pushbu | tton status change：a button pressed or |
| 538 |  |  |  |  | ；relea | sed． |
| 539 | 9910 |  | voiag | ＝ | x＇10 ：Diagno | tic Interrupt． |
| $54 \%$ 边 |  |  |  |  |  |  |
| 541 |  |  |  |  |  |  |
| 542 |  |  |  |  | ；Error Vectors | for unimplemented or |
| 543 |  |  |  |  | ；unexpected i | nterrupts． |
| 544 |  |  |  |  |  |  |
| 545 |  |  | ； | level | 3 is Reset，prov | ovided by assembler． |
| 546 | FFFC 18 Pag | R |  | ． j pt | 1，hangup | ；NMI：never expected． |
| 547 | FFFA 1809 | R |  | ．ipt | 2，hangup | －UPI READ READY：never expected． |
| 548 | FFF6 9090 | R |  | ．ipt | 4，hangup | I4 Interrupt Vector：never expected． |
| 549 | FFF2 9999 | R |  | ．ipt | 6，hangup | UART Interrupt Vector：never expected． |
| 559 | FFF9 P88 | R |  | ．ipt | 7，hangup | El Interrupt Vector：never expected． |
|  |  |  |  |  |  |  |
| 552 | ．148 |  | malnlp： |  |  |  |
| 553 （ |  |  |  |  |  |  |
| 554 |  |  |  |  |  |  |
| 555 | 91A8 820pp2FC | R | chkalt： | ifeq | alert．w，Wx＇日最 | ；Check for alert conditions． |
| 557 （ 5 ， |  |  |  |  |  | ；If none，keep looping． |
| 558 | O1AD 969211 | R |  | ifbit | artc，alert．b | ：Check for RTC interrupt request． |
| 559 | 18，3910 |  |  | jsrl | sndrtc | ：If so，then send Real－Time Clock interrupt． |
| 569 dis |  |  |  |  |  |  |
| 561 | 9182969213 | R． |  | ifbit | alcdak，alert．b | ；Check for LCD Panel write done． |
| 562 | 1853813 |  |  | jsrl | sndtak | ：If so，then send LCD Acknowledge interrupt． |
| 563 （ 50 |  |  |  |  |  |  |
| 565 | f1BA 3016 | n |  | jsrl | sndbtn | ：If so，then report the change to the CPU． |
| 566 990 969212 |  |  |  |  |  |  |
| 567 | 118C 969212 | R |  | ifbit | adiag，alert．b | ：Check for Disgnostic Interrupt． |
| 568 | 91BF 3923 |  |  | jsrl | sndiag | ；If so，then send interrupt and data． |
| 569 |  |  |  |  |  |  |
| 570 571 | 11c1 79 |  |  | jnipl | chkalt | ：No＂responses＂defined yet；just close loop． |

TL／DD／9976－31



NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:39 1987) UPI PORT INTERFACE DEMO

## HPCUPI

Main: Send Diagnostic Interrupt to CPU

| $\begin{aligned} & 613 \\ & 614 \end{aligned}$ |  |
| :---: | :---: |
| 615 | 0164 |
| 616 | 11E4 $2 F$ |
| 617 | M1E5 9710E |
| 618 | 1188 |
| 619 | -1E9 960918 |
| 629 | PIEC 8CIDEP |
| 621 | OIEF 979P10 |
| 622 | 91F2 881E |
| 623 | 9154 97001E |
| 624 | 11F7 96921a |
| 625 | 91FA 960日B8 |
| 626 | 91FD $2 F$ |
| 627 | P1FE 88EP |
| 628 | 1290 2F |
| 629 |  |
| 639 |  |
| 631 | $92918{ }^{81 F E P}$ |
| 632 | 0284 2F |
| 633 | 0205 8c20EP |
| 634 | 0298 2F |
| 635 | 9289 8C21E9 |
| 636 | 929C 3C |


|  | .form | 'Majn: Send | gnostic Interrupt to CPU' |
| :---: | :---: | :---: | :---: |
| sndiag: |  |  |  |
| R | jsrl | rowait | ; Wait for UPI interface ready. |
|  |  | obuf, \#valag | ; Load vector into CBuF for CPU. |
|  | jsrl | rotwait | : Wait for UPI interface ready. ${ }_{\text {*** }}$ |
| R | 1 d | obuf, dseve | ; transfer Severity code. |
| $R$ | ld | dseve, 粗 | ; Clear it. |
| R | $1 d$ | A, derre | ; Get Error Code. |
| R | 1 d |  | ; clear it. |
| R | rbit | adiag, alert.b oie, enir | Clear Alert bit. <br> *** End Indivisible Sequence ** |
| R | jsrl | rowait | Wait for UPI interface ready. |
|  | st | A, obuf rowait | ; Transfer Error Code. |
| R | jsrl |  | ing bytes will have meaning only for nd errors. |
| R | Id | obuf, doyte | : Transfer Byte Received. |
| R | isrl | rowait | : Wait for UPI interface ready. |
| R | d ${ }^{\text {d }}$ | obuf, decmd | - Transfer Current Command. |
| R | jsrl | rchait | ; Wait for UPI interface ready. |
| R | $\begin{aligned} & \text { ld } \\ & \text { ret } \end{aligned}$ | obuf, dqual | ; Transfer command Count. <br> : Return to main program loop. |

NSC ASMHPC, Ver Di-BetaSite (Sep 14 14:38 1987)
UPI PORT INTERFACE DEMO
HPCUPI
$25 \cdots 0-8819: 85$
PAGE 29
UPI (13) Interrupt: Data from CPU

NSC ASMHPC, Ver D1-Betasite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
HPCUPI
$\begin{array}{cc}\text { 5-eb- } 88 & 18: 85 \\ \text { PAGE } \\ 21\end{array}$
UPI (13) Interrupt: Data from CPU

NSC ASMHPC, Ver 01-Betosite (Sep 14 14:38 1987)
USC ASMHPC, VRT INTERFACE DEMO
UPI PORT INTERFACE DEMO


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987
UPI PORT INTERFACE DEMO
Processing of First Byte of Command (Code)


TL/DD/9976-39
25-Feb-88 10:05
$\begin{array}{ll}88 & 10: 05 \\ \text { PAGE } 24\end{array}$

NSC ASMHPC, Ver DI-Betas
Processing of first Byte of Command (Code)



NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:39 1987)
UPI PORT INTERFACE DEMO UPI PORT INTERFACE DEMO
Timer II Interrupt Service Routine


NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
HPCUP I
25-Feb-88 19:95
UPI PORT INTERFACE DEMO
PAGE 27
Timer T6 Interrupt Service Routine

| 932 |  |  |  |  | . form | 'Timer 16 Interrupt Service Routine' |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 933 |  |  |  |  |  |  |  |
| 934 |  |  |  |  |  |  | ; Timer | 76 interrupt routine: sends characters from |
| 935 |  |  |  |  |  | : LCD | String Buffer to the panel. |
| 936 | 93AS | B681510A |  | t6int: | sbit | t6stp, pwinch | : Stop timer T6. |
| 937 | 93A9 | B691518B |  |  | sbit | tback, pamolh | ; Acknowledge T6 interrupt. |
| 938 |  |  |  |  |  |  |  |
| 939 | E3AD | 8416 | $R$ |  | decsz | ledsct | : Decrement LCD character count. |
| 949 | 03AF | 45 |  |  | jmpl | tonxtc | ; If not done, go send another character. |
| 941 |  |  |  |  |  |  |  |
| 942 | 9389 | 969298 | R |  | sbit | olcodak, alert.b | : If done, request main progrem to send LCD |
| 943 |  |  |  |  |  |  | ; Acknowledge interrupt to CPU. |
| 944 | 183B3 | 9449 |  |  | jmpl | tmrret |  |
| 945 |  |  |  |  |  |  |  |
| 946 | 9385 | 8815 | R | t6nxtc: | Id | A, ledsfg | : Get flags byte (for panel RS signal). |
| 947 | 0387 | C7 |  |  | shr | A | : Shift right, LSB into carry. |
| 948 | 0388 | 8815 | R |  | st | A, lcdsfg | : Store shifted value back. |
| 949 | 03BA | 961208 | R |  | sbit | pnirs, lcvs | ; Determine proper state for RS signal from |
| 950 | 㫙BD | 97 |  |  | ifc |  | ; current character's flag ( $=$ flag inverted). |
| 951 | 03BE | 961218 | R |  | rbit | prirs, icvs |  |
| 952 | 03C1 | 8C12E1 | R |  | Id | portah, lcvs | : Send new RS value to LCD Voltage (LCV) latch. |
| 953 | 03C4 | 96E399 |  |  | sbit | lcvelk, portbh | ; Clock the latch. RS signal is now valid. |
| 954 | 93C7 | $96 E 319$ |  |  | rbit | levelk, portbh |  |
| 955 |  |  |  |  |  |  |  |
| 957 | 93CD | A99E | R |  | inc | licdsix | : Increment character pointer. |
| 958 | O3CF | 11 |  |  | comp | A | ; Complement character, then |
| 959 | 9308 | 88 E 1 |  |  | st | A, portah | : place it on Port A for LCD display. |
| 969 | 93D2 | 96E21F |  |  | rbit | pnlelk, portbl | : Clock it into panel. |
| 961 | 0305 | 96E29F |  |  | sbit | palclk,portbl |  |
| 962 963 | 0308 | 01 |  |  | comp | A | : Restore A to uncomplemented form for ; test performed below. |
|  |  |  |  |  |  |  |  |
| 965 | 1309 | $839491484 B$ |  |  | ld | t6, \#148 | ; Set up normal delay time in timer 16 |
| 966 |  |  |  |  |  |  | : (129 microseconds). |
| 967 | P3DE | 9093 47 |  |  | jifgt |  | : Check whether the ( 4.9 milliseconds) is necessary. |
| 969 | -3E: | 47 |  |  | Jp | tonxt2 | ; This happens if RS=P and the byte sent to |
| 979 | 03E1 | 06 |  |  | línc |  | ; the panel is a value of hex 03 or less. |
| 971 | 03E2 | 8717869148AB |  |  | (d) | t6, \#6, ${ }^{\text {22 }}$ | : If so, change timer to $4.9 \mathrm{milliseconds}$. |
| 972 |  |  |  | t6nxt2: |  |  | - Start Timer T6 to time out the character. |
| 975 974 | -3EC | 51 |  | Ronxt2: | jmpl | tmrret | ; Return from the interrupt. |

NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Timer t $\theta$ Interrupt Service Routine


NSC ASMHPC, Ver Di-BetaSite (Sep 14 14:30 1987)


UPI PORT INTERFACE DEMO
HPCUPI
TL/DD/9976-44

Subroutine to Wait for obuF Empty



NSC ASMHPC, Ver D1-Betasite (Sep 14 14:30 1987
HPCUP :

| abutton | 0989 | Abs | Null |  |
| :---: | :---: | :---: | :---: | :---: |
| adiag | 0gp2 | Abs | Null |  |
| ah | P19C9 | Abs | Byte |  |
| al | BAC8 | Abs | Byte |  |
| alcdak | 0093 | Abs | Null |  |
| alert | 0802 | Rel | Word | BASE |
| alerth | 0003 | Rel | Byte | BASE |
| artc | 0091 | Abs | Null |  |
| astts | 0095 | Abs | Nutl |  |
| avail | 0929 | Rel | Word | RAM16 |
| b2stp | 0907 | Abs | Null |  |
| b8or 16 | 0994 | Abs | Null |  |
| b8or9 | 0094 | Abs | Null |  |
| beepct | 0819 | Rel | Byte | BASE |
| bfun | PRF4 | Abs | Nord |  |
| bfunh | BRFS | Abs | Byte |  |
| bfunl | D日F4 | Abs | Byte |  |
| bh | 99CD | Abs | Byte |  |
| bl | g\%cc | Abs | Byte |  |
| cdata | $9 \mathrm{OP4}$ | Abs | Null |  |
| chikalt | 9148 | Rel | Nutl | ROM16 |
| cmodemp | 0097 | Abs | Null |  |
| cpuad | 0984 | Rel | Word | BASE |
| cpubuf | 9016 | Rel | Word | BASE |
| curcmd | 0819 | Rel | Byte | BASE |
| doyte | 901F | Rel | Byte | BASE |
| decmd | 0928 | Rel | Byte | BASE |
| derrc | D81E | Rel | Byte | BASE |
| dirah | D8F1 | Abs | Byte |  |
| dirb | 日gF2 | Abs | Word |  |
| dirbh | 90F3 | Abs | Byte |  |
| dirbl | DPF2 | Abs | Byte |  |
| divty | 0185 | Abs | Word |  |
| divbyt | 818F | Abs | Byte |  |
| divbyl | P18E | Abs | Byte |  |
| doeerr | 0097 | Abs | Null |  |
| dqual | 0821 | Rel | Byte | BASE |
| dseve | 0210 | Rel | Byte | BASE |
| dumity | 09808 | Rel | Word | BASE |
| ei | 0907 | Abs | Null |  |
| eiack | 0992 | Abs | Null |  |
| eicon | 915c | Abs | Byte |  |
| eimode | $0 \beta 91$ | Abs | Null |  |
| eipol | BAPD | Abs | Null |  |
| enir | BPD | Abs | Byte |  |
| enu | 0120 | Abs | Byte |  |
| enui | 0122 | Abs | Byte |  |
| enur | 0128 | Abs | Byte |  |
| eri | 0091 | Abs | Null |  |
| eti | 9090 | Abs | Null |  |


| NSC ASMHP UPI PORT Write to |  | D1-Be | $\begin{aligned} & \text { tasite } \\ & \text { mo } \\ & \text { Itine } \end{aligned}$ | (Sep 14 14:30 1987) | HPCUPI |  | 25-Feb-88 19:05 PAGE 32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fcbeep | 0332 | Rel | Nult | ROM16 |  |  |  |
| fcinit | 031E | Rel | Null | ROM16 |  |  |  |
| fcord | 0389 | Rel | Null | ROM16 |  |  |  |
| fcsled | 0327 | Rel | Null | ROM16 |  |  |  |
| fcslov | 0323 | Rel | Null | ROM16 |  |  |  |
| fcsled | 932E | Rel | Null | ROM16 |  |  |  |
| firstab | 0314 | Rel | Null | ROM16 |  |  |  |
| firste | 02 E 5 | Rel | Null | ROM16 |  |  |  |
| frmer | 18086 | Abs | Null |  |  |  |  |
| getent | 0086 | Abs | Null |  |  |  |  |
| gie | Q090 | Abs | Null |  |  |  |  |
| hangup | 1000] | Rel | Null | ROM16 |  |  |  |
| hextab | 887a | Rel | Byte | ROM16 |  |  |  |
| hgrst | 906F | Rel | Null | ROM16 |  |  |  |
| hgupi | 905E | Rel | Null | ROM16 |  |  |  |
| hgupi 1 | 0069 | Rel | Null | ROM16 |  |  |  |
| hgupi2 | 0876 | Rel | Null | ROM16 |  |  |  |
| i2 | 09092 | Abs | Null |  |  |  |  |
| i3 | 0093 | Abs | Null |  |  |  |  |
| 14 | 0984 | Abs | Null |  |  |  |  |
| ibuf | 90F9 | Abs | Byte |  |  |  |  |
| ille | 0341 | Rel | Null | ROM16 |  |  |  |
| ircd | 01804 | Abs | Byte |  |  |  |  |
| irpd | 0802 | Abs | Byte |  |  |  |  |
| kbdchk | 9387 | Rel | Null | ROM16 |  |  |  |
| kbint1 | p39a | Rel | Null | ROM16 |  |  |  |
| $1 \mathrm{al})^{\text {a }}$ | gepz | Abs | Null |  |  |  |  |
| lastab | 9246 | Rel | Null | ROM16 |  |  |  |
| lastc | 0234 | Rel | Null | ROM16 |  |  |  |
| lastc1 | 8241 | Rel | Null | ROM16 |  |  |  |
| lcotbuf | 0838 | Rel | Word | RAM16 |  |  |  |
| ledfgs | 0813 | Rel | Byte | BASE |  |  |  |
| lcdgo1 | 8171 | Rel | Null | ROM16 |  |  |  |
| lcdlpl | ${ }^{8168}$ | Rel | Null | ROM16 |  |  |  |
| lednum | 0814 | Rel | Byte | BASE |  |  |  |
| ledsct | 0816 | Rel | Byte | BASE |  |  |  |
| ledsfg | 0815 | Rel | Byte | BASE |  |  |  |
| icdsix | P09E | Rel | Hord | BASE |  |  |  |
| lcinit | 10258 | Rel | Null | ROM16 |  |  |  |
| (cord | 0224 | Rel | Null | ROM16 |  |  |  |
| lerst | 8224 | Rel | Null | ROM16 |  |  |  |
| testel | $02 \mathrm{C6}$ | Rel | Null | ROM16 |  |  |  |
| Icslc2 | 0291 | Rel | Null | ROM16 |  |  |  |
| lesled | P28C | Rel | Null | ROM16 |  |  |  |
| lestev | 0274 | Rel | Null | ROM16 |  |  |  |
| lcsied | 8208 | Rel | Null | ROM16 |  |  |  |
| levelk | B081 | Abs | Null |  |  |  |  |
| levs | 0912 | Rel | Byte | BASE |  |  |  |
| ledclk | 0906 | Abs | Null |  |  |  |  |
| mainlp | 0148 | Rel | Null | ROM16 |  |  |  |



| minit | 0191 | Rel | Null | RON16 |
| :---: | :---: | :---: | :---: | :---: |
| noint | 0365 | Rel | Null | ROH16 |
| numexp | 0911 | Rel | Byte | BASE |
| obuf | MREP | Abs | Byte |  |
| pniclk | 0807 | Abs | kull |  |
| pentrs | 0003 | Abs | Mull |  |
| portah | DPE 1 | Abs | Byte |  |
| portb | P0E2 | Abs | Word |  |
| portbh | PRE3 | Abs | Byte |  |
| portbl | DPE2 | Abs | Byte |  |
| portd | 0194 | Abs | Byte |  |
| porti | 9008 | Abs | Byte |  |
| portp | 0152 | Abs | Word |  |
| portph | 0153 | Abs | Byte |  |
| portpl | 0152 | Abs | Byte |  |
| psw | BACD | Abs | Word |  |
| pundh | 0151 | Abs | Byte |  |
| pundl | 0150 | Abs | Byte |  |
| pumode | 8150 | Abs | Word |  |
| $r 1$ | 0184 | Abs | Word |  |
| r2 | 8186 | Abs | Word |  |
| $r 3$ | 0184 | Abs | Word |  |
| 14 | 8142 | Abs | Hord |  |
| r5 | 8146 | Abs | Word |  |
| r6 | P14A | Abs | Word |  |
| r7 | 814 E | Abs | Hord |  |
| rbfl | 8891 | Abs | Null |  |
| rbit9 | 0893 | Abs | Null |  |
| rbuf | 8124 | Abs | Byte |  |
| rdray | P901 | Abs | Null |  |
| rdwait | 0405 | Rel | Nult | ROM16 |
| rteent | 8018 | Rel | Byte | BASE |
| rtcenb | 18098 | Abs | Null |  |
| rtcivl | 891A | Rel | Byte | BASE |
| rtevs | 801C | Rel | Byte | BASE |
| runsys | B19F | Rel | Null | ROM16 |
| sio | P196 | Abs | 8yte |  |
| sk | 0986 | Abs | Null |  |
| slcd | 0145 | Rel | Null | ROM16 |
| sled | 0184 | Rel | Null | ROM16 |
| sndotn | 0102 | Rel | Null | ROM16 |
| sndiag | B1E4 | Rel | Null | ROM16 |
| sndlak | B1CA | Rel | Null | ROM16 |
| sidrte | 8102 | Rel | Null | ROM16 |
| so | 0905 | Abs | Null |  |
| sram | 09 C 4 | Rel | Null | ROM16 |
| sraml1 | 0907 | Rel | Null | ROM16 |
| sraml2 | 99CF | Rel | Null | ROM16 |
| srfsh | 9980 | Rel | Null | ROM16 |
| sskint | 0802 | Rel | Null | ROM16 |


| $\begin{aligned} & \text { MSMH } \\ & \text { PORRT } \\ & \hline \text { ee to } \end{aligned}$ | $\begin{aligned} & \text { C, Vet } \\ & \text { infert } \\ & \text { Panel } \end{aligned}$ | 01－Be CE DE ubrou | $\begin{aligned} & \text { tasit } \\ & \text { it ine } \end{aligned}$ |  | HPCUPI |  | $\begin{array}{rr} 25-\mathrm{Feb}-88 & 16: P 5 \\ \text { PAGE } & 34 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lckb | 9089 | Rel | Mord | RAM16 |  |  |  |
| rt | 908A | Rel | Null | ROM16 |  |  |  |
| rs | 8113 | Rel | Null | ROM16 |  |  |  |
| 1 | geap | Rel | Null | ROM16 |  |  |  |
| last | 0917 | Rel | Byte | BASE |  |  |  |
| ＇snt | 0018 | Rel | Byte | BASE |  |  |  |
| ck | 9083 | Abs | Null |  |  |  |  |
| bn | 0192 | Abs | Byte |  |  |  |  |
| It | 03ED | Rel | Null | ROM16 |  | ． |  |
| btp | 0365 | Rel | Null | ROM16 |  |  |  |
| 3 Hg | 035F | Rel | Null | ROM16 |  |  |  |
| d | 0091 | Abs | Null |  |  |  |  |
|  | 0359 | Rel | Null | ROM16 |  |  |  |
| $i^{4}$ | Q8BD | Abs | Null |  |  |  |  |
|  |  | Abs | Word |  |  |  |  |
| $1{ }^{\text {ik }}$ | 0807 | Abs | Null |  |  |  |  |
| tit | 0367 | Rel | Null | ROM16 |  |  |  |
|  | 8378 | Rel | Nuli | ROM16 |  |  |  |
| Eld | 0985 | Abs | Null |  |  |  |  |
| E111 | 034E | Rel | Null | ROM16 |  |  |  |
| Err | P37E | Rel | Null | ROM16 |  |  |  |
| Ep | 0886 | Abs | Null |  |  |  |  |
| E | 0094 | Abs | Null |  |  |  |  |
| E | 0188 | Abs | Word |  |  |  |  |
| ct | 0983 | Abs | Null | － |  |  |  |
| Esd | 0081 | Abs | Null |  |  |  |  |
| ç | 0892 | Abs | Null |  |  |  |  |
| ᄃ名 | 9090 | Abs | Null |  |  |  |  |
| E3 | 018 C | Abs | Word |  |  |  |  |
| ¢3， | 9097 | Abs | Null |  |  |  |  |
| －3， | 98085 | Abs | Null |  |  |  |  |
| －3， | 0086 | Abs | Null |  |  |  |  |
| 方： | 8004 | Abs | Null |  |  |  |  |
| 6 | 0148 | Abs | Word |  |  |  |  |
| 4 | 09093 | Abs | Null |  |  |  |  |
| 64 | P80日 | Abs | Null |  |  |  |  |
| CH | 0801 | Abs | Null |  |  |  |  |
| 69 | 0982 | Abs | Mull |  |  |  |  |
| 61 | 0993 | Abs | Null |  |  |  |  |
| 61 | pega | Abs | Null |  |  |  |  |
| 5 | 0144 | Abs | Word |  |  |  |  |
| 59 | 9097 | Abs | Null |  |  |  |  |
| 59 | 0004 | Abs | Null |  |  |  |  |
| $5 p$ | 0085 | Abs | Null |  |  |  |  |
| 55 | 9086 | Abs | Null |  |  |  |  |
| 54 | 0007 | Abs | Null |  |  |  |  |
| ¢ | 8084 | Abs | Null |  |  |  |  |
|  | 0148 | Abs | Mord |  |  |  |  |
| 639 | 9983 | Abs | Null |  |  |  |  |
| $63!$ | P3A5 | Rel | Null | ROM16 |  |  |  |



### 4.3 Two Demo Programs (NS32CG16 Source Code)

The following two programs run on the NS32CG16 CPU, and exercise the functions implemented in the HPC firmware.
One thing to note in this software is that the interrupt service routines are not written as such; they are simple subroutines called by the actual service routines, which are contained within a modified version of the MON16 monitor program. The reasons for modifying MON16 were two-fold:

1. There is no RAM in the application system within the first 64 k of the addressing space. The presence of RAM there is necessary for MON16 to support custom interrupt handlers without internal modification.
2. The HPC requires use of the "RETT 0 " instruction, rather than "RETP", to return from maskable as well as nonmaskable interrupts.
Given these two constraints, it was considered most useful to modify MON16 to contain a set of interrupt service routines, which would then use a set of addresses in RAM (a table at address "vex") to call custom interrupt servers as standard subroutines. An interrupt service routine calls its custom subroutine after saving the dedicated registers and the general registers, R0, R1 and R2 on the stack.
The symbol "vex" is defined externally, and must be declared to match the address used by the modified MON16.
Details of the modified MON16 are available from National Semiconductor Corporation, Microprocessor Applications

Group or the Microcontroller Applications Group, phone (408) 721-5000. These modifications are also a standard part of the MONCG monitor program for the NS32CG016 microprocessor.

### 4.3.1 Panel Exerclser Program

This program for the NS32CG16 CPU exercises several functions of a panel consisting of the following:

- A two-line (8 chars. per line) LCD panel, arranged horizontally into a single 16 -line display.
- A speaker, activated by the BEEP command.
- Six pushbuttons, which are presented by the IBUTTONDATA interrupt to the CPU as follows:

Keyboard Status Byte

| 0 | PB6 | PB5 | PB4 | 0 | PB2 | PB1 | PB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Five LED's, activated in the SEND-LED command by the following bits:


## LED Control Byte



The intended layout for the front panel is as shown below. (Please pardon the apparently haphazard assignment of the pushbuttons and LED's; this was dictated by the nature of the module we used for developing this application.)

Front Panel Layout


The locations shown with asterisks on the LCD panel above will display an asterisk character while the corresponding pushbutton below it is depressed. (The number above each LCD location indicates its cursor address in hexadecimal.)

Each time a pushbutton (except PB2) is pressed, the corresponding LED indicator above it is toggled. Rather than toggling an LED, PB2 causes a BEEP command to be issued. The program starts up the panel with the LCD display blank, and LED's LD1 and LD2 on.




```
GNX Series32008 COFF ASSEMBLER Version 2.5 6/6/88 Page: 5
```



TL./DD/9976-57

GNX Series 32Apg COFF ASSEMBLER Version 2.5 6/6/88 Page: 6


### 4.3.2 Real-Time Clock Display Program

This program (rtc.s) enables the Real-Time Clock interrupts from the HPC, and counts them to generate a display of elapsed time on the LCD panel.

GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88 Page: 1



GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88 Page: 3


## The HPC as a Front-End Processor

## ABSTRACT

This application note covers the use of the National Semiconductor HPC46083 High-Performance microController as a front-end processor to collect and block data from RS-232 (serial) and Centronics (parallel) ports for a Host CPU (a typical application being an intelligent graphics-oriented printer). This application note builds on Application Note AN-550 (UPI Port); the result being a program that implements a versatile front-end processor for a National NS32CG16 CPU.

### 1.0 INTRODUCTION

In Application Note AN-550, "A Software Driver for the HPC Universal Peripheral Interface Port", we saw how a National Semiconductor HPC46083 microcontroller can be connected and programmed to perform intelligent peripheral functions for a host CPU; our example being an application connecting an NS32CG16 CPU through the HPC to a typical front panel.
In this application note, we will expand on the hardware and the driver software presented there in order to implement a very useful function for a high-performance microcontroller: that of a front-end processor for data collection. To demonstrate a real-world application for this kind of function, we implement here an intelligent interface to a Centronics-style parallel input port and an RS-232 serial port, typical of a graphics-oriented printer.

### 2.0 THE FRONT-END PROCESSOR FUNCTION

As systems start to support higher data rates, one of the ever-present challenges is to minimize the interrupt processing load on the CPU, which can become intolerable if the CPU must process each character received in a separate interrupt. Since the character transfer task is typically so simple (reading a character from an input port and placing it into a memory buffer), it is often the case that the unavoidable context switch time associated with the interrupt outweighs the time spent processing the input character. In addition, the communication task may not be the CPU's highest priority: for example, in band-style laser printers the CPU must keep up with the paper movement; it can neither rerun an image nor stop the paper. The communication rate therefore suffers; even printers running from a Cen-tronics-style parallel port are typically unable to accept data faster than 4 k characters per second.
The traditional technique for overcoming this obstacle is to implement Direct Memory Access (DMA) for the communication ports. This is, however, quite a large investment in hardware, requiring an external DMA controller chip and more sophisticated bus structures to support it. In other words, it may be acceptable for a computer system, but it is overly expensive for an embedded controller application. Also, the response time required of the CPU can still be stringent, especially in implementing flow control to pace the character rate from the external system presenting the data.
The HPC46083 microcontroller, however, allows a much more cost-effective approach to the problem. As a peripheral, it interfaces to the CPU much as any peripheral controller
would. In the application documented here, it buffers up to 128 characters before interrupting the CPU, thus dropping the CPU input interrupt processing frequency by over two orders of magnitude, while allowing a character input rate of over $20 \mathrm{~kb} / \mathrm{sec}$.

### 2.1 Data Transfer Technique

The benefit provided by a front-end processor is derived from the efficiency it adds to the process of getting data into the CPU's data buffer; that is, how much of the CPU's processing time gets dedicated to this task.
The efficiency is provided by two means:

1. Reduction of interrupt overhead. By interrupting the CPU only once every 100 characters, the overhead per character becomes virtually negligible.
2. Elimination of error testing overhead. If the CPU were communicating with a UART directly, it would have to poll for error conditions on each character. In our implementation, there are two interrupt vectors for data transfer: one for good data (which transfers a block of data), and one for bad data (which transfers one character and its error flags). The good data interrupt routine, then, which is invoked almost exclusively, contains a very simple inner loop. After reading the character count from the HPC, all that the CPU needs to do is:

- Move a character from the HPC's OBUF register to the current destination address. No time is wasted polling the HPC status; the hardware synchronization technique described in Application Note AN-550 handles this.
- Increment the destination address. (Checking against buffer limits could be done here, but is more efficiently handled outside the inner loop).
- Decrement the character count and test it; loop if nonzero.
The HPC firmware also supports this technique by guaranteeing that the reporting of character errors (and BREAK conditions) is synchronized with good data, so that the CPU can tell exactly where in the data stream the error occurred.


### 2.2 Logic Replacement

Front-end processing tasks by no means use up the HPC's capabilities in a system. In our application, the HPC also serves as the CPU's only interrupt controller, allowing a large number of vectors with no additional hardware. It performs additional control tasks such as dynamic RAM refresh request timing, front panel control and real-time clock functions given in Application Note AN-550 with inexpensive interfacing. In a single 4 kbyte program developed in our group, we were also able to add an interface to an inexpensive serial EEPROM device (connected directly to the MICROWIRE/PLUSTM port of the HPC) and to a laser-printer engine for non-imaging control functions, and we also implemented a higher-resolution event timing feature. (These are topics for future application notes, however, and are not dealt with here.)
To summarize, then, the HPC not only can provide front-end processing functions, but can pay for itself by replacing other logic in the system.

### 3.0 HARDWARE

The following sections refer to the schematic pages included. We will discuss here only the portions involving the Centronics Parallel and RS-232 Serial ports. See Application Note AN-550 for details of the other connections shown (the UPI port and front-panel functions).

### 3.1 The Centronics Parallel Port

The Centronics port was implemented on the connector designated J5. Most of the interface is diagrammed on Sheet 4 of the schematic.

### 3.1.1 Control Inputs

Pin 1 of the J5 connector receives the Data Strobe (STROBE) input, which signals the presence of valid data from the external system. On Sheet 4, in area C5, this signal appears from the connector. It is filtered using a Schmitt trigger (a spare 1488 RS-232 receiver chip), and is then presented to the HPC (Sheet 3) as interrupt signal 14.
Pin 31 is the Input Prime signal (PRIME), which is asserted low by the external system in order to reset the interface. It appears on Sheet 4 in area D5, and is filtered in a similar manner. It is then gated with the signal ENPRIME from the Centronics Control Latch, and the resulting signal is presented to the HPC on pin *EXUI, which is the External UART Interrupt input. The gating is used to prevent confusion between UART and PRIME interrupts: while the Centronics port is selected, only PRIME causes interrupts, and while the RS-232 port is selected, this gating keeps $\overline{\text { PRIME }}$ interrupts from being asserted.

### 3.1.2 Data Inputs

Eight data bits, from J5 pins 2 through 9, appear in areas B8 and C8 of Sheet 4. They are latched into a 74LS374 latch on the leading edge of the STROBE signal (note the inversion through the Schmitt receiver on STROBE). The latch is enabled to present data to the HPC's Port D pins by the signal ENCDATA, which comes from HPC pin B12. Note that Port $D$ is also used for inputting pushbutton switch data from a front panel.

### 3.1.3 Control Outputs

The Centronics control and handshake signals are presented by loading the Centronics Control Latch (Sheet 4, area B4) from the HPC's pins A8 through A15 (Port A Upper) using as a strobe the signal CCTLCLK from HPC pin P2.
Pin 10 of connector J 5 is the Centronics Acknowledge (CACK) pulse, which is used to signal the external system that the HPC is ready for the next byte of data. This is one of the two handshake signals used to pace data flow. It is initialized high by the HPC, and is pulsed low when required.
Pin 11 is the Centronics Busy (CBUSY) signal, which is generated by the flip-flop on Sheet 4, area C3. It is set directly by a STROBE pulse, and is also loaded from the Centronics Control Latch whenever the HPC finishes reading a byte of data (rising edge of ENCDATA). This will clear CBUSY under normal conditions, allowing the external system to send another byte of data.

Five additional signals, whose functions vary significantly from printer to printer, are presented on connector J 5 from the Centronics Control Latch. These are:
Pin 13, which generally indicates that the printer is selected.
Pin 12, which indicates that the printer needs attention (for example, that it is out of paper).
Pin 32, which indicates a more permanent or unusual problem (lamp check or paper jam).
Pins 33 and 35 , which vary more widely in use.
These five pins are manipulated by commands from the CPU; the HPC simply presents them as commanded.

### 3.1.4 Other Signals

Pin 18 of the Centronics port connector receives a permanent +5 V signal (area B2 of Sheet 4), and a set of other pins (middle of Sheet 2) are connected permanently to ground.

### 3.2 The RS-232 Serial Port

The serial port (on connector J6) makes use of the HPC's on-chip UART and baud rate generator; very little off-chip hardware is required. The entire RS-232 circuit appears on Sheet 3 of the schematic.
This port is implemented in a way typical of printers, and so there are no sophisticated handshaking connections. The interface looks like an RS-232 DTE device: Connector J6 pin 2 is transmitted data (out) and pin 3 is received data (in). The RS-232 data input appears in area B8 of Sheet 3, as signal RXD. After the RS-232 receiver, it is presented on the HPC's UART input pin (16). Note that this pin can be monitored directly as a port bit; this enables the HPC to check periodically for the end of a BREAK condition without being subjected to a constant stream of interrupts for null characters.
The Data Set Ready signal (DSR) is received from pin 6 of J6, and presented on HPC pin I7, where it can be monitored by the HPC firmware.
The Request to Send signal (RTS) is a constant high level placed on J6 pin 4.
Transmitted data (TXD) is presented from the HPC's UART output pin (BO), through a buffering gate, to an RS-232 driver, and then out on J 6 pin 3. The buffering gate would be unnecessary if the CMOS 14C88 driver were being used, but the gate was a spare and allowed cost savings using the less expensive TTL 1488 chip.
Data Terminal Ready (DTR) is simply presented from a programmable port pin of the HPC (pin B1). It is buffered through a spare inverter, and then presented to RS-232 connector J6 pin 20 through an RS-232 driver. As with the UART output, the buffering would be unnecessary with the 14C88 type of RS-232 driver; however, note that the HPC firmware would have to be modified slightly due to the resulting polarity difference on the pin.
J6 pins 1 (Frame Ground) and 7 (Signal Ground) are, of course, grounded, as shown in this sheet also.

### 3.3 Schematic Sheets

Sheet 1


TL/DD/9977-1

Power and Ground Distribution
Sheet 2


[^11]1. All capacitance values in microfards, 50 V .
2. All resistor values in Ohms, $1 / 4 \mathrm{~W}, 5 \%$.




### 4.0 PROTOCOL

The command and interrupt protocol is a superset of that implemented for Application Note AN-550. The two commands SELECT-CENT and SELECT-UART are added to select and initialize each of the communication ports (Centronics or RS-232). The CPU can exercise control over data buffering by the commands FLUSH-BUF, CPU-BUSY, CPU-NOT-BUSY and SET-IFC-BUSY. It can set Centronics port error flags and status using SET-CENT-STS, and it can test for RS-232 status using the TEST-UART command. The HPC also allows the CPU to send characters out on the RS. 232 port using the SEND-UART command.
New interrupts presented by the HPC are !DATA, which transfers up to 128 bytes of buffered data to the CPU, !PRIME and !UART-STATUS, which inform the CPU of port status changes, and !DATA-ERR, which reports in detail any error ocurring in characters received. The interrupt !ACKUART is presented to the CPU to acknowledge that the SEND-UART command has been completed.
Note that the command codes for the front panel functions have been changed. Their formats, however, have not changed, nor have their functions, except that the INITIALIZE command now performs a disconnection function on the RS-232 and Centronics ports.

### 4.1 Commands

The first byte (command code) is sent to address FFFC00, and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Except where noted, the CPU may send commands continuously without waiting for acknowledgement interrupts from previous commands.

00 INITIALIZE
This command has two functions. The first INITIALIZE command after a hardware reset (or RESET-HPC command) enables the !RTC and !BUTTON-DATA interrupts. Both data communcation ports are set to their "Busy" states until a "SELECT" command is sent. The INITIALIZE command may be re-issued by the CPU to de-select both communication ports, and to either start or stop the !RTC interrupts. There is one argument:
RTC-Interval: One-byte value. If zero, !RTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).
01 SELECT-CENT
Select the Centronics port and set it ready, using the timing sequence specified by the supplied ACK-Mode argument. Data from the port is enabled, and the IPRIME interrupt is also enabled. Arguments:

ACK-Mode: one byte in the format:

where the Timing field is encoded as: $00=$ BUSY falling edge occurs after $\overline{A C K}$ pulse.
$01=$ BUSY falling edge occurs during $\overline{A C K}$ pulse.
$10=$ BUSY falling edge occurs before $\overline{\mathrm{ACK}}$ pulse.
and the $L$ bit, when set, requests Line Mode. It suppresses the removal of BUSY and the occurrence of the $\overline{A C K}$ pulse when the buffer is passed to the CPU. To fully implement Line Mode, this mode should be used with Pass-Count $=1$ and Stop-Count $=1$, and the CPU must use the SET-CENT-STS command to acknowledge each character itself.
Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.
Stop-Count: Number of characters in buffer before HPC tells the external system to stop. One byte.
Note that the buffer is a maximum of 128 bytes in length, in this implementation.
Requires INITIALIZE command first.
02 SELECT-UART
Select Serial port and set it ready, according to supplied arguments. Requires INITIALIZE command first. Arguments are:
Baud: Baud rate selection. One Byte containing.
$0=300$ baud
$1=600$ baud
$2=1200$ baud
$3=2400$ baud
$4=4800$ baud
$5=9600$ baud
$6=19200$ baud
$7=38400$ baud
$8=76800$ baud
Frame: One byte, selecting character length, parity and number of stop bits.

| Value | Data Bits | Parity | Stop Blts |
| :---: | :---: | :---: | :---: |
| 0 | 8 | Odd | 1 |
| 1 | 8 | Even | 1 |
| 2 | 8 | None | 1 |
| 3 | 8 | None | 2 |
| 4 | 7 | Odd | 1 |
| 5 | 7 | Even | 1 |
| 6 | 7 | Odd | 2 |
| 7 | 7 | Even | 2 |

Flow: One byte, bit-encoded for handshaking and flow control modes:

| 0 | 0 | 0 | 0 | XON | DTR | DSR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

DSR: $1=$ the HPC disables the UART receiver while the DSR input is inactive.
DTR: Polarity of DTR output, and whether it is used as a flow-control handshake.
$00=$ Permanently low (negative
voltage).
$01=$ Permanently high (positive
voltage).
$10=$ Handshaking: low means
ready.
$11=$ Handshaking: high means
ready.

XON: $1=$ the HPC performs XON/XOFF flow control.
Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.
Stop-Count: Number of characters in buffer before HPC tells the external system to stop. One byte.
Note that the buffer is a maximum of 128 bytes in length, in this implementation.
Requires INITIALIZE command first.
03 (reserved)
04 FLUSH-BUF
No arguments. Flush HPC data communication buffer to CPU. Any data in the buffer is immediately sent to the CPU (using the !DATA interrupt). This command triggers the !DATA interrupt only if the buffer contains at least one byte. Requires INITIALIZE command and SELECT command first.
05 CPU-BUSY No arguments. Indicates that the CPU cannot accept any more data (the CPU's data buffer is full). This suppresses the IDATA and IDATAERR interrupts. Requires INITIALIZE command and SELECT command first.
06 CPU-NOT-BUSY No arguments. This undoes a previous CPU-BUSY command, and indicates that the CPU can now accept more data from the HPC. Requires INITIALIZE command and SELECT command first.
07 SET-IFC-BUSY "Set Interface Busy". No arguments. Commands the HPC to immediately signal the external system to stop
sending characters. This status is removed only by performing a SELECT command. Requires INITIALIZE command and SELECT command first.
08 SET-CENT-STS "Set Centronics Port Status". Loads Centronics latch from the supplied argument byte. Argument is eight bits, which must be encoded as follows:


The $\overline{\mathrm{ACK}}$ bit should always be a " 1 ". The CPU must use the BUSY bit to generate an $\overline{A C K}$ pulse: if the BUSY bit is zero, the $\overline{A C K}$ signal will be automatically pulsed low, then high, (regardless of the previous states of BUSY and $\overline{A C K})$.
Requires INITIALIZE command and SELECT-CENT command first.
09 SET-CONTRAST The single argument is a 3-bit number specifying a contrast level for the LCD panel ( 0 is least contrast, 7 is highest contrast). There is no response interrupt. Does not require INITIALIZE command first.
OA SEND-LCD This writes a string of up to 8 bytes to the LCD panel. Arguments are:
flags: A single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the least-significant bit of the FLAGS byte.
\# bytes: The number of bytes to be written to the LCD display.
byte[1]-byte[\#bytes]: The data bytes themselves.
The HPC determines the proper delay timing required for command bytes ( $\mathrm{RS}=0$ ) from their encodings. This is either 4.9 ms or $120 \mu \mathrm{~s}$.
The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIALIZE command first.
The singe argument is a byte containing a " 1 " in each position for which an LED should be lit.
There is no response interrupt, and this command does not require the INITIALIZE command first.
OC BEEP No arguments. This beeps the panel for approximately one second. No response interrupt. If a new BEEP command is issued during the beep, no error occurs (the buzzer tone is extended to one second beyond the most recent command). Does not require INITIALIZE command first.


19 !UART-STATUS

1A IDATA-ERR

UART status has changed. This interrupt occurs only while the UART is selected. A data byte shows the UART's new state:
Bit Condition
0 (LSB) New state of DSR signal. This causes an interrupt only if DSR monitoring was requested in the last SELECT-UART command. The UART receiver is automatically enabled and disabled by the HPC, so no CPU action is required on receiving this interrupt. If a SELECT-UART command is entered, requesting DSR monitoring, and DSR is inactive, a IUART-STATUS interrupt occurs immediately
1 This bit is set if a UART BREAK has just ended.
2-7 (unused)
Note 1: If the CPU has issued a CPU-NOTREADY command, this BREAK interrupt may be seen before the IDATA-ERR interrupt that announces the start of the BREAK (and its position in the data stream).
Note 2: The DSR and UART input (BREAK) signals are sampled every 10 ms .
An error has been encountered in data coming from the currently-selected communication port. It is enabled by the first SELECT command after the first INITIALIZE command. Two data bytes are returned:
errchr: One byte containing the character on which the error was seen (this character is NOT placed in the data buffer).
errfgs: Error flags, detailing the error seen:
BIt Error Seen
0 (LSB) (unassigned)
1 (unassigned)
2 UART BREAK condition detected. This may be preceded by one or two framing errors.
3 Error Overflow: More errors occurred than HPC could report (the HPC has no FIFO for error reporting).
4 Buffer Overflow: Flow control failed to stop the external system, and the buffer overflowed.

## only.

Parity Error: Serial Port
Framing Error: Serial Port only.
7 (MSB) Data Overrun: Serial Port only.
If bit 2, 3 or 4 is set, the communication port has been automatically shut down by the HPC. The CPU must issue a new SELECT command to re-enable the port.
When a character is received with an error, all characters appearing before it in the buffer are automatically flushed before this interrupt occurs. This is done to preserve the error character's position in the data stream. If the CPU decides to ignore the presence of an error, the character may be simply appended by the CPU to the data already in its data buffer. Please note: If the CPU has issued a CPU-NOT-READY command, the flush cannot occur, and this interrupt will not be issued until the flush has occurred.
1B IACK-UART A CPU character has been sent on the UART, and the UART is ready for another. No data is returned with this interrupt. It is always enabled, but occurs only in response to the SEND-UART command.
1C (reserved)
1D IDIAG
Dlagnostic Interrupt. This inter- rupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:

## Severity

Error Code
Data in Error (passed, but contents not defined)
Current Command (passed, but contents not defined)
Command Status (passed, but contents not defined)
The Severity byte contains one bit for each severity level, as follows:


N (Note): least severe. The CPU missed an event; currently only the IRTC interrupt will cause this.
C (Command): medium severity. Not currently implemented. Any command error is now treated as a FATAL error (below).

F (Fatal): highest severity. The HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RESET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery.
The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:


RTC $=$ Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred
The other bits are reserved for details of Command errors, and are not implemented at this time.

The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.
Note: Except in the FATAL case, all 5 bytes provided by the HPC must be read by the CPU, regardless of the specific cause of the error.
Fatal Error Recovery:
When the HPC signals a IDIAG error with FATAL severity, the CPU may use the following procedure to recover:

1. Write the RESET command (A5 hex) to the HPC at address FFFC00.
2. By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the WRRDY bit will go low).
3. Wait an additional $25 \mu \mathrm{~s}$.
4. Read from address FFFEOO. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
5. Wait at least $80 \mu \mathrm{~s}$. This gives the HPC enough time to re-initialize the UPI port.
6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the UPI IBUF register or a few milliseconds before the HPC starts to process it.

### 5.0 SOURCE LISTINGS AND COMMENTARY

### 5.1 HPC Flrmware Guide

This section is intended to provide help in following the flow of the HPC firmware. Discussion of features already documented in Application Note AN-550 are abbreviated here; see that application note for details.
The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever a HPC interrupt routine requests one in its mailbox.
On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This is done for ease of breakpointing, to keep this routine at a constant address as changes are made elsewhere in the firmware.

### 5.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup') that is called when a fatal error is detected by the HPC. This routine is identical to that documented in Application Note AN-550.

### 5.1.2 Initialization

At label "start", entered on a Reset signal or by the RESETHPC command from the CPU, the HPC begins its internal initialization. It loads the PSW register (to select 1 Wait state), and then (at label "srfsh"), it starts the Refresh clock pulses running for the dynamic RAM by initializing Timer T4 and starting it.
At "supi", the UPI port is initialized for transfers between the HPC and the CPU.

At label "sram", all RAM within the HPC is initialized to zero. At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows.
At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers T0-T3 are cleared. This step arbitrarily initializes the UART baud rate to 9600 , but this selection has no effect.
At "scent", the Centronics port is initialized and set up to appear busy to the external system.
At "suart", the HPC UART is initialized for serial data from the external system. The RS-232 DTR signal is arbitrarily set low, which generally means that the printer is not ready. The state of DTR is not actually valid until the first SELECTUART command is received, which selects the handshaking mode.
At "sled", the LED control signals are initialized, and all LED indicators are turned off.
At "stmrs", all timers are loaded with their initial values, and timers T5-T7 are stopped and any interrupts pending from them are cleared.
At "slcd", the LCD display is initialized to a default contrast level of 5 , then commands are sent to initialize it to 8 -bit, 2 line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl" for each character; the subroutine simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms .
The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents.
At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program at label "mainlp". Interrupts from the Centronics and UART ports are not enabled until the appropriate SELECT command is received.

### 5.1.3 Main Program (UPI Port Output to CPU)

The Main Program is the portion of the HPC firmware that runs with interrupts enabled. It consists of a scanning loop at label "mainlp" and a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it; the HPC is allowed to write data to the CPU only after interrupting it. Unlike the simpler UPI/Front Panel interface described in Application Note AN-550, this main loop scans two separate variables in on-chip RAM that are set up by interrupt service routines: a word called "alert", and a byte called "bstat" (for "Buffer Status'). Both variables are used to determine whether any conditions exist that should cause an interrupt to the CPU.
The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. The subroutine checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the vector number to the OBUF register. This has the effect of interrupting the CPU (because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register.

If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred: if the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with an incorrect vector.
(Note, however, that the CPU may be interrupted with a Non-Maskable interrupt from a separate source. This simply inserts a pause into the process of reading data from the HPC. Since the HPC is running its main program at this point, with interrupts still enabled, it will not lose data from its communication port under these circumstances.)
The "bstat" byte represents a special case involving the interrupt !DATA to the CPU. This byte shows the main program whether the data communication buffer (which holds data from the external system) is full enough to send its contents to the CPU. If so, the main program calls the subroutine "snddta", which interrupts the CPU, then sends one data byte containing the number of characters to be transferred (currently as many as 128 are possible), and then the characters themselves.
The CPU may, at any time, demand that the HPC transfer all characters that are within its communication buffer. (This is called a "flush" command, which sets one of the bits of the "alert" word, described above.) The HPC, in response, will empty the buffer to the CPU with a !DATA interrupt, even if only one character is left. If the buffer is completely empty, however, the flush command is ignored.
Subroutines called from the Main Program loop are:
sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.
sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.
sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.
sndfsh: performs a Flush operation. If there is data, it jumps to the "snddta" routine to send the contents of the buffer to the CPU. If there is no data, however, this subroutine simply returns without generating an interrupt.
snddta: sends data from the communication buffer to the CPU. It may be entered for one of three reasons:

1. the communication buffer is full enough that it must be sent automatically to the CPU.
2. a Flush command has been received from the CPU. (The bit "aflush" in the ALERT word is set.)
3. an error has been detected on a character received from the external system. This causes an internal Flush request, so that all good characters are sent to the CPU before the bad character is reported. This case is also different because it does not flush the entire buffer, but only up to the point of the error. The limit is held in the variable "fshlim".

The subroutine sends a "length" byte (from variable "numout", sampled from "numchr", which is maintained by the communication interrupt routines). This indicates how many characters will be transferred. The subroutine next sends the characters themselves. It then updates the buffer status variables in on-chip RAM, to indicate how many characters were removed.
Depending on other status of the selected communication port, this subroutine may re-enable communication on the port if it was stopped (for example, if the buffer was too full to accept more data until the "snddta" routine emptied it). This is done at label "sdstp".
sndprm: interrupts the CPU because the INPUT PRIME signal on the Centronics parallel port was activated by the external system. No data is transferred by this interrupt.
sndust: interrupts the CPU to report a change in UART status. This interrupt may also be triggered by the CPU using the TEST-UART command.
snderr: interrupts the CPU to inform it that a character with an error was received. The character and a byte containing error flags are transferred to the CPU.
snduak: interrupts the CPU in response to a SEND-UART command, to acknowledge that the requested character has been sent on the UART transmitter, and that it is ready to transmit another character.
sndiag: interrupts the CPU to inform it of a IDIAG interrupt condition, when it is of NOTE severity. (Other ! DIAG conditions are handled at label "hangup".)

### 5.1.4 UPI Port Input from CPU (Interrupt 13)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Apart from the existence of additional commands, the structure of this routine is identical to that of Application Note AN-550. We document here the labels and functions involved in this larger application.

## Command Processing Routines



### 5.1.5 Centronics Commmunication

This task is triggered by each edge of the Centronics port STROBE signal. This signal is detected by the HPC on the 14 interrupt line. On the leading edge of STROBE, the character is input to the data communication buffer. This edge also sets the BUSY signal, by hardware action. On the trailing edge, the BUSY flag is affected by the HPC firmware. If the HPC is ready to receive more characters, the BUSY signal is cleared and the $\overline{A C K}$ signal is pulsed. If the HPC is not ready to receive more data, it leaves the BUSY signal high, which prevents the external system from sending more characters.
The Centronics port STROBE handler is at label "cenint". It first determines whether a falling or rising edge was detected on the STROBE signal. If the leading (falling) edge was detected, then it jumps to label "cstrbl"; otherwise it jumps to label "cstrbt" to process a trailing edge.
At label "cstrbl", the character is placed in the next available position of the communication buffer, if the buffer is not already full. (If it is already full, then it is processed as an error, as discussed below.) Then some tests are performed:
If the buffer is not full enough to pass data to the CPU, then the routine exits by jumping to label "cenlex", where it prepares to detect the trailing edge of STROBE. Otherwise, it sets the "pass" bit in the variable "bstat", which requests the main program to send data to the CPU, and then it continues.
If the buffer is not full enough to tell the external system to stop sending characters, then the routine exits by jumping to "cenlex". Otherwise, it sets the "stop" bit in variable "bstat", indicating that the external system has been stopped, and it also sets the "cbusy" flag in variable "cps", which will prevent the Centronics BUSY and $\overline{\mathrm{ACK}}$ signals from being changed when the STROBE pulse ends. The routine continues.
If the buffer has become completely full, then the "full" bit in "bstat" is set, indicating that any more characters received will trigger an error. Character processing then continues at label "cenlex".
At "cenlex", the Centronics Control Latch is set (temporarily) to force the BUSY signal high, because it should not become low until the STROBE pulse ends. The 14 pin, which detects the STROBE signal, is then re-programmed to detect the trailing edge (rising edge at the Centronics connector, but falling edge at pin 14 due to an inverting buffer). If the trailing edge already has occurred, then this reprogramming will set another interrupt pending immediately. There is, however, a possibility that the strobe edge could occur simultaneously with the reprogramming, with unknown results. For this reason, the STROBE signal is sampled by the firmware, and if the pulse has already completed, then instead of returning from the interrupt it jumps immediately to interrupt routine "cstrbt", which processes the trailing edge.
The code at label "cstrbt" is entered whenever either a trailing edge interrupt is detected on pin 14 (STROBE), or the leading edge interrupt routine jumps to it. It reprograms the 14 pin to detect a leading edge again, clears the 14 interrupt
(which is automatically cleared only on interrupt service), then jumps to the "setcen" subroutine, which manipulates the BUSY and $\overline{A C K}$ signals appropriately, according to the contents of the "cps" variable and the selected $\overline{\text { ACK }}$ timing mode in variable "ackmd".

### 5.1.5.1 Centronics Error Handling

A buffer overrun error is processed at label "cenerr". This is the only kind of character error that can happen on a Centronics interface, and it would be due to an incorrect connection or a software error.
For internal firmware debugging purposes, the "cps" variable bit "cbusy" is again set to ensure that the Centronics interface will keep the BUSY signal set.
If an error is already waiting to be reported (bit "aerr" of variable "alert" is already set), then this is a "multiple error" condition, and cannot be fully reported. Instead, at label "cenmer", the bit "errovf" in variable "errfgs" is set. This variable is sent to the CPU when the error is reported. Also, the 14 interrupt is disabled, to prevent any further STROBE interrupts until a new SELECT-CENT command is received from the CPU.
If no error is waiting to be reported, then bit "aerr" of variable "alert" is set, requesting the main program to generate an !ERROR interrupt to the CPU. Further data is provided to be passed to the CPU:
variable "errigs" is initialized to indicate only a buffer overrun error.
variable "errchr" is loaded with the character that was received and could not fit in the buffer.
Because the received character is reported with the error interrupt, and because no data is lost yet, the Centronics port is not disabled by this condition.

### 5.1.6 UART Communication

UART communication is performed by the UART interrupt routine at label "uarint". After pushing the required registers onto the stack, the routine determines which interface is selected. If it is the Centronics port, the only cause of the interrupt is the INPUT PRIME signal, and the HPC jumps to label "uarprm" (see Background Processing/Monitoring Tasks, below). If the UART port is selected, then it is due to either a receiver or a transmitter interrupt (and the INPUT PRIME is gated so that it cannot be presented).

### 5.1.6.1 UART Output

At label "uarout", a transmitter interrupt has been received. If the bit "icpu" in variable "ups" is set, this means that the character just transmitted was a character sent by a CPU SEND-UART command, and the CPU is notified by requesting the !ACK-UART interrupt from the Main Program.
The subroutine "setuar" is now called, to determine whether any more characters need to be sent, either for XON/XOFF handshaking or because the CPU has requested the HPC to send another character. If so, another character is sent by "setuar", and the UART transmitter interrupt remains enabled. If not, the "setuar" routine disables the transmitter interrupt.

### 5.1.6.2 UART Input

At label "uartin", an interrupt has been generated by the UART receiver. This means that a character is available to be placed into the Communication Buffer.
The first action taken by the HPC is to read the receiver status register ENUR (which contains the 9th data bit and the Data Overrun and Framing Error error flags), then it reads the character itself from the RBUF register. The ENUR register is saved temporarily in variable "enrimg" for future processing, but is also held in the Accumulator, which is used here to "accumulate" error flags. The HPC then prepares to check for a parity error.
Parity checking is not a hardware feature of the HPC's UART, so a bit-table lookup is performed using the "X,[B].b" addressing mode of the IFBIT instruction. This addressing mode is similar to NS32000 bit addressing, in that it allows one to address up to 64 kbits (addressed from the contents of the $X$ register) from a base address given in the $B$ register. By placing the character to be checked into the $X$ register, and pointing the $B$ register at a properly constructed table (labels "evntbl" and "oddtbl"), a parity error can be detected in a single IFBIT instruction (see for example label "u8dopr").
After loading the $X$ and $B$ registers, a multi-way branch is performed (jid), which branches to one of 8 labels depending on the character framing mode variable "uframe" (which is loaded by the SELECT-UART command). Each mode handles parity differently: labels "uiod8" and "uiev8" check for odd or even parity, respectively, including 9 character bits ( 8 data plus 1 parity) to make the test. Labels "uiod7" and "uiev7" include only 8 bits ( 7 data plus 1 parity). Label "nopar" handles the cases where no parity is included in the character frame. Also within these routines, a decision is made whether a Framing Error seen in the character is also a Break condition: if two consecutive characters are seen with framing errors with all zeroes in their parity and data fields, then the second character is reported as a Break character as well as having a framing error. If, at label "uinpok", no errors have been flagged in the Accumulator, the routine branches to label "uingd" to place the character into the Data Communication Buffer for the CPU. If errors have been discovered, then the character is instead reported to the CPU using the !DATA-ERR at label "uinerc".
The "uingd" portion of this routine is very similar to the portion of the Centronics input routine that places characters into the buffer for the CPU. A different mechanism is used for flow control, of course, to stop the external system if the buffer becomes full.
At label "uinerc", a check is made to determine whether the CPU has received the last character error reported. If not, this is a "multiple error" condition, handled at label "uinmce". If so, then this is reported as a new error at label "uin1ce". The error character and its error flags are provided to the Main Program in the mailboxes "errchr" and "erfgs", and the bit "aerr" in variable "alert" is set to request that a IDATA-ERR interrupt be sent to the CPU.
On a multiple-error condition, the new error flags are ORed with the old ones, handshaking is used to stop the external
host system from sending more characters, and the UART receiver is automatically disabled. The CPU must issue a new SELECT-UART command to re-enable it.
Another pair of routines report an error if the buffer overflows. This error is reported at label "uin1ef" if no other error report is pending, or at label "uinmef" if this is a multiple error condition. On a multiple error, an attempt is made to stop the external host system from sending characters, and the UART receiver is disabled until the CPU issues a SELECT-UART command. (A single error does not disable the receiver, because no data has been lost yet: the IDATA-ERR interrupt reports the character with the error report.)

### 5.1.7 Buffer Status Reporting

For internal debugging purposes, four unassigned signals from the LCD Contrast Latch are updated to show the status of the buffer. While the buffer is full enough to pass to the CPU, one bit of the latch (IC 25G, pin 12) is high. While the buffer is full enough that the external system should stop, pin 15 is high. While the CPU is not ready to receive data from the CPU, pin 16 is high. If a buffer overrun condition occurs, and data is lost, or if any fatal error occurs (with a hexadecimal code appearing on the LCD display), then pin 19 goes high. The code that handles these bits is flagged with the word "DEBUG" in the comment field.

### 5.1.8 Background Processing/Monltoring Tasks

These are tasks that are not triggered directly by CPU commands.
Real-Time Clock (T1) Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels "tmrint", "t1poll", "t1int'"), and the realtime interrupt is enabled, the variable "rtcent" is decremented to determine whether a IRTC interrupt should be issued to the CPU. If so, the bit "arte" in the "alert"' word is set, requesting the main program to send a IRTC interrupt to the CPU. The main program, at label "sndrtc", interrupts the CPU. No other data is passed to the CPU.
At label "kbdchk" the panel pushbutton switches are also sampled. This process is described fully in Application Note AN-550.
At label "dsrchk", the state of the UART DSR flag is checked if the UART is selected and DSR monitoring mode has been requested by the CPU. If it has changed, this routine requests the Main Program to issue a IUART-STATUS
interrupt to the CPU. The UART receiver is also enabled and disabled by the state of this signal if DSR monitoring has been requested. (The CPU does not have to react to the interrupt for normal operation, but might wish to record its occurrence.)
At label "brkchk", if the UART is selected, and a BREAK has been detected, the UART data input pin is polled to determine whether the BREAK condition has ended. If a BREAK has ended, then this routine requests the Main Program to issue a IUARTSTATUS interrupt to the CPU.

Centronics INPUT PRIME When the EXUI pin on the HPC is activated, and the Centronics port is selected rather than the UART, the UART service routine (at label "uarprm") sets bit "aprime" in the "alert" variable, requesting the main program to send a IPRIME interrupt to the CPU. The Centronics port is internally flagged (in the "cps" variable) as being "busy", and the Centronics Control Latch is updated to set the BUSY signal high. The UART interrupt is then disabled until a SELECT-CENT command is received from the CPU. In the main program, the IPRIME interrupt is sent to the CPU at label "sndprm". No other data is sent.

### 5.2 HPC Firmware Listing


.set hpectrl, OxFFFCOO \# HPC Control/Status I/O location.
set hpcdata,0xFFFE00 \#HPC Data I/0 location.
.set hpcpoll,0xFD0000 \# HPC Poll address (UPIC).
.set cr,0×D
.set 1f.0XA
.set ctrlo. $D^{\prime}-0 \times 40$
start:
\# Fill interrupt vector locations.


. Dyte '8','g','a','b','c','d', 'e', 'f'
databui: .blkD 1024 \# Data buffer area.
\# Start of Interrupt Service Routines.
\# Invoked by ROM interrupt service. fegisters RO.. H 2 are already
\# saved, but no ENTER instruction has been performed yet.
dataint: \# Interrupt 0xl0. Com Buffer ready.
movebd hpcdata,ro \# Get character count from HPC.
movd datiptr,rl
datalp: movb hpcdata, $0(\mathrm{rl})$ \# Loop: get character from HPC, addgd 1,rl \# increment buffer address, acbd -1,r0,datalp \# decrenent count and loop.
novd rl,datiptr
ret 0
rtcint: \# Interrupt 0xil. Real-Time Clock.
movb \$4,hpcctrl \# Send Flush-Buf command to HPC.
ret 0
primeint: \# Interrupt 0xi3. Centronics PRIME.
movb $\$ 1$, npectrl
movb \$l.hpcdata
novb $\$ 100, h p c d a t a$
movb $\$ 120$, hpcdata
ret 0
1Cdint: \# Interrupt 0x17. LCD data vritten.
sbitb $\$ 0$, poutfig
ret 0
swint: \# Interrupt 0x18. Pushbutton event.
br badint
ret 0
usttsint: \# Interrupt Ox19. UART Status chanqe.
br Dadint
ret 0
errint: \# Interrupt 0x1A. Error detected.

| Dr | badint |
| :--- | :--- |
| ret | 0 |

uvrint: \# Interrupt 0xib. UART Write ack.
br badint
ret 0
diagint: \# Interrupt 0xlD. Diagnostic.


| $\begin{aligned} & \text { \# UART I } \\ & \text { \# } \\ & \# \\ & \# \end{aligned}$ | Port input / checksum calculation / UART output. Accepts up to 1024 characters on UART port, accumulates 8-bit checksum, and on receiving Ctrl-D, displays checksum by sending out on RS-232 port. |
| :---: | :---: |
| . globl | start, main |
| . 910 bl | dataint, rtcint, primeint |
| .globl | ledint |
| . globl | svint, usttsint, errint, uvrint |
| . 910 bl | diagint, badint |
| . set | hpcctrl,0xFFFC00 \# HPC Control/Status I/O location. |
| . set | hpcdata, OxFFFE00 \# HPC Data I/O location. |
| .set | hpcpoll,0xFD0000 \# HPC Poll address (UPIC). |
| . set | cr, 0xD |
| . set | 1f,0xA |
| .set | ctrlD, ${ }^{\text {d'-0x40 }}$ |
| start: \#Fill interrupt vector locations. |  |
|  |  |
| addr | badint, vex \# Interrupt MMI. (Unimplenented) |
| addr | dataint, vext4 \# Interrupt 0xio. Comm Buffer data. |
| addr | rtcint, vex+8 \# Interrupt 0xll. Real-Tiae Clock. |
| addr | badint, vex+12 \# Interrupt 0x12. |
| addr | primeint, vex+16 \# Interrupt 0x13. Centronics PRIME. |
| addr | badint, vex+20 \# Interrupt 0x14. |
| addr | badint,vex+24 \# Interrupt 0x15. |
| addr | badint, vex+28 \# Interrupt 0x16. |
| addr | lcdint,vex+32 \# Interrupt 0x17. LCD data vritten. |
| addr | svint, vex+36 \# Interrupt 0x18. Pushbutton event. |
| addr | usttsint, vex+40 \# Interrupt 0x19. UART Status change. |
| addr | errint, vex+44 \# Interrupt 0x1A. Error detected. |
| addr | uvrint, vex+48 \# Interrupt 0xlB. UART Write ack. |
| addr | badint,vex+52 \# Interrupt 0xiC. (Unimplemented) |
| addr | diagint, vex+56 \# Interrupt 0xiD. Diagnostic. |
| addr | badint, vex+60 \# Interrupt 0xlE. (Unimplemented) |
| addr | badint, vex+64 \# Interrupt 0x1F. (Unimplemented) |
| addr | badint, vex+68 \# Interrupt 0x20. (Unimplemented) |
| addr | badint, vex+72 \# Interrupt 0x2l. (Unimplemented) |
| novb | \$0,hpectrl \# IMITIALIZE command. |
| movb | \$100,hpcdata \# RTC value: once per second. |
| movb | \$0xOb, hpectrl \# Turn on tvo LED's to show ve're alive. |
| novb | \$0x06, hpcdata |
| movb | \$2,hpectri \# Select UART and set up parameters. |
| movb | \$5,hpcdata \# 9600 baud, |
| novb | \$2,hpedata \# 8 bits, no parity, |
| novb | \$OXA, hpedata \# XON/XOFF protocol, DTR alvays on. |
| movb | \$100,hpcdata \# Accept 100 characters before passing |
|  | \# buffer to CPU; |
| movb | \$120,hpcdata \# Apply flow control if buffer has 120 |



```
    ret 0
@aindat: # Data for Main Program.
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databuf # Pointer to Data Buffer area.
uoutflg: .byte 1 # UART Output Ready.
ckdata: .byte 0 # Accum. checksum.
asctab: .byte '0','1','2','3','4','5','6','7'
    .byte '8','9','a','b','c','d','e','f'
databuf: .blkb 1024 # Data buffer area.
    # Start of Interrupt Service Routines.
    # Invoked by ROM interrupt service. Registers RO..R2 are already
    # saved, but no ENTER instruction has been performed yet.
dataint: # Interrupt 0x10. Comm Buffer ready.
    movabd hpcdata,ro # Get character count from HPC.
    movd datiptr,rl
datalp: movb hpcdata,O(rl) # Loop: get character from HPC,
    addqd l,rl # increment buffer address,
    acbd -1,r0,datalp # decrement count and loop.
    movd rl,datiptr
    ret 0
rtcint: # Interrupt 0xll. Real-Tine Clock.
    movb $4,hpcctrl # Send Flush-Buf command to HPC.
    ret 0
primeint: # Interrupt 0x13. Centronics PRIME.
    br badint
    ret 0
lcdint: # Interrupt 0x17. LCD data written.
    br badint
    ret 0
svint: # Interrupt 0xi8, Pushbutton event.
    br badint
    ret 0
usttsint: # Interrupt 0x19. UART Status change.
    br badint
    ret 0
errint: # Interrupt 0xlA. Error detected.
    br badint
```

| ret | 0 |
| :---: | :---: |
| uvrint: | \# Interrupt 0xib. UART Write ack. |
| sbitb ret | $\underset{0}{\$ 0, \text { uoutflg }}$ |
| diagint: <br> movb <br> novb <br> novb <br> movb <br> movb <br> ret | ```# Interrupt 0xlD. Diagnostic. npedata,ro hpcdata,ro hpcdata,ro hpcdata,ro npcdata,ro O``` |
| badint: | \# Trap for unimplemented interrupts. |
| ret | 0 |

.title CENTUART,'HPC EIRMWARE: CENTRONICS/UART PORTS'
;
; program centuart.asm version 1.0 05/22/88
; Copyright (C) 1988 by National Semiconductor Corp.


Hational Semiconductor Corporation
iconductor Drive
$\begin{array}{ll}2900 \text { Seaiconductor Drive } & \text { *) } \\ \text { Santa Clara, California 95051 }\end{array}$
Santa Clara, California 95051 *)
All rights reserved *)
This softvare is furnished under a license and may be used *) and copied only in accordance with the terms of such license *) and with the inclusion of the above copyright notice. This *) software or any other copies thereof may not be provided or *) othervise made available to any other person. No title to and *) ounership of the softvare is hereby transferred. *)

The information in this software is subject to change vithout *) notice and should not be construed as a comitment by National *) Semiconductor Corporation. *)

National Semiconductor Corporation assumes no responsibility *) for the use or reliability of its software on equipaent *) configurations which are not supported by Hational *) Semiconductor Corporation.
Somconducor Corporation. *)


Derived from hpcupi.asm file. Hovever, commands have been re-mapped (different code values), and so are not exactly upvard compatible.

Adds comands and interrupts to support input, buffering, handshaking and mode selection for an BS-232 port and a Centronics-style parallel port.
.form 'Declarations: Register Addresses'

| psw | $=$ | x'C0: y | ; PSW register |
| :---: | :---: | :---: | :---: |
| al | = | x'C8: ${ }^{\text {d }}$ | ; Lov byte of Accumulator. |
| ah | = | x'C9:b | ; High byte of Accumulator. |
| b1 | $=$ | $x^{\prime} C C: b$ | ; Lov byte of Register B. |
| bh | = | $x^{\prime} C D: b$ | ; High byte of Register B. |
| $\times 1$ | = | x'CE: ${ }^{\text {d }}$ | ; Low byte of Register X. |
| xh | = | $x^{\prime} C F: b$ | ; High byte of Register X. |
| enir | * | $x^{\prime}$ D0:b |  |
| irpd | = | x'D2:b |  |
| ircd | = | x'D4:b |  |
| sio | = | x'D6:b |  |
| port1 | = | $x^{\prime}$ D8: ${ }^{\text {b }}$ |  |

*)




```
numchr: .dsb l ; Number of characters currently in data buffer.
cadin: .dsb 1 ; Current input byte address in data buffer
    ; (first empty loc.).
cadout: .dsb 1 ; Current output byte address in data buffer.
pascnt: .dsb l ; Number of characters before data buffer full enough to
    ; transmit to CPU.
stpcnt: .dsb 1 ; Number of characters before host system is told to stop
    ; transmitting.
nunout: .dsb 1 ; Number of data characters (total) being sent to CPU in
    ; current transfer.
cntout: .dsb 1 ; Number of data characters remaining to be sent to CPU in
    ; current transfer.
bstat: .dsb 1 ; Buffer Status byte.
cps: .dsb 1 ; Centronics Port Status byte
    ; (image of control signals).
ackmd: .dsb 1 ; Acknovledge Tining Mode: Position of ACK/ pulse edges
    ; on Centronics port relative to BUSY falling edge.
curcad: .dsb 1 ; Current command byte from CPU being processed.
numexp: .dsb l ; Number of parameter bytes expected before comand processing
    ; begins.
lcvs: .dsb 1 ; Inage of LCD Voltage (Contrast) latch setting; needed with
    ; LCD RS (PAUXO) signal coning from this latch.
fshlim: .asb l ; Flush limit count: used to limit number of characters passed
    ; to CPU when an error report is pending.
errchr: .dsb l ; Holds character on which an error vas detected.
errfgs: .dsb l ; Holds error flags associated vith error character.
lcdfgs: .dsb l ; Holds flag bits for characters sent to Panel LCD display.
lcdnum: .dsb 1 ; Number of characters to be sent to LCD display.
lcdsfg: .dsb l ; Flag bits associated vith characters in LCD String Buffer.
lcdsct: .dsb 1 ; Counter for characters being sent to LCD display from String
    ; Buffer.
svlast: .dsb l ; Last-sampled switch values.
svlsnt: .dsb 1 ; Last svitch values sent to CPU.
beepct: .dsb 1 ; Beep duration count. Counts occurrences of TO interrupt.
uframe: .dsb l ; Frame mode for UART.
uflow: .dsb 1 ; Flow control mode for UART.
ups: .dsb 1 ; UART Status byte.
uschr: .dsb l ; UART Send Character: from CPU.
uinchr: .dsb 1 ; UART Input Character: character last received from UART.
enring: .dsb 1 ; UART ENUR register image in memory.
rtcivl: .dsb 1 ; Real-Time Clock Interval (units of 10 milliseconds).
rtccnt: .dsb 1 ; Real-Time Clock Current Count (units of 10 milliseconds).
rtevs: .dsb 1 ; Events to check for on Timer Tl interrupts.
ustat: .dsb 1 ; UART status for CPU.
dsevc: .dsb 1 ; Diagnostic Interrupt: Severity Code.
derrc: .dsb 1 ; Diagnostic Interrupt: Error Code.
dbyte: .dsb 1 ; Diagnostic Interrupt: Error Byte.
dccmd: .dsb 1 ; Diagnostic Interrupt: Current Command.
dqual:.dsb 1 ; Diagnostic Interrupt: Qualifier (Command Status).
; * Addresses 0040-00BF are reserved for the Data Communication Buffer
; (128 bytes).
; BIT POSITIONS
; Bits in BSTAT byte (Data Communication Buffer Status):
pass= 0; Data is ready to be passed to the CPU.
passng= 1 Indicates that some of the data in the buffer is being
stop=2 ; passed to the CPU.
```




```
    pop 0.v ; Get error address from stack.
    1d sp.W,#stackb ; In case of stack underflow, re-initialize SP.
    1d A,#X'Ol
    jsrl urpnl ; Clear LCD panel.
    rbit pnlrs,lcvs ; Set up panel for data.
    1d portah,lcvs ; Place error on Port A for latch.
    sbit lcvelk,portbh ; Clock LCD Contrast Latch high,
    rbit lcvclk,portbh ; then lov to load it.
    1d A,l.b ; Process first character of return address.
    svap A
    and A,#X'OF
    ld A,hextab[A].b
    jsrl vrpnl ; Display it on LCD panel.
    ld A,l.D ; Process second character of return address.
    and A,#x'OF
    1d A,hextab[A].b
    jsrl vrpnl : Display it on LCD panel.
    ld A,O.D ; Process third character of return address.
    3vap A
    and A,#X'0F
    ld A,hextab[A].D
    jsrl vrpnl ; Display it on LCD panel.
    ld A,O.b ; Process last character of return address.
    and A,#X'OF
    ld A,hextab[A].b
    jsrl vrpnl ; Display it on LCD panel.
hgupi: ifbit rdrdy,upic ; Check to see if OBUF register is full.
    1d obuf,#vdiag ; If not, fill it with !DIAG vector
    ifbit i3,irpd ; Check for UPI data ready.
    jp hgupil
    jp ngupi
hgup1l: Ifeq ibuf,#X'A5 ; Check for RESET command.
    jp hgrst
    jp hgupi2
hgrst: ifbit la0,upic
    jp ngupi2
    japl xreset ; If so, then go reset the HPC.
hgupi2: ld irpd.#x'F7 ; Clear the UWR detector,
    jp hgupi ; and keep looking. This is an
    ; infinite loop until RESET is seen.
hextab: .byte '0','1','2','3','4','5','6','7'
    .byte '8','9','A','B','C','D','E','F'
    .form 'Hardvare Initialigation'
start: ld psv.b,#x'08 ; Set one WAIT state.
grfsh: ; Start dynamic RAM refreshing,
    ; as quickly as possible.
    sbit t4out,portpl ; Trigger first refresh
    sbit t4stp,pundl ; stop timer T4 to
    ; allov loading,
```

```
    1d t4,#8 ; then load it.
    rbit t4stp,pvadl ; Start timer T4.
    sbit t4tfn,portpl : Enable pulses out.
    1d r4,#8; Load R4.
sup1: ; Set up UPI port.
    ld upic,#x'18 ; 8-Bit UPI Mode
    ; enabled.
    gbit uvrrdy,bfunh : Enable UWRRDY/ out.
    sbit uvrrdy,dirbh
    1d A,ibuf ; Empty IBUF register,
    ; in case of false trigger.
    sbit urdrdy,bfunh ; Enable URDRDY/ out.
    sbit urdrdy,dirbh
    sbit i2,ircd ; Detects rising edges.
    1d Irpd,#x'FB ; Clear any false interrupt
    ; due to mode change.
    sbit 13.1rcd ; Detects rising edges.
    1d Irpd,#x'F7 ; Clear any false interrupt
        due to mode change.
gram: ; Clear all RAM locations.
            ; Clear Basepage bank:
        BR,#x'0000,#x'00BE ; Establish loop base and limit.
sramll: Clr A
    xs A,[B+].v
    jp sramll
            ; Clear Non-Basepage bank:
    1d BR,#x'01CO,#x'01FE ; Establish loop base and limit.
sranl2:
    clr A
    xs A,[B+].V
    jp sram12
sskint: ; Set up Stack and remove
    ; individual interrupt enables.
    ld sp.w.#stackb+2 ; Move stack to high
                    ; bank of on-chip RAM.
    1d stackb.v,#hangup ; Safeguard against
        1d enir,#x'00 ; Disable interrupts
            ; individually.
tminit: ld tocon,#x'08
    1d tmmode,#x'4440 ; Stop t1mers T1, T2, T3.
    1d divby,#x'0055 ; UART set to 9600 Baud.
    ld tmmode,#x'CCCB ; Clear and disable timer
            ; T0-T3 interrupts.
scent:
    1d
    sbit astts,portbh ; Enable and remove ENASTTS/ signal.
    sbit astts,dirbh
```

```
    sbit cdata,portbh ; Enable and remove ENCDATA/ signal.
    sbit cdata,dirbh
    ld cps,#x'25
    jsrl setcen ; Send to Centronics latch and to Busy flag.
    irpd,#x'EF ; Clear any false interrupt
    ; caused by mode change.
suart: ; Set up RS-232 port.
    sbit txd,bfunl ; Enable TXD output.
    sbit txd,dirbl
    rbit dtr.portbl ; Set up DTR signal. (State is arbitrary:
    sbit dtr,dirbl ; Enable it as an output pin.
    ld enu,#x'0 ; 8-bit Mode.
    ld enur,#x'0
        enu1,#x'80 ; Internal baud; 2 stop
        bits; no interrupts.
sled: ld portah,#x'FF ; Set up to turn off LED's.
    rbit ledclk,portbh ; Start vith LEDCLK lov,
    sbit ledclk,dirbh ; (enable output),
    sbit ledclk,portbh ; then high,
    rbit ledclk,portbh ; then low again.
stmrs: ; Set up remaining timers.
        (T1-T3 already stopped
        and pending bits cleared
        at tminit above.)
    1d tl,#12287 ; Tl runs at l0-millisecond real-time interval.
    ld rl,#12287
    1d pumode,#x'4440 ; Stop timers T5-T7.
    nop ; Wait for valid PND
    #
    pvmode,#x'CCC8
        bits.
    Clear and disable
        interrupts from all
        PWH timers.
    r6,#X'FFFF ; No modulus for LCD Display Ready timer.
    1d t7,#204 ; Set T7 to underflow at 6 RHz rate
    1d r7,#204 ; (= 3 KHz at pin).
    rbit t7tfn,portph ; Disable beep tone to panel speaker.
    rbit t7stp,pvadh ; Start T7 running.
slCd: ; Set up LCD display.
    ; Requires use of timer T6, so
    ; appears after timer initialization.
    ; First, set up LCD contrast.
    lcvs,#x'OA ; Initialize memory image of LCD Voltage
    ; latch, containing RS (PAUXO) bit also.
```

```
    ld portah,lcvs ; Arbitrary initial contrast level of 5,
    ; and RS/ (PAUXO/) is high (="command")
    start vith LCVCLX Iov.
    sbit lcvclk,dirbh ; (enable output)
    sbit lcvclk,portbh ; then high,
    rbit lcvclk,portbh ; then lov to get it into LCV latch.
    ; Initialize PNLCLK (Panel "E" signal).
    sbit pnlclk,portbl ; Start with PHLCLK high
sbit pnlclk,dirbl ; (enable output).
    ; Wait for vorst-case command
        execution time (4.9 ms, twice), in case
        a panel command vas triggered while
    ; PNLCLR vas floating.
    sbit t6ack,pvadh : Clear T6 PND bit.
    ld t6,#13000 ; Set T6 to twice 4.9 Eilliseconds.
    rbit t6stp,pumdh ; Start timer T6.
lcdlpl: lfbit t6pnd,pvedh ; Wait for T6 PND bit
    jp lcdgol
    jp lcdlpl
lcdgol: sbit t6stp,pwndh ; Stop timer T6.
    sbit t6ack,pwind ; Clear T6 PND bit.
                    ; Reset Panel controller (per Hitachi HD44780
                User's Manual).
            ; (Panel RS signal vas set
            ; in LCD Contrast initialization above,
            so no change needed here to
            ; flag these as a commands.)
        1d A,#x'38 ; Send "8-Bit Mode, 2 Lines" Command: one;
        jsrl vrpnl
        ld A,#x'38 ; tvo;
        jsrl urpnl
        ld A,#X'38 ; three;
        jsrl vrpnl
        1d A,#x'38 ; four times.
        jsrl vrpnl
        ld A,#x'08 : Disable display.
        jsrl vrpnl
        ld A,#x'01 ; Clear display RAM.
        jsrl wrpnl
            ; Initial default mode settings.
        Id A,#x'06 ; Set mode to move cursor to the right, no
        jsrl urpnl ; automatic shifting of display.
        ld A,#x'OE ; Enable display: non-blinking cursor mode.
        jsrl vrpnl
; CONTINUES TO MAIN PROGRAK INITIALIZATION
        .form 'Hain Program Initialization'
min1t:
                ; Once-only initializations.
```



```
    1d A,bstat ; Test state of buffer.
    and A,#X'09 ; Check PASS and CPUBUSY bits.
    1feq A,#x'0l ; If PASS and not CPUBUSY,
    jsrl snddta ; then go send a block of data to CPU.
chkalt: ifeq alert.v,#x'00 ; Check for alert conditions.
    japl chkrsp ; If none, go check for response ready.
    ifbit artc,alert.b ; Check for RTC interrupt request.
    jsrl sndrtc ; If so, then send Real-Time Clock Interrrupt.
    ifbit aprime,alert.b ; Check for Centronics Input Prime signal.
    jsrl sndpra ; If so, send Input Prime interrupt.
    lfbit alcdak,alert.b ; Check for LCD Panel vrite done.
    jsrl sndlak ; If so, then send LCD Acknowledge interrupt.
    ifbit aflush,alert.b ; Check for Flush Buffer request.
    jsrl sndfsh ; If so, then send data in buffer to CPU.
    ifbit abutton,alerth.b ; Check for a pushbutton change.
    jsrl sndbtn ; If so, then report the change to the CPU.
    ifbit austat,alerth.b ; Check for a UART status change.
    jsrl sndust ; If so, then report the change to the CPU.
    ifbit aerr,alerth.b ; Check for a data error condition.
    jp cherr
    jp nocher
cherr: ifbit cpubsy,bstat ; Suppress if CPU busy. (CPU needs to
    jp nocher ; receive flushed characters first.)
    ifgt fshlim,#0
    jsrl sndfsh ; If a flush is still needed, then do it first.
    jsrl snderr ; If so, then report the error to the CPU.
nocher:
    1fbit auack,alerth.b ; Check for UART output done.
    jsrl snduak ; If so, then send UART-ACKMOWLEDGE interrupt.
    ifbit adiag,alerth.b ; Check for Diagnostic Interrupt.
    jsrl sndiag ; If so, then send interrupt and data.
chkrsp:
    jmpl chkdta ; No "responses" defined yet; just close loop.
    .form 'Main: Send Real-Time Clock Interrupt'
; No data transfer; just trigger interrupt and continue.
sndrtc:
    rbit artc,alert.b ; Clear ALERT bit.
    jsrl rdwait ; Check that UPI interface is ready.
        ; If not, loop until it is.
    1d Obuf,#vrtc ; Load Real-Time Clock vector into OBUF for CPU.
    ret ; Return to main loop.
```

; No data transfer; just trigger interrupt and continue.
sndlak:
rbit alcdak, alert.b ; Clear ALERT bit.
jsrl rdvait ; Check that UPI interface 15 ready. ; If not, loop until it is.

1d obuf,\#vlcdak : Load LCD-Acknowledge vector into OBUF for CPU.
ret ; Return to main loop.
.form 'Ma1n: Send Pushbutton Status to CPU'
sndbtn:
jsrl rdvait $;$ Check that UPI interface is ready. ; If not, loop until it is.

1d obuf,\#vbutton : Load BUTTON-DATA vector into OBUF for CPU.
jsrl rdvait : Check that UPI interface is ready. ; If not, loop until it is.
rbit gie,enir ; *** Begin Indivisible Sequence ***
$1 d$ Obuf,svisnt ; Load Pushbutton Data Byte into OBUF for CPU.
rbit abutton,alerth.b ; Clear ALERT bit.
sbit gie,enir ; *** End Indivisible Sequence ***
ret ; Return to main loop.
.form 'Main: Send Data from Data Buffer to CPU'
; Trashes A, B, K (liait), and C flag. May trash X in future.
: Buffer Flush request serviced here.
sndfsh:
rbit aflush, alert.b ; Reset Flush request.
ifeq numchr,\#0 ; If no characters to send, just return,
ret ; else go to Send Data routine.
japl snddta
; Automatic Pass condition serviced here.
snddta:
ifbit aerr,alerth.b ; Check for a communication or buffer error.
jp chkfin ; If so, there is a limit on the number of
jp snddl : Else, go ahead and perform automatic pass.
chkfla: Ifeq fshlim,\#0 $H$ Here, a flush liait is in effect due to an
ret ; error condition. Check that the limit is
; non-zero before initiating the pass. If
; zero, then simply return without passing.
snddl: jsrl rdwait Check that UPI interface is ready. ; If not, loop until it is.

1d obuf,\#vdata ; Load DATA vector into OBUF for CPU.
Jsrl rdvait ; Check that UPI interface is ready
; (CPU has acknovledged DATA interrupt).
; If not, loop until it is.


```
        ; nov less than "Stop" value to host.
    jp sdstpl
    jmpl sdend
    ; If not, then return to main loop.
sdstpl:
    rbit
    rbit stop,bstat ; Clear "Stop Host" flag.
    rbit 5,lcvs
    ; Check vhich port to enable for more data.
    ifbit usel,ups ; Check if UART is selected.
    jupl sdusts ; If so, go set up flov control.
    ifbit enpra,cps ; Check if Centronics port is selected.
    jmpl sdcsts ; If so, go set up Centronics BUSY.
    japl sdend ; Othervise, do nothing more and return.
sdcsts: lfbit clinmd,ackmd ; Check if in Centronics Line Mode. If so,
    japl sdend ; the CPU itself must command the ACR action.
    1d A,bstat ; Test verther data communication vith
    and A,#X`3C ; Bits involved are STOP, CPUBSY, IFCBSY and
    Ifeq A,#X'00 ; FULL. if no stop conditions are in effect.
    rbit cbusy,cps ; clear the BUSY indication in CPS
        (Centronics Port Status) byte in memory.
    ifbit 14,ircd ; If not betveen the two interrupt services
    jsrl setcen ; call Centronics port control setup routine,
        to generate ACK/ pulse and clear BUSY.
    (If this sequence does occur between the
    leading and trailing edge interrupts for
        STROBE/, then the trailing edge routine
    ; will pulse ACR/ when it is alloved to run.)
    jmpl sdend
sdusts:
            rbit cus,ups ; Set UART not busy.
            jsrl dtron ; Set DTR handshake appropriately.
    ifbit eti,enui ; Check if a UART transmitter interrupt will
    ; be occurring.
    jupl sdend ; If so, then no further action is required.
    ifbit xonb,uflow ; Othervise, if XON protocol is in effect,
    jsrl setuar ; then check and perform flow control.
    japl sdend ; Then exit to main program.
sdend:
    1d portah,lcvs ; (DEBUG: Update LCV latch.)
    sbit lcvclk,portbh
    rbit lcvclk,portbh
    sbit gie,enir ; *** End Indivisible Sequence. ***
    ret ; Return to main program loop.
    .form 'Main: Send Input Prime interrupt to CPU'
sndpra:
    ; Send IHPUT PRIME interrupt to CPU.
    rbit aprime,alert.b ; Clear ALERT bit.
    jsrl rdvait ; Check that UPI interface is ready.
    ; If not, loop until it is.
    ld Obuf,#vprime ; Load PRIME vector into OBUF for CPU.
    ret ; Return to main program loop.
```

.forn 'Main: Report a UART DSR change or END OF BREAR'
sndust:
jsrl rdvait ; Check that UPI interface is ready. ; If not, loop until it is.

1d obuf,\#vustat ; Load UART-STATUS vector into OBUF for CPU.
jsrl rdwait ; Check that UPI interface 15 ready.
; If not, loop until it is.
rbit gie,enir ; * INDIVISIBLE SEQUENCE *
rbit austat,alerth.b ; Clear ALBRT bit.
1d obuf, ustat ; Load UART Status Byte into OBUF for CPU.
rbit brkfig, ustat ; Clear END OF BREAR indication.
sbit gie,enir ; * END IHDIVISIBLE SEQUENCE *
ret ; Return to main loop.
.form 'Main: Report a Data Error Condition to CPU'
snderr:
rbit aerr,alerth.b : Clear ALERT bit.
jsrl rdvait ; Check that UPI interface is ready. ; If not, vait until it is.

1d obuf,\#verr : Load DATA-ERR vector into OBUF for CPU.
$j s r l$ rdvait ; Check that UPI interface $1 s$ ready.
; If not, vait until it is.
ld obuf,errchr ; Give CPU the offending character.
jsrl rdwait ; Check that UPI interface is ready.
; If not, vait until it is.
1d obuf,errfgs ; Give CPU the error flags.
ret ; Return to main program loop.
.form 'Main: Send UART Acknowledge interrupt to CPU'
snduak:
; Send ACR-UART interrupt to CPU.
rbit auack,alerth.b ; Clear ALERT bit.
jsrl rdwait ; Check that UPI interface is ready.
; If not, loop until it is.
1d obuf,\#vuack : Load ACR-UART vector into OBUF for CPU.
ret ; Return to main program loop.
.form 'Main: Send Diagnostic Interrupt to CPU'
sndiag:

| jsr1 | rdvait | Wait for UPI interface ready. |
| :---: | :---: | :---: |
| 1d | obuf,\#vdiag | ; Load vector into OBUF for CPU. |
| jsrl | ravait | Wait for UPI interface ready. |
| rbit | gie,enir | ; *** Begin Indivisible Sequence *** |
| 1d | obuf, dsevc | Transfer Severity Code. |
| $1 d$ | dsevc,\#0 | ; Clear it. |
| $1 d$ | A, derrc | ; Get Error Code. |
| $1 d$ | derrc,\#0 | ; Clear it. |
| rbit | adiag,alerth.b | ; Clear alert bit. |
| sbit | gie,enir | ; *** End Indivisible Sequence *** |



```
                ; Process IMITIALIZE Command.
lcinit:
    ifeq
    rbit
    1d
    1d
    sbit
    rbit
    jsrl
    1d
    ld
    1d
    1d
    ld
    1d
incent:
inuart: and enui,#x'FC ; Disable UART by clearing enables on
Inuart: and enui,#x'FC ; Disable UART by clearing enables on
    : UART-generated interrupts (except EXUI/,
    ; which is connected to INPUT PRIME/.)
    1d
    1d
    ld
    jmpl
    ld cps,#x'25 : Initialize Centronics port status byte
    ; in memory. (Busy, and PRIME interrupt
    ; disabled; othervise normal.)
    jsrl
    setcen ; Send to Centronics Control Latch.
    ; Reset UART port: Busy
    ups,#x'03 ; Flag UART as busy and not selected.
    A,rbuf ; Clear out spurious characters.
    A,enur ; Clear out spurious error flags.
    upuret ; Return.
lcibuf:
    ; Internal subroutine to initialize buffer status.
        Called also from SELECT commands.
    numchr,#0 ; Clear count of characters received.
    cadin,#botad ; Next character in from comm port goes to
    cadout,#botad ; Next port data character out (to CPU)
    ; comes from first byte of buffer.
    numout,#0 ; No characters being sent to CPU.
    cntout,#0 ; No characters being sent to CPU.
    bstat,#0 ; Set buffer ready to receive.
    lcvs,#x'OF ; (DEBUG: Initialize LCV latch high bits.)
    ld portah,lcvs
    sbit lcvclk,portbh
    rbit lcvclk,portbh
    ret ; Return.
        ; Process SELECT-CENT COmmand.
lcselc: and enui,#x'FC ; Disable UART by clearing enables on
```



```
            1d pascnt,cpubuf+3.b ; Put "Buffer Pass" value into
                    ; the PASCNT slot.
                    1d stpcnt,cpubuf+4.b ; Put "Host Stop" value into
                    ; the STPCRT slot.
                jsrl lcibuf ; Initialize buffer parameters.
                    1d cps,#x'25 ; Set up Port A to disable and de-select
                        ; Centronics port, and disable
                            ; IMPUT PRIME interrupt.
                    rbit clinmd,ackmd ; Clear the Centronics Line Mode bit.
                    Jsrl setcen ; Send to Centronics latch and to Busy flag.
                    rbit 14,enir ; Disable Centronics STROBE interrupt.
                    ld A,rbuf ; Clear any pending character before selection.
                    1d A,enur ; Clear any error indications before selection.
                    sbit eri,enui ; Enable receiver interrupt.
                    rbit eti,enui ; Disable transmitter interrupt.
                    1d ups,#x'80 ; Set UART port selected, not busy, and
                    no characters being sent or vaiting to be
                        ; sent.
    1d ustat,#x'01 : Set DSR ready(vill trigger interrupt if not).
    sbit uart,enir ; Enable UART interrupt.
    ifbit dtrbo,uflow ; Initialize DTR pin according to new mode.
    jp lcslul
    rbit dtr,portbl
    jp lcslu2
lcslul: sbit dtr,portbl
1cslu2:
jmpl upwret ; Return.
; Process SET-CENT-STS Command.
lcscst: ld cps,cpubuf.b ; Load Centronics Port Status from byte
    jsrl setcen ; provided by CPU.
    jmpl upwret
    ; Process SET-CONTRAST Command.
lcslcv: Id A,cpubuf.b ; Load LCD Voltage latch (Contrast) from byte
        supplied by CPU.
    comp A ; (3-bit value is in complemented form.)
    and A,#X'07 ; Use only lover three bits.
    and lcvs,#x'F8 ; Clear field in memory image.
    or lCvs,A.b ; Merge nev field into image.
    ld portah,lcvs ; Place on Port A (1nput to latch).
    sbit lcvclk,portbh ; Clock latch.
    rbit lcvclk,portbh
    jmpl upwret
; Process SEND-LCD Comand.
```



## 1cs1c2:

: Second phase: begins execution of the LCI command.
Icdbuf.v, cpubuf.v ; Copy CPU buffer to LCD string buffer.
1d lcdbuft2.v, cpubuf+2.w
ld lcdbufta.v, cpubuf+4.v
1d
lcdbuf+6.v, cpubuf+6.v
lcdsct,lcdnua ; Move number of characters to string count byte
inc ledsct : (incremented by one because of extra interrupt occurring after last character has been sent).
1d lcdsix,\#lcdbuf $\quad$ Set string pointer to first byte.
ld lcdsfg,lcdfgs
Move flag bits to string location.
Set up R6 and T6 to trigger string
r6,\#X'FFFF
; transfer.
$\begin{array}{ll}\text { ld } & \text { t6,\#0 } \\ \text { sb1t } & \text { t6t1e,pwadh }\end{array}$
: Enable timer T6 interrupt.
rbit t6stp,pvidh
: Start timer to trigger (imnediate)
; interrupt from timer T6.
jmpl upuret
1cslcl:
; First phase: Prepare to collect up to 8 more bytes of command.
1d ledfgs, cpubuf.b ; Get flag bits supplied by CPU.
1d lcdnun, cpubuf+1.b ; Get character count from CPU.
1d numexp,lcdnus ; Request another collection of
; data from the CPU (the string of
; data for the panel).
1d cpuad, \#cpubuf ; Reset CPU collection pointer to start
; of command buffer
rbit getcnt, curcnd
Declare that it will be the final collection.
jmpl upvret
; Process SEND-LED Command.
1csled: Id A, cpubuf.b ; Load LED latch fron byte supplied by CPU.
comp A ; (Data goes to LED's in complemented form.)
st A, portah ; Place new value on Port A (input to latch).
sbit ledclk,portbh ; Clock latch.
rbit ledclk, portbh
japl upuret
; Process SEHD-UART Command.
lesndu:







```
    st A,portah ; place it on Port A for LCD display.
    rbit pnlclk,portbl ; Clock it into panel.
    sbit pnlclk,portbl
    comp A ; Restore A to uncomplemented form for
        ; test performed belov.
    ld t6,#148 ; Set up normal delay time in timer T6
    Ifgt A,#x'03 ; Check vhether the longer delay
    jp t6nxt2 ; (4.9 milliseconds) is necessary.
    , This happens if RS=0 and the byte sent
    1d t6,$6022 ; If so, change timer to 4.9 milliseconds.
t6nxt2: rbit t6stp,pumdh ; Start Timer T6 to time out the character.
    jmpl tarret ; Return from the interrupt.
    .form 'Timer TO Interrupt Service Routine'
t0int: ; Count duration of beep tone. Restore beep signal
        ; to zero and re-enable svitch sampling interrupt
        ; vhen done.
    sbit t0ack,tmadl ; Acknovledge interrupt from Timer T0.
    decse beepct ; Check whether beep time has finished.
    jmpl tarret ; No: return from interrupt.
    rbit totie,tmand ; Yes: disable Timer TO interrupts and
    and portph,#x'OF ; Disable speaker output.
    jmpl tmrret ; Return from interrupt.
# Common return for timer interrupt service routines.
tmrret: pop psv ; Restore context.
    pop B
    pop A
    reti
    .form 'Centronics Port Interrupt Handler'
;
; Centronics Port Interrupt Handler
    (Pin I4 rising edge)
    Note that cadin is an 8-bit quantity; buffer must be
            contiguous within the basepage area.
    .ipt 4,cenint
cenint: push psv : Save context.
    push A
    push B
    push R
```



```
cstrbl: ; STROBE/ leading edge service routine.
```


cenmer:
sDit bufovf,errfgs ; OR in the buffer overflow condition.
sbit errovf,errfgs ; Update error conditions byte to also report
rbit 14,enir ; Disable STROBE interrupt until re-initialized
jopl cenlex $\quad$; Return from the interrupt.
cenler: sbit aerr,alerth.b : Signal an error.
1d errfgs,\#x'lo ; Report buffer overflow as reason.
ld errchr,portd ; Place character in ERRCHR slot for report to
ld fshlim,numehr : Establish linit on future flushes.
jopl cenlex ; Return from the interrupt.
cenlex:
Exit from Centronics STROBE/ leading edge.
1d A, cps ; Prepare to keep BUSY active when ENCDATA/ sbit cbusy, A.b ; is removed.
st A,portah ; Send CPS byte (vith BUSY set) to Centronics
sbit cenclk,portph : (Pulse latch strobe.)
rbit cenclk,portph
sbit cdata, portbh ; Remove Centronics data enable; loads buSy
signal with a "l".
rbit 14 ,ircd ; Set 14 strobe pin to trigger on STROBE/
ifbit 14,porti ; Check if strobe has already gone avay.
japl cenend ; If not, just return (no ACR/ pulse). The "cstrbt" routine will be activated then vhenever STROBE/ goes avay, by means of the I4 interrupt.
jepl cstrbt ; If so, there is a very small possibility that the interrupt request may have been lost due to it changing while the polarity bit in IRCD was being changed above. Junp to trailing edge service routine directly from here.
cstrbt: : Centronics STROBE/ trailing edge.
sbit $14,1 r c d \quad$; Set up for leading edge detection again.
ld irpd,\#x'EF ; Clear interrupt I4, in case the leading edge
; routine came directly here. (No hardvare
; clear of the request occurs in that case.)
jmpl cenupd ; Go update Centronics port, with ACK/ pulse
; if necessary.
: Return from interrupt.
; With Centronics Port update.
cenupd: jsrl setcen ; Update Centronics Control signals ; fron CPS byte.
; Without Centronics Port update.
cenend: pop $K$ Restore context fron stack and return from ; Centronics interrupt.

| pop | B |
| :--- | :--- |
| pop | A |

```
        pop psv
        reti ; Return from Centronics interrupt.
; Subroutine SETCEH.
; Sets up Centronics Port control signals according to CPS byte.
; Generates ACR signal (if called for) according to current
    Centronics timing mode (in ACKMD byte).
; Trashes Accumulator.
setcen: rbit cdata,portbh ; Start with ENCDATA/ low, regardless
    ; of previous state.
    ifbit cbusy,cps ; Check if BUSY flag should stay set.
    jmpl noack ; If so, no ACR/ pulse.
    1d A,acknd ; Get ACK/ mode,
    and A,#X'03 ; and extract the tining field.
    jid ; Branch based on ACK/ timing mode.
    .pt aab,aba,baa
aab: ld portah,cps ; BUSY low after ACR/ pulse.
    rbit cack,portah ; ACK/ falling edge.
    sbit cenclk,portph ; Pulse CCTLCLR to load latch.
    rbit cenclk,portph
    sbit cack,portah ; ACK/ rising edge.
    sbit cenclk,portph ; Pulse CCTLCLK to load latch.
    rbit cenclk,portph
    sbit cdata,portbh ; Load BUSY flag.
    ret
aba: ld portah,cps ; BUSY low during ACK/ pulse.
    rbit cack,portah : ACK/ falling edge.
    sbit cenclk,portph ; Pulse CCTLCLK to load latch.
    rbit cenclk,portph
    sbit cdata,portbh ; Load BUSY flag.
    sb1t cack,portah ; ACK/ rising edge.
    sb1t cenclk,portph ; Pulse CCTLCLK to load latch.
    rb1t cenclk,portph
    ret
baa: 1d portah,cps ; BUSY low before ACK/ pulse.
    sbit cdata,portbh ; Load BUSY flag.
    rbit cack,portah ; ACK/ falling edge.
    sb1t cenclk,portph ; Pulse CCTLCLK to load latch.
    rbit cenclk,portph
    sbit cack,portah ; ACR/ rising edge.
    sbit cenclk,portph ; pulse CCTLCLK to load latch.
    rbit cenclk,portph
    ret
noack: ld portah,cps ; BUSY high: Set Centronics latch.
    sb1t cenclk,portph ; Pulse CCTLCLK to load latch.
    rbit cenclk,portph
    sbit cdata,portbh ; Load Centronics BUSY signal (high).
    ret
    .form 'UART and Input Prime Interrupt Handler'
    .1pt 6,uarint ; UART Interrupt Vector
```

```
This interrupt can indicate any of three conditions:
    1) A character has been sent, and the transmitter
                        is again ready (label "uarout").
    2) A character has been received (label "uartin").
    3) A Centronics INPUT PRIME event has been detected
        (label "uarpri").
```

```
uarint: push psw
```

uarint: push psw
push A
push A
push B
push B
push K
push K
push X
push X
ifbit usel,ups ; Check if UART selected.
ifbit usel,ups ; Check if UART selected.
jmpl uarchr ; If so, go process a character interrupt.
jmpl uarchr ; If so, go process a character interrupt.
ifbit enprm,cps ; Check if PRIME interrupt enabled
ifbit enprm,cps ; Check if PRIME interrupt enabled
jmpl uarprm ; from Centronics port. If so,
jmpl uarprm ; from Centronics port. If so,
; this means that the Centronics port
; this means that the Centronics port
; is selected, and it must be a PRIME
; is selected, and it must be a PRIME
; event.
; event.
jsrl hangup ; Else, there is an error. Stop.
jsrl hangup ; Else, there is an error. Stop.
uarchr: ifbit rbfl,enu ; Check for Receiver interrupt.
uarchr: ifbit rbfl,enu ; Check for Receiver interrupt.
japl uartin ; Go process input character if so.
japl uartin ; Go process input character if so.
ifbit tbmt,enu ; Check for Transnitter interrupt.
ifbit tbmt,enu ; Check for Transnitter interrupt.
japl uarout ; Go process output interrupt if so.
japl uarout ; Go process output interrupt if so.
jsrl hangup : Else, there is an error. Stop.
jsrl hangup : Else, there is an error. Stop.
.form 'UART Output Routine'
.form 'UART Output Routine'
uarout: ; Here, the interrupt is because a character has just
; been sent and the transaitter buffer is now empty.
ifbit icpu,ups ; Check if the CPU needs to De informed.
jmpl uicpu
jmpl unicpu
uicpu: sbit auack,alerth.b ; Request main program to interrupt CPU for
rbit Icpu,ups ; Reset "Interrupt CPU" status on UART.
jmpl unicpu ; Continue processing of interrupt.
unicpu: Ifbit xonb,uflov ; If XON mode selected,
jsrl setuar ; check UART handshake status and take any
: appropriate action.
jmpl uarret ; Return.
.forn 'UART Input Routine'
uartin:

| 1d | A, enur | Get image of error flags and RBIT9. |
| :---: | :---: | :---: |
| 1d | uinchr, rbuf | ; Get character. |
| st | $A$, enring | ; Save inage of ENUR for further processing. |
|  |  | ; Check for hardyare-detected errors. |
| and | A, \#x'C0 | ; Hask for error bits (Overrun/Framing). |
| 1 d | X,uinchr | ; Prepare for parity check. |

```

```

    ifbit frm,A.b ; Check for BREAK condition: if framing error,
    jp uferr
    jp unbrk
    uferr: ifgt uinchr,\#0 ; and data field is all zeroes (incl. parity),
jnp unbrk
ifbit onebrk,ups ; then BREAK condition: if previous character
jmp un2brk
sbit onebrk,ups ; vas not a BREAR, then just note this one.
jp unobrk
un2brk: sbit brk,A.b ; and disable recelver. it eri,enui met Break bit in error image
sbit brkmd,ups ; Also show receiver disabled in UPS byte.
unbrk: rbit onebrk,ups
unobrk:
jmpl uinpok
uingd: ; Here, a good character was received. Start buffer
1d A,uinchr processing. character again.
ld K,\#topad : Reg. R gets buffer top address.
Test vhether there is room for another byte
; in the data buffer.
1fbit full,bstat ; If FULL bit set,
jopl uinerf ; process this character as an error
(Buffer Overflow).
1d B,cadin ; Get current buffer input address.
xs A,[B+].b ; Store character in table.
jp uin0
Store ch
ld B.\#botad ; then wrap input pointer to beginning
uino: ld cadin,bl.b ; of buffer; else just increaent it.
uinl: inc numchr ; Increment number of characters.
ifgt pascnt,numchr ; Check if buffer full enough to send.
jmpl uinex ; No: end of service.
sbit pass,bstat ; Yes: indicate buffer ready to pass.
sbit 4,lcvs ; (DEBUG: report status in LCD Contrast latch.)
ld portah,lcvs
sbit lcvclk,portbh
rbit lcvclk,portbh
1fgt stpent,nuschr ; Check if buffer too full for nore
host characters.
japl uinex ; No: end of service.
sbit cus,ups ; Yes: set UART input port status busy.
sbit stop,bstat ; set Buffer Status as "STOPPED".
jsrl dtroff ; set DTR handshake appropriately.
ifbit eti,enui ; check if UART transmitter busy.
jp uin2
1fbit xonb,uflow ; if not, then if XON mode selected,
jsrl setuar ; then invoke flow control routine.
(othervise it vill happen on next
UART transaitter interrupt
automatically).
uin2:
sbit 5,lcvs ; (DEBUG: report status in LCD Contrast latch.)
1d portah,lcvs
sbit lcvclk,portbh

```
\begin{tabular}{ll} 
rbit lcuclk,portbh \\
ifeq numen, \#bufsiz & ; Check if buffer completely full. \\
sbit full,bstat & ; Yes: set condition. \\
jmpl uinex
\end{tabular}
uinerc:
ifbit jp japl
uinnce:
or errfgs, \(A, b \quad\); 0 lost error.
sbit cus,ups ; Yes: set UART input port status busy.
ifbit eti,enui ; check if UART transmitter busy.
jp
ifbit xonb, uflow ;
jsrl setuar
If not, then if \(X O N\) mode selected,
then invoke flow control routine.
(othervise it will happen on next
(Otherwise it vill happen on
UART transmitter interrupt ; automatically).
uinme2: Jsrl dtroff ; Remove DTR handshake if flow node requires it.
rbit eri, enui ; Disable UART input interrupt until re-initialized by CPU.
sbit meend, ups ; Also flag receiver disabled in UPS byte.
jopl uinex
; Character error handler. aerr,alerth.b ; If an error has already been posted, uinace ; handle as a multiple error. uinlce ; Else, report single error.
sbit errovf,errfgs ; Update error conditions byte to also report fes: sheck if UART transmitter busy.
; Return from the interrupt.
uinlce:
sbit aerr,alerth.b ; Request CPU interrupt from main program.
st A,errfgs ; Report error flags from Accumulator.
10 errchr,uinchr : Report error character.
ld fshlim, nunchr : Establish lisit on future flushes.
jmpl uinex ; Return from the interrupt.
uinerf:
; FULL error handler: invoked if HPC's data buffer ; overflovs.
sbit 7,lcvs : (DEBUG: report error in LCD Contrast latch.)
ld portah,levs
sbit lcvclk, portbh
rbit levclk,portbh
ifbit aerr,alerth.b; If an error has already been posted,
jp uinmef ; handle as a multiple error.
japl uinlef ; Else, report single error.
uinmef:
sbit bufovf,errfgs ; Signal buffer overflow as another error.
sbit errovf,errfgs ; Update error conditions byte to also report
a lost error.
sbit cus,ups ; Set UART input port status busy.
rbit luss,ups ; (This is done to force flow control action.)
ifbit eti,enui ; Check if UART transmitter busy.
jp uinme2
ifbit xonb, uflow ; If not, then if XoN mode selected,
jsrl setuar ; then invoke flow control routine. (otherwise it will happen on next
; UART transaitter interrupt automatically).
uinme2: jsrl dtroff ; Remove DTR handshake if flov mode needs it.
```

    rb1t eri,enui ; Disable UART input interrupt until
        ; re-initialized by CPU.
    sbit mcend,ups ; Also flag receiver disabled in UPS byte.
    jmpl uinex ; Return from the interrupt.
    uinlef: sbit aerr,alerth.b : Signal an error.
1d errfgs,\#x'l0 ; Report buffer overflov as reason.
ld errchr,uinchr ; Place character in ERRCHR slot for report to
CPU.
ld fshlim,numchr ; Establish limit on future flushes.
sbit cus,ups ; Set UART input port status busy.
rbit luss,ups ; (This is done to force flow control action.)
ifbit eti,enui ; Check if UART transmitter busy.
jp uinlf2
1fbit xonb,uflov ; If not, then if XON mode selected,
jsrl setuar ; then invoke flow control routine.
(otherwise it will happen on next
UART transmitter interrupt automatically).
jsrl dtroff ; Remove DTR handshake if flow mode needs it.
uinex ; Return from the interrupt.
uinex: ; Exit from UART input character processing.
jmpl uarret ; Return.
; Parity Bit Lookup Table
evntbl: .byte X'96,X'69,X'69,X'96,X'69,X'96,X'96,X'69
.byte X'69,X'96,X'96,X'69,X'96,X'69,X'69,X'96
oddtbl: .byte X'69,X'96,X'96,X'69,X'96,X'69,X'69,X'96
.byte X'96,X'69,X'69,X'96,X'69,X'96,X'96,X'69
.byte X'96,X'69,X'69,X'96,X'69,X'96,X'96,X'69
.byte X'69,X'96,X'96,X'69,X'96,X'69,X'69,X'96
;
; A one in the table means incorrect parity for the mode,
; the mode being expressed as the base address (evntbl or oddtbl).
.for( 'Centronics INPUT PRIME'

```
```

    ; Centronics INPUT PRIME service.
    ```
    ; Centronics INPUT PRIME service.
uarprm: sbit aprime,alert.b ; Set PRIME bit in Alert mailbox to Main prog.
uarprm: sbit aprime,alert.b ; Set PRIME bit in Alert mailbox to Main prog.
    sbit cbusy,cps ; Set BuSY bit in Centronics status byte.
    sbit cbusy,cps ; Set BuSY bit in Centronics status byte.
    jsrl setcen ; Go set up Centronics port itself.
    jsrl setcen ; Go set up Centronics port itself.
    rbit uart,enir ; Disable interrupt until it goes avay.
    rbit uart,enir ; Disable interrupt until it goes avay.
    japl uarret ; Return.
    japl uarret ; Return.
uarret: pop X ; Common return from UART interrupt.
uarret: pop X ; Common return from UART interrupt.
    pop K
    pop K
    pop B
    pop B
    pop A
    pop A
    pop psv
    pop psv
    reti
    reti
    .form 'Subroutine to Wait for OBUF Empty'
    .form 'Subroutine to Wait for OBUF Empty'
; RDWAIT subroutine: vaits until the CPU has read a byte from the
; RDWAIT subroutine: vaits until the CPU has read a byte from the
; UPI interface.
; UPI interface.
rdvait: lfbit rdrdy,upic ; Check to see if OBUF register is full.
```

rdvait: lfbit rdrdy,upic ; Check to see if OBUF register is full.

```
ret
jp rduait
.forn 'Write to Panel Subroutine'
\[
\begin{aligned}
& \text { : Write Panel subroutine. } \\
& \text { Used only at initialization or to report a } \\
& \text {; fatal protocol error, since it perforns } \\
& \text { the tining delay using tiner ft vithout interrupts. } \\
& \text { (Panel RS signal must be set up previously in the } \\
& \text { ( LCV latch by the calling routine.) }
\end{aligned}
\]
\begin{tabular}{|c|c|c|c|}
\hline vrpnl: & \begin{tabular}{l}
conp \\
st \\
rbit \\
sbit
\end{tabular} & \begin{tabular}{l}
A \\
A, portah pniclk, portbl pnlclk, portbl
\end{tabular} & \begin{tabular}{l}
; Complement value for bus \\
; Put value on panel bus. \\
; Set Panel Clock low, \\
; then high again; \\
; pulse width approx. \\
; 1.2 microsec.
\end{tabular} \\
\hline & & \[
\begin{gathered}
\text { Wa1t } \\
; \quad 4.9
\end{gathered}
\] & \begin{tabular}{l}
for another \\
milliseconds (tvice).
\end{tabular} \\
\hline & 1 d & t6,\#13000 & ; Tvice 4.9 nilliseconds. \\
\hline & rbit & t6stp, pwndh & ; Start timer T6. \\
\hline \multirow[t]{3}{*}{vrplp:} & ifbit & t6pnd, pvadh & Wait for PND to be set. \\
\hline & jp & vrpgo & \\
\hline & jp & vrplp & \\
\hline \multirow[t]{3}{*}{vrpgo:} & sbit & t6stp, pvadh & ; Stop timer 76. \\
\hline & sbit & t6ack, pvndh & ; Clear T6 PND bit. \\
\hline & ret & & ; Return from subroutine. \\
\hline
\end{tabular}
setuar: ; Subroutine SETVAR: checks status of UART output
    1d A, ups : Check if UART handshake status needs update.
    and \(A, \# X\) ' 03
    shl A
    . odd
    jidu
    .pty usmat, usnmat, usnmat, usmat
                ; Here, UART status last sent does not natch
                ; current status. Needs flov control action.
usnmat:
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & 1 fbit & cus, ups & \\
\hline & Japl & ustop & \\
\hline \multirow[t]{4}{*}{ugo:} & 10 & X,\#xon & Get XON (Control-Q) code. \\
\hline & jsrl & uecsnd & Fornat it and send. \\
\hline & rbit & luss,ups & \\
\hline & jnpl & sturet & Return. \\
\hline \multirow[t]{4}{*}{ustop:} & 1 d & X,\#xoff & ; Get XOFF (Control-S) code. \\
\hline & jsrl & uecsnd & ; Format it and send. \\
\hline & sb1t & luss,ups & \\
\hline & jnpl & sturet & ; Return. \\
\hline
\end{tabular}
usnat :
    : No flow control needed. Check if CPU character is
    ; vaiting to be sent.
    ifbit schr,ups
    jnpl uscpc

dton: ret ifbit dtrbo,uflov jp dzon rbit dtr,portbl ; For lov-active DTR mode.

\section*{ret}
d2on:
ret
.end start

\section*{Interfacing A Serial EEPROM to the National HPC16083}

\section*{National Semiconductor Application Note 552 Brian Marley}


\section*{ABSTRACT}

This application note describes how to interface the HPC16083 High-Performance microController to a MICROWIRETM serial EEPROM (Electrically Erasable Programmable Read-Only Memory) device. The technique uses interrupt-driven scheduling from one of the eight on-chip timers, and so can run in the "background", sharing the HPC gracefully with other control applications running at the same time. Source code is included.

\subsection*{1.0 INTRODUCTION}

It is often the case in control-oriented applications that a piece of equipment, on being installed, must be set up with certain semi-permanent configuration mode settings. In the past, jumpers and switches have been the methods used, but in recent years these have been largely supplanted by EEPROM devices, which hold more information and are not prone to mechanical problems. In addition, the presence of an EEPROM allows certain information about the status of the equipment (for example, in printers, a page or character count for monitoring the "age" of the cartridge or print head) to be stored to assist in maintenance.
The most cost-effective type of EEPROM device is one with a serial interface, such as the 256-bit NMC9306 (COP494) or the 1024-bit NMC9345 (COP495). These reside in an

8-pin DIP package, and require only four connections (besides \(V_{C C}\) and Ground). These connections are provided by the HPC family of High-Performance Microcontrollers, on a serial port called the MICROWIRE/PLUSTM Interface.
Because one of the HPC's strong suits is Concurrent Control applications (applications in which several control tasks are executing simultaneously, scheduled by interrupts), the code given in this exercise is written to be completely inter-rupt-driven as well. Instead of timing events with software loops, interrupts from HPC Timer T5 are used both to signal the end of each MICROWIRE transfer and to time the ERASE and WRITE pulse durations for the EEPROM.

\subsection*{2.0 CONNECTIONS AND COMMANDS}

The connection between the HPC and the EEPROM device is a completely traditional MICROWIRE connection, as shown in Figure 1. The SI (Serial Input), SO (Serial Output) and SK (Serial Clock) signals of the HPC connect directly to the DO, DI and SK pins of the EEPROM, respectively. The EEPROM's required Chip Select signal (CS: active high) could come from any port bit of the HPC, but the P1 pin of Port \(P\) was chosen because Port \(P\) pins present zeroes on reset (instead of floating), and this will automatically deselect the EEPROM.


FIGURE 1. MICROWIRE/PLUS Connections

To communicate with the EEPROM, the signal CS (pin P1) is set high, and then each 8-bit serial transfer is triggered by writing a value to the HPC's eight-bit SIO register, which is effectively just a shift register. The data placed into the SIO register is shifted out, most-significant bit first, and eight clock pulses are presented on the SK pin corresponding to each shift. Serial data is simultaneously accepted from the SI pin, and at the end of the eight clock pulses the SIO register has been changed to reflect the value presented by the EEPROM (if any). The timing involved in a single MICROWIRE transfer is shown in Figure 2.
While reading from the EEPROM, the value written to SIO doesn't matter, since it is ignored by the EEPROM. The CS signal must be active throughout a command (which may involve more than one eight-bit transfer), and it must be set inactive between commands for at least one microsecond. Also, the time between an ERASE or WRITE command and the following command (as measured by the amount of time the CS signal remains low between them) determines the length of the corresponding ERASE or WRITE pulse within the EEPROM chip. These pulse widths have strict limits which, if exceeded, can damage some EEPROMs.
EEPROM commands are 8 -bit values. However, they must start with an additional " 1 " bit (the Start bit), and READ commands require a trailing "pad" bit, to provide timing
control for the access. Since HPC MICROWIRE transfers must consist of integral numbers of 8 -bit transfers, at least two such transfers must be used per command.
Note that the formats shown below (with 6 address bits) support an EEPROM with up to 1 K bits ( 6416 -bit words). To use a 256-bit EEPROM, one would not specify an address greater than binary 001111, because the two most-significant address bits are ignored by the EEPROM.

\subsection*{2.1 Read Commands}

Reading a 16 -bit word from the EEPROM is accomplished with a single READ command. For the READ command, the format is:

where the bits marked " \(A\) " constitute the address of the EEPROM word to be accessed. These two command transfers are followed by two additional 8-bit transfers, in which the 16 bits of data from the addressed EEPROM word are read by the HPC (most significant bit first).


TL/DD/9978-2
*This bit becomes valid immediately when the transmitting device loads its SIO register. The HPC guarantees it to be valid for at least 1 full SK period before the rising edge of the first SK pulse presented.
\(\dagger\) Arrows indicate points at which SI is sampled.
FIGURE 2. MICROWIRE/PLUS Transfer
Master presents eight pulses on SK pin; each pulse transfers one bit in and out.

\subsection*{2.2 Write Commands}

To write data into the EEPROM, a sequence of commands is entered:
```

an EWEN command (Erase/Write Enable):
00000001 00110000
an ERASE command:
00000001 1 1AAAAAA
("A" = Address bits,
most-significant bit first)
a pause of 16 to 25 milliseconds, with CS
low,
a WRITE command:
OOOOOOO1 O 1AAAAAAA
DDDDDDDD D D D D D D D
("A" = Address bits,
"D" = Data bits,
most-significant bit first)
a pause of 16 to 25 milliseconds, with CS
low,
and, finally, an EWDS command (Erase/Write
Disable):
00000001 00000000

```

\subsection*{3.0 LISTING AND COMMENTARY}

The listing provided shows three necessary segments of a program to access the EEPROM device:
1) initialization of the MICROWIRE/PLUS port on the HPC,
2) two program fragments of a Main Program which would initiate a Read or a Write operation,
3) an interrupt service routine (attached to Timer T5) which actually performs the transfers.

\subsection*{3.1 Initialization}

On receiving a Reset signal, the HPC begins execution at the label "start". It loads the PSW register (to select 1 Wait state), and then removes all interrupt enables.
At label "sram", all RAM within the HPC is initialized to zero.

At "suwire", the MICROWIRE/PLUS interface pins are injtialized. The MICROWIRE/PLUS interface is then set to the CKI/128 bit rate ( 125 KHz clocking at 16 MHz crystal frequency). The internal interface is not completely cleared by the Reset signal, so the firmware must set it up and wait (at label "suwlp") for the interface to become ready. Once this has been done, a byte of all zeroes is sent to the EEPROM to terminate any Write operation that might have been in progress when the Reset was received.
At "tminit", the timers T1-T7 are stopped and any interrupts pending from timers \(\mathrm{TO}-\mathrm{T7}\) are cleared. The individual timer interrupt enables are then cleared.
The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents.
At label "runsys", the necessary interrupt is enabled (from the timers), and execution continues to the body of the Main Program.
There follow now two fragments of illustrative main program code which can be used to trigger the process of reading and writing the EEPROM.

\subsection*{3.2 Reading}

The main program and interrupt routines given here enable reading from one to eight bytes from the EEPROM, starting at the beginning of any word.
At label "rnvr", an EEPROM READ command is constructed from the EEPROM starting address and placed in the variable "nvrcmd". The number of bytes to be transferred is placed in the variable "nvrnum". Control is then transferred to the label "nvrx", where Timer T5 is set up to generate scheduling interrupts for reading data from the EEPROM.
The variable "nvrs" indicates the state of an EEPROM access from one interrupt to another: its top bit ("nvravl") shows whether the EEPROM is already being used, bit 6 ("nvrwr') shows whether it is being written or read, and the low-order 4 bits hold a state number, which is used to transfer control to the appropriate code within the Timer T5 interrupt service routine.

On each Timer T5 interrupt (see labels "tmrint", "t5poll", "t5int"), the timer is stopped, a check is made to determine whether the EEPROM is being read or written (T5 interrupts are used for both), and then a multiway branch (jidw) is performed based on the state number in the variable "nvrs". The state number is incremented on each interrupt. On a Read transfer, five states are entered, at the following labels:
t5rd0 activates the chip select to the EEPROM and initiates the MICROWIRE transfer to send the first byte of a READ command. Timer T5 is started to time out the MICROWIRE transfer.
t5rd1 sends the second byte of the READ command. Timer T5 is started to time out the MICROWIRE transfer.
t5rd2 initiates the MICROWIRE transfer to read the first byte of data from the current EEPROM word. Timer T5 is started to time out the MICROWIRE transfer.
t5rd3 accepts the first byte of the data into the high-order byte of the variable "nvword", and initiates the transfer to read the second byte of the current EEPROM word. Timer T5 is started to time out the MICROWIRE transfer.
t5rd4 accepts the second byte from the EEPROM into the low-order byte of the variable "nvword", and then moves the word into the EEPROM string buffer, called "nvrbuf", using a pointer called "nvrptr". It then checks whether the requested number of bytes has been read (by decrementing the "nvrnum" variable). If so, it leaves Timer T5 stopped, disables its interrupt and returns. This would also be the proper place to set a semaphore flag to acknowledge to the main program that the reading is complete. (Code for this is not included here; it would vary from system to system.) If the requested number of bytes has not yet been read, it increments the address field of the READ command in "nvremd", resets the state field in "nvrs" to zero, leaves Timer T5 interrupts enabled, and jumps directly to the " \(\mathrm{t} 5 \mathrm{rd0}\) " routine to continue.

\subsection*{3.3 Writing}

At label "wnvr", an EEPROM ERASE command is constructed from the word address supplied by the CPU. The 16 -bit value to be written is placed in the variable "nvword". As in the READ-NVR command above, the "nvrs" variable is initialized to select the first state of an EEPROM write operation, and Timer T5 is used to provide the interrupts
that schedule the steps. There are 13 states involved in writing a word to the EEPROM, at the following labels:
t5wro activates the chip select signal to the EEPROM, and sends the first byte of an EWEN command to enable ERASE and WRITE commands. Timer T5 is started to time out the MICROWIRE transfer.
t5wri sends the second byte of the EWEN command: Timer T5 is started to time out the MICROWIRE transfer.
t5wr2 removes the chip select signal briefly (to signal the beginning of a new command), then sends the first byte of an ERASE command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr3 sends the second byte of the ERASE command, from the variable "nvremd". Timer T5 is started to time out the MICROWIRE transfer.
t5wr4 removes the chip select signal, then sets up the Timer T5 interval to 20 milliseconds, to time the duration of the EEPROM's internal Erase pulse.
t5wr5 (entered 20 milliseconds after "t5wr4") re-asserts the chip select signal to the EEPROM, and transfers the first byte of a WRITE command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr6 alters the command in "nvremd" to a WRITE command, then transfers it as the second command byte to the EEPROM. Timer T5 is started to time out the MICROWIRE transfer.
t5wr7 transfers the first byte of data to be written. Timer T5 is started to time out the MICROWIRE transfer.
t5wr8 transfers the second byte of data to be written. Timer T5 is started to time out the MICROWIRE transfer.
t5wr9 removes the chip select signal, then sets up the Timer T5 interval to 20 milliseconds, to time the duration of the EEPROM's internal Write pulse.
t5wr10 (entered 20 milliseconds after "t5wr9") re-asserts the chip select signal to the EEPROM, and transfers the first byte of an EWDS command (Erase/ Write Disable). Timer T5 is started to time out the MICROWIRE transfer.
t5wr11 transfers the second byte of the EWDS command. Timer T5 is started to time out the MICROWIRE transfer.
t5wr12 removes the chip select signal to the EEPROM, keeps Timer T5 stopped, disables its interrupt, and returns. This would also be the proper place to set a semaphore flag to acknowledge to the main program that the writing is complete. (Code for this is not included here; it would vary from system to system.)

\subsection*{3.4 Source Llsting}

NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
.title EEPRON, 'HPC-Based Driver for NMC9396/9345'


> This code is written to drive either the 256 -bit NMC9396 (COP494) or the \(1924-\) bit NMC9345 (COP495) MICROWIRE(tm) EEPROM.

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9306/9345 Declarations: Register Addresses

EEPROM
03-May-88 10:53
PAGE 2



TL/DD/9978-5

13-May-88 10:53
PAGE 4




NSC ASMHPC, Version E2 (Nov 82 15:51 1987)
EEPROM
TL/DD/9978-9

HPC-Based Driver for NMC9306/9345
03-May-88 10:53
Code Section
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& 198 \\
& 199
\end{aligned}
\] & 00000 \\
\hline 209 & \\
\hline 201 & 10908 879008Cg \\
\hline 202 & 0004 9790DD \\
\hline 203 & \\
\hline 204 & \\
\hline 205 & 0907 \\
\hline 286 & \\
\hline 207 & 0007 80日0be \\
\hline 208 & Q日BA OD \\
\hline 209 & PDPB E1 \\
\hline 210 & 9RDC 62 \\
\hline 211 & \\
\hline 212 & \\
\hline 213 & 909D A781CpD1FE \\
\hline 214 & 001288 \\
\hline 215 & 0013 E1 \\
\hline 216 & 9014 62 \\
\hline 217 & \\
\hline 218 & 0015 \\
\hline 219 & \\
\hline 220 & \\
\hline 221 & \\
\hline 222 & \\
\hline 223 & 0015967400 \\
\hline 224 & 1818 96F200 \\
\hline 225 & D01B 96E21E \\
\hline 226 & D01E 96F20E \\
\hline 227 & 0821 96F48E \\
\hline 228 & 1024 960489 \\
\hline 229 & \(0227872225185 A B\) \\
\hline 238 & \\
\hline 231 & 0020960210 \\
\hline 232 & 1883841 \\
\hline 233 & P131 64 \\
\hline 234 & \\
\hline 235 & 10832 \\
\hline 236 & 9032 B601529C \\
\hline 237 & P036 970pD6 \\
\hline
\end{tabular}


NSC ASMHPC，Version E2（Nov 02 15：51 1987） HPC－Based Óriver for NMC93P6／9345
Code Section

\begin{tabular}{|c|c|c|}
\hline 238 & 0039960210 & sumlpl：ifbi \\
\hline 239 & pa3c 41 & jp \\
\hline 240 & 1030 64 & jp \\
\hline 241 & g83E B691521C & snvr2：rbit \\
\hline 242 & & \\
\hline 243 & 90428308019288 & tminit：Id \\
\hline 244 & 9247 8744490198AB & ld \\
\hline 245 & 9R4D 8355018EAB & \(1 d\) \\
\hline 246 & & \\
\hline 247 & 0952 87CCC88199AB & \(1 d\) \\
\hline 248 & & \\
\hline 249 & & \\
\hline 259 & 0958 8744449158AB & ld \\
\hline 251 & 105E 48 & nop \\
\hline 252 & 1925 49 & nop \\
\hline 253 & 1969 87CCCC®15＠AB & Id \\
\hline 254 & & \\
\hline 255 & & \\
\hline 256 & & \\
\hline 257 & 9966 87FFFF9146AB & Id \\
\hline 258 & & \\
\hline
\end{tabular}

239 1033C 41
240 1030 64
241 日月3E B691521C
242
2432

EEPROM

NSC ASMHPC，Version E2（Nov 02 15：51 1987）
HPC－Based Driver for NMC9396／9345
Main Program Initialization
\begin{tabular}{|c|c|}
\hline 259 & \\
\hline 261 & \({ }^{\text {日R }}\) CC \\
\hline 262 & 006C 97802E \\
\hline 263 & 196F B7992028 \\
\hline 264 & \\
\hline 265 & 8973 \\
\hline 266 & \\
\hline 267 & 10973 960990 \\
\hline 268 & \\
\hline 269 & \\
\hline 279 & 18076960988 \\
\hline 271 & \\
\hline 272 & \\
\hline
\end{tabular}
．form
minit：
\begin{tabular}{ll} 
R minit： & \\
\(R_{R}\) & ld \\
&
\end{tabular}
runsys：
sbit
sbit

EEPROM
＇Main Program Initialization＇
nvrs，\＃x＇88 ：Set EEPROM available．
nvrptr，\＃nvrbuf ；Set EEPROM pointer to start of buffer．
：Enable timer interrupts，and go to main．
tmrs，enir
；Enable timer interrupts．（Done here ：Enable timer interrupts．（Done here
；IMITIALIZE command first．）
Enable interrupt system．

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Oriver for NMC9396/9345 Main Program Fragments


NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based D́river for NMC9306/9345 Main Program Fragments


EEPROM
03-May-88
PAGE
\(\quad 10: 53\)
Start interrupts from Timer t5 to schedule
accesses to EEPROM.

NSC ASMHPC, Version E2 (Nov 02 15:51 1987) HPC-Based Driver for NMC9386/9345 Iimer Interrupt Handler

EEPROM
.form 'Timer Interrupt Handler'
The Timer 15 interrupt service routine does all the work. Each interrupt sequences the next step of the READ or WRITE operation in progress.

FFFC AEPP R
R ip
5,tmpint : Declare entry point for Timer Interrupt.
BPAE AFC8
ipt \(5, t m r i n t\)
tmrint: push
A ; Save context.
push PSW.W :
5poll: ifbit
; Poll for Timer \(T 5\) interrupt (EEPROM Timing jmpl t5int : Interrupt).
jp . ; Otherwise, error. Stop HPC.
t5int: sbit t5stp,pendl : Stop Timer TS.
sbit tSack, phindl : Clear interrupt request. (Doing this
; immediately is acceptable here.)
jmpl t5wr :if in progress.
; Enable/Erase/Write/Disable operation.
: Else, program is reading from EEPROM.
; Get phase info.
; Increment memory value for next 15 interrupt.
: Extract phase number.
: Jump based on this number.
jidw
-ptw t5rd9,t5rd1,t5rd2,t5rd3,t5rd4
t5rd9: sbit t5out,portpl
: Set chip select signal to EEPROH.
sio, \#x'g3: Send first part of NVR Read command. ; Format is: \(1 / 1 \beta / A 5-A Q / 0\).

TL/DD/9978-15
NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
MPC-Based Driver for NMC9396/9345
Iimer Interrupt Handler
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{364} \\
\hline \multicolumn{4}{|l|}{365} \\
\hline \multicolumn{4}{|l|}{366} \\
\hline \multicolumn{4}{|l|}{367} \\
\hline \multicolumn{4}{|l|}{368} \\
\hline 369 gid \(835 A D 144 A B\) & & & 1d \\
\hline 370 QPE 4 B681501E & & & rbit \\
\hline 371 Q8E8 848151 & & & jmpl \\
\hline \multicolumn{4}{|l|}{372} \\
\hline 373 P9EB 8C2CD6 & R & t5rd1: & Id \\
\hline \multicolumn{4}{|l|}{374} \\
\hline 375 RREE 835AP144AB & & & Id \\
\hline 376 Q9F3 B681581E & & & rbit \\
\hline 377 ERF7 B48142 & & & jmpl \\
\hline \multicolumn{4}{|l|}{378} \\
\hline 379 19FA 9790D6 & & t5rd2: & 1d \\
\hline 389 PAFD 835AP144AB & & & \(1 d\) \\
\hline 381 D182 8601501E & & & rbit \\
\hline 382 1106 840133 & & & jmpl \\
\hline \multicolumn{4}{|l|}{383 ( 380} \\
\hline 3840199 8C062B & R & t5rd3: & Id \\
\hline 385 P1PC 97PDD6 & & & Id \\
\hline 386 910F 835AB144AB & & & \(1 d\) \\
\hline 387 P114 B681501E & & & rbit \\
\hline 3881118 840121 & & & jmpl \\
\hline \multicolumn{4}{|l|}{389} \\
\hline 399 111B 8CD62A & R & t5rd4: & Id \\
\hline 391 P11E B601521C & & & rbit \\
\hline 392 P122 A82A & R & & Id \\
\hline 393 Q124 AD28AB & R & & st \\
\hline 3941127 A928 & R & & inc \\
\hline 3958129 8A2D & R & & decsz \\
\hline \multicolumn{4}{|l|}{396} \\
\hline 397 1128 41 & & & jp \\
\hline 398 S12C 45 & & & jp \\
\hline 399 1120 A928 & R & t5rah: & inc \\
\hline \multicolumn{4}{|l|}{498} \\
\hline 401 & & & \\
\hline 482 P12F 8A2D & R & & decsz \\
\hline 49301314 A & & & jp \\
\hline
\end{tabular}

EEPROM
03-May-88 19:53
PAGE 14
where first bit is start bit (always \({ }^{\prime \prime} 1^{\prime}\) ), next two bits are operation ( \(10=\) read). next 6 bits are EEPROM address,
last bit is "padding" for access time.
This phase sends top two bits of command.
Set up for interrupt after MICROWIRE transfer. Start Timer 15.
Return from interrupt.
: Send second part of NVR Read command (bottom
: eight bits).
: Set up for interrupt after MICROWIRE transfer.
- Start Timer T5.
; Return from interrupt.
: Start reading MSB of EEPRON data.
: Set up for interrupt after MICROWIRE transfer.
Start Timer T5.
Return from interrupt.
: Accept MSB of EEPROM data to word buffer.
: Start reading LSB of EEPRON data.
Set up for interrupt after MICROWIRE transfer.
Start Timer TS.
; Return from interrupt.
; Accept LSB of EEPROM data to word buffer.
Remove EEPROM chip select signal.
Get EEPROM data word.
Store in EEPROM buffer for CPU.
Increment EEPROM buffer pointer once.
; Check whether both bytes of the word were requested.
Yes: continue.
No: done with reading.
: Increment EEPROM buffer pointer a second time
(to signal that a whole word was input to buffer).
Check whether done.
No: Initiate another Read command.



\section*{EEPROM}

Timer Interrupt Handler


TL/DD/9978-19

NSC ASMHPC, Version E2 (Nov 02 15:51 1987)
HPC-Based Óriver for NMC9396/9345
Timer Interrupt Handler
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 515 0226 835AD144AB & & & Id & t5.\#90 & & Set up for interrupt at end of MICROWIRE transfer. \\
\hline 517 P228 B6015ß1E & & & rbit & t5stp, pundl & & : Start timer 75. \\
\hline 518 R22F 4C & & & jmpl & tmrret & & ; Return from interrupt. \\
\hline 519 & & & & & & \\
\hline 520 1230 B601521C & & t5wr 12: & rbit & tSout, portpl & & ; Remove EEPROM chip select signal. \\
\hline 5210234 B681501C & & & rbit & t5tie, pundl & & Disable Timer 15 interrupts. \\
\hline 522 0238 962E日F & R & & sbit & nvravi, nves & & Set EEPROM Available. \\
\hline 523 & & ;*** He & ere yo & (l want to set & a se & emaphore bit saying that the WRITE \\
\hline 524 & & ;*** & transf & is done. & & \\
\hline 525023848 & & & jmpl & tmrret & & \\
\hline 527 123C 3FCB & & tmrret: & : pop & PSw.w & & ; Restore context. \\
\hline 528 R23E 3FC8 & & & pop & & & \\
\hline 529 1248 3E & & & reti & & & \\
\hline 538181 & & & & & & \\
\hline 5310241 & & & .end & start & & \\
\hline
\end{tabular}

NSC ASMHPC，Version E2（Nov 92 15：51 1987） HPC－Based Oriver for NMC9386／9345 Timer Interrupt Handler
\begin{tabular}{|c|c|}
\hline ah & DaC9 Abs Byte \\
\hline al & 00 CB Abs Byte \\
\hline b2stp & 9007 Abs Null \\
\hline b8or 16 & 0092 Abs Null \\
\hline b8or9 & 0004 Abs Null \\
\hline bfun & P日F4 Abs Word \\
\hline bfunh & Paf5 Abs Byte \\
\hline bfunl & 10F4 Abs Byte \\
\hline bh & DACD Abs Byte \\
\hline bl & PACC Abs Byte \\
\hline dirah & Q日FI Abs Byte \\
\hline dirb & Pef2 Abs Word \\
\hline dirbh & 00F3 Abs Byte \\
\hline dirbl & BPF2 Abs Byte \\
\hline divby & Q18E Abs Word \\
\hline divbyh & 018F Abs Byte \\
\hline divbyl & 018E Abs Byte \\
\hline doeerr & 00077 Abs Null \\
\hline ei & 0007 Abs Null \\
\hline eiack & 09022 abs Null \\
\hline eicon & 815 C Abs Word \\
\hline eimode & 0001 Abs Null \\
\hline eipol & 0 pega abs Null \\
\hline enir & 0 PDD Abs Byte \\
\hline enus & 8129 Abs Byte \\
\hline enui & 8122 Abs Byte \\
\hline enur & 8128 Abs Byte \\
\hline eri & 08P91 Abs Null \\
\hline eti & 80999 Abs Null \\
\hline frmerr & 80086 Abs Null \\
\hline gie & 00pa abs Null \\
\hline if & ODD日 Abs Null \\
\hline 12 & pepe2 Abs Hull \\
\hline i3 & 89033 Abs Null \\
\hline 14 & 00084 Abs Null \\
\hline ibuf & Q日F Abs Byte \\
\hline ircd & 0804 Abs Byte \\
\hline irpd & 0802 Abs Byte \\
\hline 1 P & ppg2 Abs Null \\
\hline minit & PP6C Rel Null \\
\hline
\end{tabular}
NSC ASMHPC，Version E2（Nov 02 15：51 1987） HPC－Based Driver for NMC9306／9345
\begin{tabular}{|c|c|c|c|}
\hline nvradr & 0990 ab & Abs Nult & \\
\hline nuravl & 9 P 07 Ab & Abs Null & \\
\hline nvrbuf & 0928 Re & Rel Word & BASE \\
\hline nvibyt & 0004 Ab & Abs Null & \\
\hline nvremd & B82C Re & Rel Byte & BASE \\
\hline nvrdta & \(A B C D\) Ab & Abs Null & \\
\hline nvrnum & 802D Re & Rel Byte & BASE \\
\hline nveptr & 8928 Re & Rel Word & BASE \\
\hline nves & 982 ERe & Rel Byte & BASE \\
\hline nvrwr & 0906 Ab & Abs Null & \\
\hline nvex & 089A Re & Rel Null & ROM16 \\
\hline пvuord & 9p2a Re & Rel Word & BASE \\
\hline obuf & OPED Ab & Abs Byte & \\
\hline portah & QRE1 Ab & Abs Byte & \\
\hline portb & QRE2 Ab & Abs Mord & \\
\hline portbh & gRE3 Ab & Abs Byte & \\
\hline portbl & DPE2 Ab & Abs Byte & \\
\hline portd & 8194 Ab & Abs Byte & \\
\hline porti & 09088 & Abs Byte & \\
\hline portp & 0152 Ab & Abs Hord & \\
\hline portph & 0153 Ab & Abs Byte & \\
\hline portpl & 0152 Ab & Abs Byte & \\
\hline psw & 日日Ca Ab & Abs Word & \\
\hline plandh & 8151 Ab & Abs Byte & \\
\hline pumal & 8159 Ab & Abs Byte & \\
\hline pumode & 0159 Ab & Abs Hord & \\
\hline r1 & 0184 Ab & Abs Hord & \\
\hline r2 & 8186 Ab & Abs Word & \\
\hline \(r 3\) & 918A Ab & Abs Nord & \\
\hline r4 & 0142 Ab & Abs Word & \\
\hline 55 & 0146 Ab & Abs Mord & \\
\hline r6 & B14A Ab & Abs Word & \\
\hline \(r 7\) & 914 EAb & Abs Hord & \\
\hline rbfl & 9891 Ab & Abs Mull & \\
\hline rbit9 & 0903 Ab & Abs Null & \\
\hline rbuf & 0124 Abs & Abs Byte & \\
\hline rdrdy & P981 Ab & Abs Null & \\
\hline rnvr & 0979 Re & Rel Null & ROM16 \\
\hline runsys & 8973 Rel & Rel Null & ROM16 \\
\hline sio & \(9 \mathrm{PD6}\) Ab & Abs Byte & \\
\hline
\end{tabular}

Timer Interrupt Handler
\begin{tabular}{|c|c|c|c|c|}
\hline sk & 0986 & & Null & \\
\hline snvr 1 & 0032 & Rel & Null & ROM16 \\
\hline snvr2 & 003E & Rel & Null & ROM16 \\
\hline so & 0085 & Abs & Nutl & \\
\hline sram & 0007 & Rel & Null & ROM16 \\
\hline sraml 1 & goga & Rel & Null & ROM16 \\
\hline sraml2 & 0812 & Rel & Null & ROM16 \\
\hline stackb & 0000 & Rel & Word & BASE \\
\hline start & 10800 & Rel & Null & ROM16 \\
\hline suwire & 0915 & Rel & Null & ROM 16 \\
\hline suwlp & 092 D & Rel & Null & ROM16 \\
\hline sumpi & 8939 & Rel & Null & ROM 16 \\
\hline TIMCON & 4E1F & Abs & Null & \\
\hline tpack & p8p3 & Abs & Nutl & \\
\hline tocon & 0192 & Abs & Byte & \\
\hline topnd & 0801 & Abs & Null & \\
\hline totie & 0909 & Abs & Null & \\
\hline t1 & 0182 & Abs & Word & \\
\hline t1ack & 0807 & Abs & Null & \\
\hline t1pnd & 0085 & Abs & Nult & \\
\hline t1stp & 0086 & Abs & Null & \\
\hline titie & 0004 & Abs & Null & \\
\hline \(t 2\) & 0188 & Abs & Word & \\
\hline t2ack & 0003 & Abs & Null & \\
\hline \(t 2 \mathrm{in}\) & 0093 & Abs & Null & \\
\hline t2pnd & 0091 & Abs & Null & \\
\hline t2stp & 0002 & Abs & Null & \\
\hline t2tie & 08088 & Abs & Nutl & \\
\hline t3 & 018 C & Abs & Word & \\
\hline t3ack & 0887 & Abs & Null & \\
\hline t3pnd & 0805 & Abs & Null & \\
\hline t3stp & 0096 & Abs & Null & \\
\hline t3tie & 0094 & Abs & Null & \\
\hline t4 & 8149 & Abs & Word & \\
\hline t4ack & 9093 & Abs & Null & \\
\hline t4out & 80800 & Abs & Null & \\
\hline t4pnd & 0081 & Abs & Null & \\
\hline t4stp & 2082 & Abs & Null & \\
\hline thtfn & 0983 & Abs & Null & \\
\hline t4tie & PRP8 & Abs & Null & \\
\hline
\end{tabular}



\section*{Extended Memory Support for HPC}

\section*{INTRODUCTION}

HPCTM family of microcontroliers have maximum addressing capability of 64 kbytes directly by the CPU. If an application requires more than 64 k of address space, then the HPC address space can be expanded in terms of banks of memory, using an I/O port to select the memory banks. For example one can use PORTB pins 8, 9, 13 and 14 to select up to 16 banks of memory (which the MOLE development system also supports currently for debugging purposes). Please refer to the application note AN-497 "Expanding the HPC Address Space" by Joe Cocovich for hardware details.
The current version of HPC software package (Compiler, Assembler and Linker) however, does not directly support more than 64 k of address space. This is mainly due to the Linker, which currently can handle only 64 k of address space.
This report describes a method to handle more than 64 k of address space from a software point of view. In order to do this, the user has to do multiple linking of modules in different banks and resolve the inter-bank symbol references.

\section*{National Semiconductor Application Note 577 Raja Gopalan}


The rest of the report describes the following:
1. Compiler generated selections (of code and data).
2. Programming conventions for bank switching.
3. Switch function to support bank switching.
4. Linking for bank switching.

\section*{SECTIONS GENERATED BY THE COMPILER}

The compiler generates sections of relocatable assembly code which can be positioned in absolute address using the Linker in two ways:
1. Using the /SECT directive.
2. Using the /RANGE directive.

The following are the sections generated by the compiler for a source file named "MODULE":

Code.

Data area for uninitialized static variables.

Data area for initialized
static variables.
Data area for string literals.
Initial value for static variables.

Initial values for string Iiterals.

Base page area for uninitialized static variables.

Base page area for initialized static variables.

Initial values for Base page initialized variables.

Area for constant storage type.

Stack area in module containing main( ).
for each module which has any static variables defined.

\section*{PROGRAMMING CONVENTIONS TO BE USED FOR BANK SWITCHING}

As far as the bank switching hardware is concerned, the HPC addressing space is divided into banks of memory. The Fixed Address space is referred to as shared bank and the switchable address space is called as switchable bank. Any mechanism for bank selection can be used, as long as the conventions mentioned below are strictly followed:
1. All static variables must be placed in the shared memory. Basepage must go in basepage (which is shared).
2. If string literals are not in ROM, they must be placed in the shared memory.
3. Initialization values for static variables or string literals in RAM must be in the shared memory. This includes basepage initializers and __init_info_ sections.
4. If string literals for a bank are in ROM, and are never used as an argument to an inter-bank function call, the literals for that bank can be in the switchable bank.
5. If constants for a bank are never used by passing their address as an argument to an inter-bank function call, the constants for that bank can be in the switchable bank.
6. If the addresses of constants or string literals for a bank are used as arguments to an inter-bank function call, the constants or literals must be in the shared memory.
7. The stack must be in the shared memory.
8. Interrupt vectors must point to routines in the shared memory.
9. Only code and qualified ROM data can be placed in switchable banks.
10. A call to a function placed in the shared memory is always direct.
11. A function call from one switchable bank to another switchable bank must use a switching routine in the shared memory. Such a call cannot pass arguments which are addresses of functions, constants, or string literals in the calling bank. All pointers passed must be to objects in the shared memory.
12. A function which returns a structure cannot be used in an inter-bank function call if the returned structure is in memory in the calling bank. If the returned structure is an argument to another function, has a member of it accessed, or is assigned to a static or local variable, it is legal. If it is placed into switchable memory, by assigning to what is pointed at by a pointer, the operation will fail for an inter-bank function call.
13. The START macro in CRTFIRST must initialize the bankswitching port as necessary, and select the bank containing main() if it is not in the shared memory.

\section*{FUNCTION IN ASSEMBLER TO HANDLE SWITCHING OF BANKS}

When bank switching must occur, the stack is set up by the compiler generated code for a normal function call. Instead of calling the destination function directly, however, the in-ter-bank link for the destination is called, as a result of the special manipulations with the linker LNHPC. This routine must change banks and then transfer to the destination, and must receive the return from the destination function so as to switch back to the original caller. This must be done transparently-no registers may be modified, and the stack must appear the same.

Included is the code to support the actual switching of banks during inter-bank function calls. This code allows a routine in either the shared memory or one of the switchable banks to make an inter-bank call to a routine in another bank.
The inter-bank link for each destination is created by a macro, invoked for each required linkage. The inter-bank link is simply a subroutine call to a common switching routine, with in-line arguments giving the bank and address of the destination. The common switching routine does the necessary manipulation of the stack to execute the destination and receive the return. The excess information is saved off in a separate software stack; upon return this information is used to restore the situation as if a normal function call had occurred.
Since the inter-bank transfer is completely transparent, it is not limited to handling C function calls. Any subroutine call which does not pass pointers to objects in switchable" banks, which does not have in-line arguments, which does not use the Carry bit as either input or return, and which does not use a Return And Skip instruction, can be used with an inter-bank function call. However, the macro generates names using the C convention; an additional form is available for assembly subroutine names.
Also available is a version which allows the bank switching stack to be in 8 -bit memory. It differs only in a few places from the 16 -bit stack version.
The normal arrangement calls for the common switching routine and all the inter-bank links to be in shared memory. However, order of execution in the bank switching code is such that the inter-bank links for each destination that a bank needs can be in the switchable memory, and only the common routine needs to be in shared memory.
The software stack used by the bank switching is designed to grow downward, in contrast to the hardware stack, which grows upward. This allows the software stack to be placed in the same memory area as the hardware stack, but above it, and the two stacks will share their memory.

\section*{LINKAGE PROCEDURE FOR BANK SWITCHING}

The actual linking of a multibank program is a series of individual linkages. The result will be a load module representing each bank's code, plus that bank's contribution to the shared memory area. It is essential that command files be used as inputs to LNHPC because each module must be linked several times, and changes would be ruinous:
First, each bank's set of modules must be linked independently. The Map files from each bank's linkage will give the necessary information on:
1. Undefined references, both functions and data.
2. A list of library routines invoked to support the code.
3. The size of the __init_info_ section for the bank.
4. The size of the total code.
5. The entry for the functions defined in that bank.
6. The address of the variables defined in the bank (which is applicable for shared bank only).
This information should be checked and validated. The undefined data references must be only to data which will be in the shared memory. The undefined function references should be for the function calls defined in other banks. The library routines invoked may be reduced by library routines which will be in the shared memory to support code there, or can be placed in shared memory to use the shared ver-
sion for several banks. The size of each bank's __init_info_ section will be used to make dummy sections for the initial shared memory linkage (see next step below). Finally, the total size of the code, allowing for library routines which will be in the shared memory, must fit in the bank.
Second, an initial linkage of the shared memory is done to determine the addresses of routines and data which will be in there. This requires certain routines to be assembled:
1. The inter-bank switching routine and all the links needed for inter-bank function calls (their bank and address values are left out initially).
2. External references for any additional library routines to be forced into the shared memory.
3. Dummy _init_info_ sections which are each as large as the corresponding bank's real __init_info__ section (or one dummy section as large as all the bank's sections combined).
The shared memory is then linked with all of these items included, and the Map file will give valid addresses of data, functions, and sections.
Third, the banks can be linked to produce actual modules. All entry points in the shared memory are now defined, and need to be provided to the linkages of each bank. Assembly files providing the definitions is the simplest way to go. One file can provide the addresses of all user functions, library routines, and data variables in the shared memory, from the Map of the shared memory. Individual files need to be made to provide the addresses of the inter-bank links, because the links for a bank cannot be given to that bank. Additionally, the next available addresses need to be figured for each memory area. This provides linkage and layout by creating the new names and values to resolve the undefined references in the linkage; the linker will do the work of substituting the link address for the undefined function address. Then each bank can be linked, with the addresses for memory areas given to the linker, and the additional files defining shared memory and the other banks inter-bank links being linked in. After each bank, the next available addresses must be updated. Note that the _init_info__ sections must be contiguous and in the exact space created by the dummy routines.
Finally, the shared memory can be linked to produce the actual module. The banks and addresses must be provided for each inter-bank link and that module reassembled. The external references for additional library routines remains the same, and the dummy section for _init_info_ are unchanged. The Map of this linkage must be checked against the Map of initial linkage and/or against all addresses fed to the bank switched modules.

\section*{EXAMPLE CODE DISTRIBUTION}

The example is a skeleton for a realtime program which accumulates time data into tables, then processes those tables by regression fit into a table of coefficients. The system then monitors further events and uses the coefficient to predict behavior as it occurs. The following files are to be in a system with two banks, from \(0 \times 4000\) to \(0 \times 7 \mathrm{fff}\).
TABLES.H Data structure
MAIN.C Main program, for shared bank
TABLES.C Table accumulation and processing
MONITOR.C Monitor external events and predict
ERRORS.C Error routines
TIMERS.C Timer initialization and interrupt service UART.C UART processing and interrupt service

CRTFIRST.ASM Modified to set up Port B for Bankswitching
CRTFIRST.INC <Standard module, unchanged>
BANKSWIT.ASM <Standard module, unchanged>
BANKLINK.INC Modified for inter-bank linkages
BANKDEFS.INC Macro definitions to simplify linkages
The distribution shown in Table I is intended as an initial starting point. The monitor and prediction code is very large, and fills the bank. The table processing code has room left so the error routines (which are seldom called) are fit in there. This bank has RAM in it, which is not known to the compiler but is managed by the program. Main is in shared memory because it is the major loop of the program. Timers and UART are in shared because they contain the Interrupt Service Routines.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Shared } & \multicolumn{1}{c|}{ Bank 0 } & Bank 1 \\
\hline Main & Tables & Monitor \\
Timers & Errors & Strings \\
UART & Strings & Constants \\
Crtirst & Constants & \\
Statics & Table RAM & \\
Initialization & & \\
Printf & & \\
Stack & & \\
Bank Stack & & \\
Crtinit & & \\
\hline
\end{tabular}

All statics will be in shared memory. Initialization data is in shared memory. The string literals are all in ROM, and will be in banks; since these are passed as arguments to printf(), printf() must either be in both banks or in shared memory in this case, to avoid duplication of memory usage and to save room in Bank 1. Constants are in banks, since inter-bank calls can be avoided when using constants and string literals. The stack and the bank stack are in the shared memory. The crtfirst routine is modified, and crtinit is with it in shared memory (although it may be possible to have crtinit in the bank selected by the START macro, this would require more manual linkage for the call in crtfirst).

\section*{LINKAGE PROCEDURE}

Each bank load module is created by linking the banks separately. The linking is done in two steps. The first step is trial linkage and the parameters are specified in BANKO_ 1.CMD,BANK1_1.CMD and SHARED__1.CMD for linker. The information from this trial linkage is used in the second attempt where the load module is actually created. The command files used are BANK0__2.CMD, BANK1_2.CMD and SHARED_2.CMD.
Initial linker command files are:
SHARED_1.CMD
BANKO_1.CMD
BANKl_1.CMD
describing memory as
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{0000-0lff} & \multicolumn{3}{|l|}{shared: onchip RAM \& I/0} \\
\hline & shared: & offchip RA & \\
\hline 1000-3fff & \multicolumn{3}{|l|}{shared: ROM} \\
\hline \multirow[t]{4}{*}{4000-7ff} & banks & & \\
\hline & bank 0: & 4000-5fff & ROM \\
\hline & & 6000-7fff & RAM, \\
\hline & bank 1: & 4000-7fff & ROM \\
\hline 8000-Pfff & shared: & & \\
\hline
\end{tabular}
where the private RAM is not mentioned to the linker. The private RAM is defined to the compiler using constants; another alternative would have been to define an assembler module of the proper size allocating the space, and place it with the linker. This would require another piece of assembly code, but would limit the address information to the linker command files.
During the trial linkage Bank 0 links but contains printf(), which was desired to be in shared memory so it can be passed string literals; putchar() will also be there. This leaves only the variable live, which is just fine, will be placed in shared bank. The size of _init_info_ is \(0 \times 4136\) to \(0 \times 4147\) or 18 bytes (this information is best taken from the Section Table of the map). The code is not present; it is assumed to fit. For Bank 1, printf() will again be defined in shared; putchar( ) will not be referenced. The undefined for live, capture_table(), and error() are correct. The size of __init_info_ is \(0 \times 409 \mathrm{~A}\) to \(0 \times 409 \mathrm{~F}\) or 6 bytes. The code is assumed to fit.
The initial linkage of the shared memory requires the creation of the linkage files. The linkages have to be put into BANKLINK.INC for all inter-bank entry points, including from shared to a bank. The sizes for the _init_info_ sections and the library access forcing requests are put in a file, using BANKDEFS. INC to make things easier. These are linked together, with the C stack and the switch stack in the offchip RAM, with the switch stack on top so that they can share the same memory. There are few inter-bank calls, so the SWITCH_STACK_DEPTH used is 10 . Linking this finishes the initial sequence, and the values are now available for the real second attempt of linking whereby the actual modules will be created.

Now the definitions to complete each bank are created. The module BANKDEFS.INC makes this easier. Each bank defines the linkages to entry points within that bank. The shared defines publics within the shared memory. (These values are best taken from the Symbol Table portion of the map.) Then the linker command files need to be modified (in the example new file names are used, but the user will probably not use new files, rather simply modify the existing files). The definition files needed for each bank will be added; these are the file for shared memory and for every other bank but this one. The No Output option is changed to giving a name for the object file, if desired, and the Ignore Errors is added because there is still no reset vector for a bank.
Finally, the memory addresses have to be determined from the shared load map and put into the command file (these values are best taken from the Memory Order Map, Memory Type Map, or the Section Table). The positioning of __init_ info_ is critical, the others can have gaps. A trial linkage shows where the linker places modules, and final adjustments are required to ensure such placements meet the requirements. Bank 0 requires only that the initialization data be moved to shared memory. The updated addresses from Bank 0 are used in Bank 1. Bank 1 is placed acceptably by the linker.
The final linkage of the shared memory can now be done. Address and bank information is added to the linkage list. The remaining parts don't change. This linkage must be checked against the first linkage of shared to be certain no addresses have changed. Finally, the addresses used in each bank or shared should be checked against other banks to check for overlaps, and the types of sections in each memory should be checked to make sure all conventions have been met.
If everything is correct, you have load modules for the system.

\section*{The code listed in this Application Note is available on Dial-A-Helper.}

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this Application Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory
```

Contents of Linker command file BANKO_1.CMD:
/Echo
/libfile=\hpc\library
/Format=lm
/Map=bank0__1.map
/Table
/Cr
/Range=BASE=(0\times0002:0x00BF)
/Range=RAM16=(0\times0200:0\times0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=ROM16=(0x4000:0x5FFF,0x8000:0xFFCF,0x1000:0x3FFF)
/Range=ROM8=R0M16
tables,
errors
/NoOutput
Contents of the Linker map file BANKO_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:37
Reset Vector: 0000
-- Range Definitions --
BASE 0002:00BF
ROM16 4000:5FFF
ROM16 8000:FFCF
ROM16 1000:3FFF
RAM16 0200:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
0 2 0 0 ~ 0 2 1 1 ~ R A M 1 6 ~
4000 4508 ROM16
450A 4687 ROM16
4 6 8 8 ~ 4 7 B F ~ R O M 8 ~
-- Memory Type Map --
BASE
[size = 0000]
RAM16
0200 0211
[size = 0012]
RAM8
[size = 0000]
ROM16
4000 4508
450A 4687
[size = 0687]
ROM8
4688 47BF
[size = 0138]
vECTOR
[size = 0000]

```
```

-- Total Memory Map
TOTAL RAM = BASE + RAM16 + RAM8
0200 0211
[size = 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
4000 4508
450A 4687
4688 47BF
[size = 07BF]
-- Section Table --

| start | end | attributes | Section Module |
| :---: | :---: | :---: | :---: |
| 0200 | 0200 | RAM16 WORD | TABLES_RAM16_BSS |
| 0200 | 020D |  | tables - |
| 4000 | 4135 | ROM16 WORD | TABLES_CODE |
| 4000 | 4135 |  | tables |
| 4136 | 4147 | ROM16 WORD | _INIT_INFO_ |
| 4136 | 413B |  | tabTes |
| 413C | 4147 |  | errors |
| O20E | 020F | RAM16 WORD | ERRORS_RAM16_DATA |
| O20E | 020F |  | errors |
| 0210 | 0211 | RAM16 WORD | ERRORS_RAM16_BSS |
| 0210 | 0211 |  | errors |
| 4148 | 41C3 | ROM16 WORD | ERRORS CODE |
| 4148 | 41C3 |  | errors |
| 4688 | 4689 | ROM8 WORD | ERRORS_RAM16_INIT |
| 4688 | 4689 |  | errors |
| 468A | 4703 | ROM8 BYTE | ERRORS_ROM8_STRDATA |
| 468A | 4703 |  | errors |
| $41 \mathrm{C4}$ | 4508 | ROM16 WORD | LIBI CODE |
| $41 \mathrm{C4}$ | 4508 |  | 1 ibi |
| 450A | 4687 | ROM16 WORD | LIBP_CODE |
| 450A | 4687 |  | 1 ibp |
| 4704 | 47BF | ROM8 BYTE | LIBRARY |
| 4704 | 47BF |  | LIBIDVL |

Error: Undefined External: live Address: 0096 Module: tables
Error: Undefined External: putchar Address: 0044 Module: errors
Error: Undefined External: _putchar Address: 004A

```
```

            Module: libi
    Error: Undefined External: _putchar
Address: 0086
Module: libi
Error: Undefined External: _putchar
Address: 0190
Module: libi
Error: Undefined External: _putchar
Address: 028A
Module: libi
Error: Undefined External: _putchar
Address: 02D9
Module: libi
Error: Undefined External: _putchar
Address: 0337
Module: libi
Error: Undefined External: _putchar
Address: 0027
ModuTe: libp
Error: Undefined External: _putchar
Address: 0057
Module: libp
Error: Undefined External: _putchar
Address: 0146
Module: libp
Error: Undefined External: _putchar
Address: 0175
Module: libp
Error: No End Address has been specified
signed_divide_32 . . . . }4704\mathrm{ Null ROM8
-LI\overline{B}IOVL
signed_remainder_32 . . }4708\mathrm{ Null ROM8
-LIBIDVL
unsigned divide 32 . . . }4739\mathrm{ Null ROM8
-LIBIDVL Tibp
unsigned remainder 32 . 473D Null ROM8
-LIBID̄VL libp
_build_tables . . . . . 404B Null ROM16
-tables
_capture_table . . . . . 404E Null ROM16
-tables
_compute_coefficients . 40AB Null ROM16
-tables
_d_printf . . . . . . . 453C Null ROM16
-1ibp libi 4148 Null ROM16
_error . . . . . . . . . }4148 Null ROM16
-errors
_fatal_error . . . . . . 416B Null ROM16
-errors
_initialize_table_memory 4000 Null ROM16
-tables
_live . . . . . . . . . **** Null

```
        tables
    printf . . . . . . . . 41 C4 Null ROM16
        -libi errors
    _putchar . . . . . . . **** Null
        errors libi libp
    _quit . . . . . . . . . \(41 B 0\) Null ROM16
        -errors
    _s_printf . . . . . . 450A Null ROM16
    -libp libi 459A Null ROM16


Information obtained from BANKO_1.MAP are:
1) The _INIT_INFO_ section size for Bank0 linkage is 18 bytes, ie from \(0 \times 4136^{-}\)to \(0 \times 4147\).
2) The entry address for functions obtained here as follows: Function Address
initialize_table_memory 0x4000
build_tables 0x404b capture_table \(0 \times 404 e\) compute_coefficients 0x40ab error 0x4136 fatal_error 0×4159

These addresses will be used by the SWITCH_TO_FUNCTION assembly macro calls in the file BANKLINK.INC.
3) The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank.

\section*{Contents of Linker command file BANK1_1.CMD:}
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bank1_1.map
/Table
/Cr
\(/\) Range \(=\) BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16 \(=(0 \times 0200: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range=ROM16=(0x4000:0x7FFF,0x8000:0xFFCF,0×1000:0x3FFF)
/Range=ROM8=ROM16
monitor
/NoOutput

Contents of the Linker map file BANK1_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)

Reset Vector: 0000
-- Range Definitions --
BASE 0002:00BF
ROM16 4000:7FFF
ROM16 8000: FFCF
ROM16 1000:3FFF
RAM16 0200:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
02000201 RAM16
4000 43E4 ROM16
\(43 E 64563\) ROM16
4564 465F ROM8
```

-- Memory Type Map --
BASE
[size $=0000$ ]
RAM16
02000201
[size $=0002$ ]
RAM8
[size $=0000$ ]
ROM16
4000 43E4
43E6 4563
[size $=0563$ ]
ROM8
4564 465F
[size $=00 \mathrm{FC}$ ]
VECTOR
[size $=0000$ ]

```

```

Error: Undefined External: _putchar
Address: 0086
Module: libi
Error: Undefined External: _putchar
Address: 0190
Module: libi
Error: Undefined External: _putchar
Address: 028A
Module: libi
Error: Undefined External: _putchar
Address: 02D9
Module: libi
Error: Undefined External: _putchar
Address: 0337
Module: libi
Error: Undefined External: _putchar
Address: 0027
Module: libp
Error: Undefined External: _putchar
Address: 0057
Module: libp
Error: Undefined External: _putchar
Address: 0146
Module: libp
Error: Undefined External: _putchar
Address: 0175
Module: libp
Error: No End Address has been specified
signed_divide_32 . . 45A4 Null ROM8
-LI\overline{B}IDVL
signed_remainder_32 45A8 Null ROM8
-LIBIDVL
unsigned_divide_32 . 45D9 Null ROM8
-LIBIDVL Tibp
unsigned remainder 32 450D Null ROM8
-LIBIDVVL libp
_capture_table . . . **** Null
monitor
_compute_prediction 4032 Null ROM16
-monitor
_d_printf . . i.j. }4418\mathrm{ Null ROM16
_-1ibp libi
monitor
live . . . . . . . **** Null
monitor
monitor . . . . . . }4000\mathrm{ Null ROM16
-monitor
printf . . . . . . 40AO Null ROM16
-libi monitor
_putchar . . . . . . **** Null
libi ` `ibbp

```


The informations derieved from this file are:
1) The _INIT_INFO_ section size for BankO linkage is 6 bytes. ie, from \(\overline{0} \times 409 \mathrm{a}\) to \(0 \times 409 \mathrm{f}\).
2) The entry address for functions obtained here as follows: Function Address
monitor \(0 \times 4000\)

These addresses will be used by the SWITCH_TO_FUNCTION assembly macro calls in the file BANKLINK.INC.
3) The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank. The undefined external references for functions defined in BankO and Shared will be taken care by proper link addresses during second pass of linkage.

Contents of the Linker command file SHARED_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=shared_1.map
/Table
/Cr
\(/\) Range \(=\) BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16 \(=(0 \times 0200: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range=ROM16=(0x8000:0xFFCF, \(0 \times 1000: 0 \times 3 F F F)\)
/Range=ROM8=R0M16
/Sect=c_stack \(=0 \times 0200: 0 \times 0\) FFF
/Sect=switch_stack=c_stack
main,
timers,
uart,
crtfirst,
bankswit, shared_1
/NoOutput
Note that we include the files BANKSWIT.ASM and SHARED 1.ASM. BANKSWIT.ASM includes BANKLINK.INC file in which we have made the Switch_to function macro calls for the inter bank function refernces. SHARED \(\overline{-1}\) - \(\bar{A} S M\) contains the init dummy macro call to create continuous space for _INIT_INFO_ section in shared memory. Also it contains the force_̄̄ibrary macro call to force PUTCHAR and PRINTF in shared address space.

Contents of the Linker output file SHARED_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
```

Reset Vector: FFAF
-- Range Definitions --
BASE 0002:00BF
ROM16 8000:FFCF
ROM16 1000:3FFF
RAM16 0200:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
0 0 0 2 0 0 0 3 ~ B A S E
0200 OABF RAM16
8000 80A8 ROM16
80AA 8118 ROM16
811A 845E ROM16
8460 85DD ROM16
85DE 873C ROM8
FFAF FFBF ROM8
FFF4 FFF5 VECTOR
ffFA fFFB VECTOR
FFFE FFFF VECTOR
-- Memory Type Map --
BASE
0002 0003
[size = 0002]
RAM16
0200 OABF
[size = 08C0]
RAM8
[size = 0000]
ROM16
8000 80A8
80AA 8118
811A 845E
8460 85DD
[size = 05DB]

```

ROM8
85DE 873C
FFAF FFBF
[size \(=0170\) ]

\section*{VECTOR}

FFF4 FFF5
FFFA FFFB
FFFE FFFF
[size \(=0006\) ]
-- Total Memory Map --
TOTAL RAM \(=\) BASE + RAM1 \(6+\) RAM8
00020003
0200 OABF
[size \(=08 C 2\) ]

TOTAL ROM \(=\) ROM16 + ROM8 + VECTOR 8000 80A8
80AA 8118
811A 845E
8460 85DD
85DE 873C
FFAF FFBF
FFF4 FFF5
FFFA FFFB
FFFE FFFF
[size \(=0751\) ]
-- Section Table --
\begin{tabular}{llll} 
start end & attributes & \begin{tabular}{c} 
Section \\
Module
\end{tabular} \\
0200 & 09FF & RAM16 WORD & C_STACK \\
0200 & 09FF & & main \\
0A00 & OA27 & RAM16 WORD & SWITCH_STACK \\
0A00 & OA27 & & Bank_Switch \\
0A28 & OA2D & RAM16 WORD & MAIN_RAM16_DATA \\
OA28 & OA2D & & main \\
OA2E & OA41 & RAM16 WORD & MAIN_RAM16_BSS \\
0A2E & OA41 & & main \\
8000 & 8031 & ROM16 WORD & MAIN_CODE \\
8000 & 8031 & & main \\
85DE & 85E3 & ROM8 WORD & MAIN_RAM16_INIT \\
85DE & 85E3 & & main \\
8032 & 8061 & ROM16 WORD & _INIT_INFO_
\end{tabular}

```

_coefficients . . . . . OA2E Byte RAM16
-main
_compute_coefficients . 85F5 Null ROM8
-Bank Switch main
d_print\overline{f . . . . . . . }8492 Null ROM16
-libp libi
_error . . . . . . . . . 85FF Null ROM8
-Bank_Switch
fatal e\overline{rror . . . . . . }8604 Null ROM8
-Bañk Switch
initial\̄ze_inputs . . . }8062\mathrm{ Null ROM16
-timers main
_initialize_outputs . . 80AA Null ROM16
-uart main
_initialize_table_memory 85E6 Null ROM8
-Bank Switch main
live . . . . . . . . . OA42 Byte RAM16
-timers
main . . . . . . . . . }8000 Nul1 ROM16
-main crtfirst
_monitor . . . . . . . . 85FA Null ROM8
-Bank_Switch main
_operational . . . . . . OA28 Byte RAM16
-main
_predicting . . . . . . OA2C Byte RAM16
-main
_printf . . . . . . . . 811A Null ROM16
-libi SHARED_1
_put_uart . . . . . . . 810E Null ROM16
-uart
putchar . . . j. . . . 80AB Null ROM16
-uart libi libp
_s_printf . . . . . . . }8460\mathrm{ Null ROM16
-libp libi
_timer_service . . . . . }8063\mathrm{ Null ROM16
-timers
_u_printf . . i. . . 84FO Null ROM16
-libp libi

```

Notice that there is entry for each function that is actully placed in switchable bank being called from other banks. These entries are used as link addresses for the respective functions when linking the banks individually. Refer the files shared.asm, bankO.asm and bankl.asm.

Contents of the linker command file BANKO__2.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bankO__2.map
/Table
/Cr
\(/\) Range \(=\) BASE \(=(0 \times 0004: 0 \times 00 B F)\)
\(/\) Range \(=\) RAM16 \(=(0 \times 0 B 00: 0 \times 0 F F F, 0 \times 01 C 0: 0 \times 01 F F, B A S E)\)
/Range=RAM8=RAM16
/Range=ROM16 \(=(0 \times 4000: 0 \times 5 F F F, 0 \times 8740: 0 \times F F A E, 0 \times 1000: 0 \times 3 F F F)\)
/Range=ROM8=ROM16
tables,
errors,
shared, bankl
/Sect=_init_info_ \(=0 \times 804 \mathrm{~A}: 0 \times 8061\)
/Sect=ērrors_ram16_init=0x8740
/Output=bank \(\overline{0}\)
/Ignore
Notice the ROM address is space defined as 0x4000:0x5fff for the BANKO space. In shared memory address range 0x8740:0xffae is available, which is obtained from shared_1.map. Also _init_info_ goes into the range 0x804a:0x8061 which was reserved by the init_dummy macro and the address is obtained from shared_1.map. Also the section errors_ram16_init goes to address \(0 \times 8740\) onward \(\bar{s}\). The link addresses for the functions and variables are specified in shared.asm and bankl.asm.
```

Contents of the Linker output file BANKO__2.MAP:

```
NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:38
Reset Vector: 0000
-- Range Definitions --
BASE 0004:00BF
ROM16 4000:5FFF
ROM16 8740:FFAE
ROM16 1000:3FFF
RAM16 OB00:0FFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
\(0 B 00\) OB11 RAM16
4000 41B1 ROM16
41B2 422B ROM8
804A 805B ROM16
87408741 ROM8
-- Memory Type Map --
BASE
    [size \(=0000]\)
RAM16
    OBOO OB11
    [size \(=0012\) ]
RAM8
    [size \(=0000]\)
ROM16
    4000 41B1
    804A 805B
    [size \(=01 \mathrm{C4}]\)
ROM8
    41B2 422B
    87408741
    [size \(=007 \mathrm{C}\) ]
VECTOR
    [size \(=0000]\)
```

-- Total Memory Map --

```
TOTAL RAM \(=\) BASE + RAM16 + RAM8
    OBOO OB11
    [size \(=\) 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
    4000 41B1
    41B2 422B
    804A 805B
    87408741
    [size \(=0240\) ]
-- Section Table --
\begin{tabular}{|c|c|c|c|}
\hline start & end & attributes & Section Module \\
\hline 804A & 805B & ROM16 WORD & INIT_INFO \\
\hline 804A & 804F & & tabTes \\
\hline 8050 & 805B & & errors \\
\hline 8740 & 8741 & ROM8 WORD & ERRORS_RAM16_INIT \\
\hline 8740 & 8741 & & errors \\
\hline OBOO & OBOD & RAM16 W0RD & TABLES_RAM16_BSS \\
\hline 0800 & OBOD & & tables \\
\hline 4000 & 4135 & ROM16 WORD & TABLES_CODE \\
\hline 4000 & 4135 & & tables \\
\hline OBOE & OBOF & RAM16 WORD & ERRORS_RAM16_DATA \\
\hline OBOE & OBOF & & errors \\
\hline OB10 & \(0 \mathrm{B11}\) & RAM16 WORD & ERRORS_RAM16_BSS \\
\hline OB10 & 0811 & & errors \\
\hline 4136 & 41B1 & ROM16 WORD & ERRORS_CODE \\
\hline 4136 & 41B1 & & errors \\
\hline 41B2 & 422B & ROM8 BYTE & ERRORS_ROM8_STRDATA \\
\hline \(41 \mathrm{B2}\) & 422B & & errors \\
\hline
\end{tabular}

Error: No End Address has been specified
```

    _build_tables . . . . . 404B Null ROM16
        -tables
    capture table . . . . . 404E Null ROM16
        -tables
    coefficients . . . . . OA2E Null
        -SHARED
    _compute_coefficients . 40AB Null ROM16
        -tables
    ```
```

_error . . . . . . . . . }4136\mathrm{ Null ROM16
-errors
_fatal_error . . . . . . }4159 Nu11 ROM16
-errors
_initialize_table_memory 4000 Null ROM16
-tables
live . . . . . . . . . OA42 Null
-SHARED tables
_monitor . . . . . . . . 85FC Null
-BANK1
_printf . . . . . . . . 811A Null
-SHARED errors
_putchar . . . . . . . . 80AB Null
-SHARED errors
_quit . . . . . . . . . 419E Null ROM16
-errors

```
Notice that there is no undefined external references errors.
Since the function Main is not defined in this bank there is no reset vector address defined
and hence the Linker gives the 'no end address specified' error message, which can be ignored.

Contents of the Linker command file BANK1_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=bankI_2.map
/Table
/Cr
/Range \(=\) BASE \(=(0 \times 0004: 0 \times 00 B F)\)
/Range=RAM16=(0x0C00:0x0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=R0M16 \(=(0 \times 4000: 0 \times 7 F F F, 0 \times 8742: 0 \times F F A E, 0 \times 1000: 0 \times 3 F F F)\)
/Range \(=\) ROM8 \(=\) ROM16
monitor,
shared, banko
/Sect \(=\) init info_ \(=0 \times 805 \mathrm{C}: 0 \times 8061\)
/Outpū=ban \(\bar{k} 1\)
/Ignore
Notice the init_info_ section is placed in address space 0x805c to \(0 \times 8061\). This is basícally the rest of the space after BankO _init_info_ usage. Also the Link addresses for BANKO and SHARED are appropriately mentioned in the assembly files bank0.asm and shared.asm and they are also linked. The shared address (ROM16 and RAM16) space is properly updated with the information from banko__1.map.
```

Contents of the Linker output file BANK1__2.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:38
Reset Vector: 0000
-- Range Definitions --
BASE 0004:00BF
ROM16 4000:7FFF
ROM16 8742:FFAE
ROM16 1000:3FFF
RAM16 OCOO:OFFF
RAM16 01C0:01FF
RAM16 BASE
ROM8 ROM16
RAM8 RAM16
-- Memory Order Map --
0COO OCO1 RAM16
4000 4099 ROM16
409A 4009 ROM8
805C 8061 ROM16
-- Memory Type Map --
BASE
[size = 0000]
RAM16
OCOO OCO1
[size = 0002]
RAM8
[size = 0000]
ROM16
40004099
805C 8061
[size = 00AO]
ROM8
409A 40D9
[size = 0040]
vECTOR
[size = 0000]

```
```

-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
OCOO OCO1
[size = 0002]
TOTAL ROM = ROM16 + ROM8 + VECTOR
40004099
409A 40D9
805C 8061
[size = 00E0]
-- Section Table --
start end attributes Section
805C 8061 ROM16 WORD _INIT INFO
805C 8061 -monitor
OCOO OCO1 RAM16 WORD MONITOR_RAM16_BSS
OCOO OCO1 monitor
4 0 0 0 4 0 9 9 ~ R O M 1 6 ~ W O R D ~ M O N I T O R \ C O D E ~
4 0 0 0 4 0 9 9 ~ m o n i t o r ~
409A 40D9 ROM8 BYTE MONITOR_ROM8_STRDATA
409A 40D9 monitor
Error: No End Address has been specified

```
```

_build tables . . . . . 85ED Null

```
_build tables . . . . . 85ED Null
        -BANNKO
        -BANNKO
    _capture_table . . . . . 85F2 Null
    _capture_table . . . . . 85F2 Null
        -BANKD̄ monitor
        -BANKD̄ monitor
__coefficients . . . . . OA2E Null
__coefficients . . . . . OA2E Null
    -SHARED
    -SHARED
    _compute_coefficients . 85F7 Null
    _compute_coefficients . 85F7 Null
        -BANK\overline{O}
        -BANK\overline{O}
    _compute_prediction . . 4032 Null ROM16
    _compute_prediction . . 4032 Null ROM16
        -monitor
        -monitor
    _error . . . . . . . . . }8601 Null
    _error . . . . . . . . . }8601 Null
        -BANKO monitor
        -BANKO monitor
    fatal_error . . . . . . }8606 Null
    fatal_error . . . . . . }8606 Null
        -BANKKO
        -BANKKO
    _initialize_table_memory 85E8 Null
    _initialize_table_memory 85E8 Null
        -BANKO
        -BANKO
    _live . . . . . . . . . OA42 Null
    _live . . . . . . . . . OA42 Null
        -SHARED monitor (
        -SHARED monitor (
    _monitor . . . . . . . . 4000 Null ROM16
    _monitor . . . . . . . . 4000 Null ROM16
        -monitor
```

        -monitor
    ```
```

_printf . . . . . . . . 811A Null
-SHARED monitor
_putchar . . . . . . . . 80AB Null
-SHARED
_validate_calculation . 4053 Null ROM16
-monitör

```

Notice that there is no undefined external reference error messages.

Since the function Main is not defined in this bank there is no reset vector address defined and hence the Linker gives the 'no end address specified' error message, which can be ignored.

Contents of the Linker command file SHARED_2.CMD which is
same as SHARED_1.CMD:
/Echo
/libfile=\hpc\library
/Format=1m
/Map=shared_2.map
/Table
/Cr
\(/\) Range \(=\) BASE \(=(0 \times 0002: 0 \times 00 B F)\)
/Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF, BASE)
/Range=RAM8=RAM16
/Range \(=\) ROM16 \(=(0 \times 8000: 0 \times F F C F, 0 \times 1000: 0 \times 3 F F F)\)
/Range=R0M8=R0M16
\(/\) Sect \(=\) c stack \(=0 \times 0200: 0 \times 0\) FFF
/Sect=switch_stack=c_stack
main,
timers,
uart,
crtfirst,
bankswit, shared_1
/Output=shared

Contents of the Linker output file SHARED_2.MAP which should be identical to SHARED_1.MAP:

NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:38

Reset Vector: FFAF
-- Range Definitions --
\begin{tabular}{ll} 
BASE & \(0002: 00 B F\) \\
ROM16 & \(8000:\) FFCF \\
ROM16 & \(1000: 3 F F F\) \\
RAM16 & \(0200: 0 F F F\) \\
RAM16 & O1C0:01FF \\
RAM16 & BASE \\
ROM8 & ROM16 \\
RAM8 & RAM16
\end{tabular}
-- Memory Order Map --
\begin{tabular}{lll} 
0002 & 0003 & BASE \\
0200 & OABF & RAM16 \\
8000 & \(80 A 8\) & ROM16 \\
80AA & 8118 & ROM16 \\
811A & \(845 E\) & ROM16 \\
8460 & \(85 D D\) & ROM16 \\
85DE & \(873 C\) & ROM8 \\
FFAF & FFBF & ROM8 \\
FFF4 & FFF5 & VECTOR \\
FFFA & FFFB & VECTOR \\
FFFE & FFFF & VECTOR
\end{tabular}
```

-- Memory Type Map --
BASE
0002 0003
[size = 0002]
RAM16
0200 OABF
[size = 08CO]
RAM8
[size = 0000]
ROM16
8000 80A8
80AA }811
811A 845E
8460 85DD
[size = 05DB]

```

ROM8

> 85DE 873C

FFAF FFBF
[size \(=0170\) ]
VECTOR
FFF4
FFFA FFFB
FFF5
FFFE FFFF
[size \(=0006]\)
-- Total Memory Map --
TOTAL RAM \(=\) BASE + RAM16 + RAM8
00020003
0200 OABF
[size \(=08 \mathrm{C} 2\) ]

TOTAL ROM \(=\) ROM16 + ROM8 + VECTOR
8000 80A8
80AA 8118
811A 845E
8460 85DD
85DE 873C
FFAF FFBF
FFF4 FFF5
FFFA FFFB
FFFE FFFF
[size \(=0751\) ]
\begin{tabular}{lll}
-- Section Table -- & \\
start end & attributes & \begin{tabular}{c} 
Section \\
Module
\end{tabular} \\
0200 & 09FF & RAM16 WORD
\end{tabular}

```

    -Bank Switch
    _coefficients . . . . . OA2E Byte RAM16
-main
_compute_coefficients . 85F5 Null ROM8
-Bank Switch
_d_print\overline{f}}\mathrm{ . . . . . . }8492\mathrm{ Null ROM16
-libp libi . . 85FF Null ROM8
-Bank_Switch
fatal_error . . . . . . }8604 Null ROM8
-Bank Switch
_initial\overline{ze_inputs . . . 8062 Null ROM16}
-timers main (
initialize_outputs . . 80AA Null ROM16
-uart main
initialize table_memory 85E6 Null ROM8
-Bank_Swītch main
live . . . . . . . . . OA42 Byte RAM16
-timers
_main . . . . . . . . . }8000 Null ROM16
-main crtfirst
mmonitor . . . . . . . . 85FA Null ROM8
-Bank_Switch main
_operationa1 . . . . . . OA28 Byte RAM16
-main
_predicting . . . . . . OARC Byte RAM16
-main
_printf . . . \&. . . 811A Null ROM16
-1ibi SHARED_1
_put_uart . . . . . . 810E Null ROM16
-uart
_putchar . . . iibi . . 80AB Null ROM16
-uart libi libp
_s_printf . . iibi . . }8460\mathrm{ Null ROM16
-jibp libi
_timer_service . . . . . }8063\mathrm{ Null ROM16
-timers
_u_printf . . . . . . 84FO Null ROM16
-1ibp ijbi

```

After final linkages the shared bank address space in the map files BANKO 2.MAP, BANK1_2.MAP and SHARED_2.MAP should be verified for no memory overlap.
```

; *********************************************************
; *
*
* National Semiconductor MicroController Group
*
HPC C Compiler Support and Library Routines
C Run Time Initialization User Tunable Code
CRTFIRST.ASM - C run time initialization
*********************************************************
;Copyright (c) 1987, National Semiconductor, Santa Clara Ca 95051
;See CRTFIRST.INC source code for explanation of macros and usage
;Code origin
.sect crtfirst,rom8,abs=0xffaf
1d 0x00f3.b,\#0xff ;output pins for upper Port B
1d 0x00e3.b,\#0x00 ;select bank 0
jp
.incld crtfirst.inc
.end PROGRAM_start

```
```

; SHARED 1.ASM - Bank switch support function
; To force library functions onto shared bank and to
; allocate continuous space for _init_info_ section on the
shared bank.
;
.incld bankdefs.inc
force_library printf
init_dummy 18,6
.end
; BANKO.ASM - Link address for functions actually defined
; in bankO
.incld bankdefs.inc
link_address initialize_table_memory, 0x85e8
link_address build_tablēs, 0x8\overline{5ed}
link_address capture_table, 0x85f2
link_address compute_coefficients, 0x85f7
link_address error, \overline{0}\times8601
link_address fatal_error, 0x8606
.end
; BANK1.ASM - Link address for the function actually defined
; in bankl.
.incld bankdefs.inc
link_address monitor, 0x85fc
.end
; SHARED.ASM - Link address for the functions and variables
; defined in shared address space.
.incld bankdefs.inc
link_address printf, 0x811a
link_address putchar, 0x80ab
link_address live, 0x0a42
link_address coefficients, 0x0a2e
.end

```
.title crtfirst, 'C Run Time Initialization'

\section*{}
\begin{tabular}{|c|c|}
\hline & \\
\hline * & National Semiconductor MicroController Group \\
\hline * & \\
\hline * & HPC C Compiler Support and Library Routines \\
\hline * & CRTFIRST.INC - C Run Time Initialization \\
\hline * & \\
\hline
\end{tabular}
;Copyright (c) 1987, National Semiconductor, Santa Clara Ca 95051

\section*{;Edit History}
; 12/15/86 DKL Create from CCHPC startup output
2/6/87 DKL Convert to new Assembler Syntax
2/9/87 DKL Seperate out Tunable Code
3/4/87 RPG Modify to suit new compiler
3/10/87 DKL Changes to DKL arrangement, initialize memory
3/20/87 DKL Stack out, efficient list order in
5/6/87 DKL Make this the included, not includer, file
7/27/87 DKL Move Initialization of RAM to separate subroutine
```

    .public PROGRAM_start, PROGRAM_exit
    .extrn main
    .ifndef memöries_8bit
.extrn initialize_memories
.else
.extrn initialize_memories_8bit
.endif
.extrn STACK_start
. form

```
;This routine provides the standard C RunTime Routine for starting a ;compiled and linked program. It initializes the stack pointer and ;RAM memories, and enters the compiler generated code in function ;"main()" with no arguments.
; Four macros are used to allow the end user to have control of the start ;process at key moments, before the \(C\) code begins execution. The macros ; used are ORIGIN, START, READY, and HALT, in the following fashion:
; ORIGIN
;PROGRAM start:
; Td sp,<stack>
; START
jsrl initialize_memories
READY
jsri _main
;PROGRAM exit:
; \(\overline{H A L T}\)
; Code size is tested to ensure that the code does not overwrite any ; dedicated addresses (e.g., subroutine jump table), and optionally to
;ensure that no space is wasted between the end and the dedicated area. ; The dedicated address is defined as ADDRESS_limit, and the check for ;waste space is controlled by ORIGIN_check bēing non-zero. Either of ; these may be redefined by the user in the ORIGIN macro.
;ORIGIN macro
;Must declare the section and set the absolute origin for the startup ;code. Code must end before any dedicated addresses (ADDRESS_limit), ; and should not waste any space. If any of the other macros here are ; lengthened, this must be adjusted. Might optionally redefine values ;of ADDRESS_limit or ORIGIN_check.
;
;START macro
;Code to execute after the stack pointer is initialized, and before the ; memories are initialized. Must enable the appropriate configuration ;options for the chip, so that memories can be accessed. Since all ; memories can be accessed, the list of RAM memories can be accessed ; where ever it may be.
;
;READY macro
;Code to execute after memory is initialized, but before the \(C\) code is ;entered.
;
;HALT macro
; Code to execute when the \(C\) code terminates.
;
;Limit address of code for this routine (first dedicated address)
; Whether to check that the origin provided is exactly correct
.form
;C RunTime Initialization Startup Code
ORIGIN ; declares absolute section and defines address
PROGRAM_start:
-1d
sp,\#STACK_start ;initialize stack
START ;User code option
.ifndef memories_8bit
jsrl initialize_memories
.else
jsrl initialize_memories_8bit
.endif
READY
jsrl _main
PROGRAM_exit:
origin \(=\) ADDRESS_limit - . + PROGRAM_start
. if . \(>\) ADDRES \(\bar{T}\) limit
.ERROR \({ }^{\text {TStartup Routine overlaps Subroutine Jump Table' }}\)
.else
TL/DD/10131-33
.if . < ADDRESS_limit \& ORIGIN_check
. ERROR 'S̄tartup Routine not contiguous to Subroutine Jump Table'
.endif
.endif
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{.Title Bank Switch, 'Bank Switch Function for Function Calls' ************"雨*********************************************} \\
\hline * & & & & * \\
\hline * & National & Semiconductor & MicroController Group & * \\
\hline * & & & & * \\
\hline * & HPC Code & to Support & ter-Bank Function Calls & \\
\hline * & BANKSWIT. & . ASM - Bank & witch support functions & * \\
\hline \multicolumn{5}{|l|}{**********************************************************} \\
\hline
\end{tabular}
;Copyright (c) 1988, National Semiconductor, Santa Clara Ca 95051
; Edit History
; 3/10/88 DKL Create for Memo/Apps note
; 3/15/88 DKL Add direct support for
C function names, assembler special
;
;This is the main switching function to allow inter-bank function calls ; transparent to the compiler and assembler.
; Requires compilation with the value SWITCH STACK_DEPTH defined, for the ; number of levels of inter-bank function call nesting to be allowed. The ; value should take into account any interrupt nesting from any interrupt ;service routines which may switch banks.
```

;Is called with stack as
; SP -----> Next free location
; SP-2 ---> Intermediate Switch Function Return Address
; SP-4 ---> Destination's Return Address
SP-6 ---> Destination's Argument 1
Destination's Argument Space
oid sp -> Destination's Argument n
... Caller's Local Variable Space
FP -----> Caller's First Local Variable
FP-2 ---> Caller's Parent's Frame Pointer
FP-4 ---> Caller's Return Address
FP-6 ---> Caller's Argument 1
... Caller's Argument Space
;and must call Destination Function with stack in same form, but the
;Destination's Return Address must cause return to the switcher function.
;An additional stack is necessary to store the additional information so
; the main stack is not polluted. This also requires an additional stack
;pointer.
.form
.macro switch_to function, bank, address
.public-_function
`function:
jsr function_call_switcher
.if @ > 1
.byte low(address)
.byte high(address)
.byte bank

```
```

.else
.byte 0,0,0 ;temporary place holders
.endif
.endm ;switch_to
.macro switch_assembly function, bank, address
.public function
function:
jsr function_call_switcher
.if @ > 1
.byte low(address)
.byte high(address)
.byte bank
.else
.byte 0,0,0 ;temporary place holders
.endif
.endm ;switch_assembly
.form
;Bank Switching Control Port
bank_switch_port= 0x00e3:b ;must not touch low byte of Port B
;Values for Bank Switching Control Port
bankO = 0x00
bank1 = 0x01
bank2 = 0x02
bank3 = 0x03
bank4 = 0\times20
bank5 = 0x21
bank6 = 0x22
bank7 = 0x23
bank8 = 0x40
bank9 = 0x41
bank10 = 0x42
bankl1 = 0x43
bank12 = 0x60
bank13 = 0x61
bank14 = 0x62
bank15 = 0x63
;Switch stack
.sect switch_stack, ram16, rel
.dsw SWITCH_STACK_DEPTH * 2
growth = 4
.endsect
;Switch stack pointer
.sect switch_pointer, base, rel
switch_stack_pointer: .dsw 1
.endsect
;Initialization value for switch stack pointer
.sect switch_init, rom8, rel
.byte low(e_sect(switch_stack))
.byte high(e_sect(switch_stack))

```
```

    .endsect
    ;Initialization control for switch stack pointer
.sect init info, rom16, rel
.word \overline{b}sec\overline{t}(swiÉch_pointer)
.word e_sect(switch_pointer) -1
.word b_sect(switch_init)
.endsect
.sect switch_code, rom8, rel
;Linkages
.incld banklink.inc
;Switch from caller's bank to destination bank, transparently
;All registers must be preserved
;
function_call_switcher:
push a ;free up registers
push x
add switch stack pointer,\#-growth ;get switch stack room
1d x,switch_stack_pointer
Id a,bank_switch_port ;put caller bank on switch stack
x a,[x+].w
1d a,-8[sp].w ;put caller return on switch stack
x a,[x+].w
1d a,-6[sp].w ;access destination information
st a,x
1d a,[x+].b ;get destination address onto stack
st a,-6[sp].b ; (as bytes because no alignment)
st a,-5[sp].b
1d a,[x+].b ;put destination bank in port
st a,bank_switch_port
ld a,\#func̄tion_cäll_returner ;put switcher return on stack
st a,-8[sp].w
pop x
pop a
ret ;transfer to destination in new bank
;
;Return to caller's bank from destination bank, transparently
;All registers must be preserved
;
function_call_returner:
push a ;space for return address
push a ;free up register
1d a,[switch_stack_pointer].w ;restore caller bank
st a,bank_switch_port
ld a,2[switch_stack_pointer].w ;restore caller return
st a,-4[sp].w
add switch_stack_pointer,\#growth ;give up switch stack room
pop a
ret ;return to caller in original bank
;
.endsect
.end

```

;For every inter-bank link required, enter a defining line
;
switch_to function, bank \(\langle n\rangle\), address
; where the function name is the name of the destination function, ;bank \(\langle n\rangle\) is the name of the bank number (bank0, bank1, ...), and ; the address is a numeric constant for the address of the actual ; destination function code in its bank.
;Assembly language functions can be linked using
;
; switch_assembly function, bank<n>, address
;
;instead.
```

switch_to initialize_table_memory, bank0, 0x4000
switch_to build_tables, bank0, 0x404b
switch_to capture_table, bankO, 0x404e
switch_to
switch_to
switch_to
switch_to
initialize table memory, bank0, $0 \times 4000$ capture_table, bank0, $0 \times 404 e$
compute_coefficients, bank0, 0x40ab
monitor, bank1, 0x4000
error, bank0, $0 \times 4136$
fatal_error, bank0, $0 \times 4159$

```

;For every inter-bank link into a module, substitute definitions ;are needed using the values of the inter-bank link in shared ;memory. These macros make it easier.
link_address function, address link_assembly function, address
;where function is the name of the linked function and address is the ;address of the link code in the shared bank.
```

.macro link address function, address
.public function

```
- function = address
.endm
.macro link assembly function, address .publīc function
function \(=\) address
.endm
;For forcing a library routine to be linked, even though not accessed.
;
; force_library routine, routine, routine, ...
force_assembly routine, routine, routine, ...
;Multiple lines may be used.
```

.macro force_library list
.set \$count, \overline{0}
.do @
.set \$count, $count + 1
    .extrn -@$count
.enddo
.endm ;force_library
.macro force_assembly list
.set \$count, \overline{0}
.do @
.set \$count, $count + 1
    .extrn @$count
.enddo
.endm ;force_assembly
;To create the dummy place holders for the initialization information ;sections.

```
```

; init_dummy size, size, size, ...
;Multiple lines may be used.

```
```

.macro init_dummy list
.sect _init_info_, rom16, rel
.set \$count, 0
.do @
.set \$count, $count + 1
    .dsb @$count
.enddo
.endsect
.endm ;init_dummy

```
```

/*
tables.c Placed in Bank0.
*/

```
#include "tables.h"
```

\#include "tables.h"
extern int coefficients[10];
extern int coefficients[10];
extern struct table_entry live;
extern struct table_entry live;
\#define table_memory
\#define table_memory
\#define table_memory_end (* ((struct table_entry *) 0x8000))
\#define table_memory_end (* ((struct table_entry *) 0x8000))
static int table_entries, table_values;
static int table_entries, table_values;
static struct table_entry * first_table;
static struct table_entry * first_table;
/* this initializes special RAM memory in the bank for tables */
/* this initializes special RAM memory in the bank for tables */
NOLOCAL
NOLOCAL
initialize_table_memory()
initialize_table_memory()
{
{
static struct table_entry * p;
static struct table_entry * p;
/* initialize memory as an array of structure */
/* initialize memory as an array of structure */
for( p = \&table_memory, table_entries = 0;
for( p = \&table_memory, table_entries = 0;
p < \&table_memory_end;
p < \&table_memory_end;
p++, table_entries++ )
p++, table_entries++ )
{
{
p->spins = 0;
p->spins = 0;
p->rolls = 0;
p->rolls = 0;
p->result = 0;
p->result = 0;
}
}
/* record initial state */
/* record initial state */
first_table = \&table_memory;
first_table = \&table_memory;
table_values = 0;
table_values = 0;
}
}
/* builds a series of table entries in the RAM memory from inputs */
/* builds a series of table entries in the RAM memory from inputs */
NOLOCAL
NOLOCAL
build_tables()
build_tables()
{
{
/*
/*
decide when table is ready
decide when table is ready
*
*
capture_table();
capture_table();
}
}
NOLOCAL
NOLOCAL
capture_table()
capture_table()
{
{
static struct table_entry * next;
static struct table_entry * next;
if( table_values < table_entries )

```
    if( table_values < table_entries )
```

```
{
```

```
{
```

```
    {
        /* table not full, locate next and add one */
        next = first_table + table_values;
    }
    else
    {
        /* table full, advance one as ring */
        next = first_table;
        if( ++first_Table >= &table_memory_end )
            first_table = &table_memory;
        }
    }
    *next = live;
}
/* data reduction on table */
NOLOCAL
compute_coefficients()
{
    static int i;
    static struct table_entry * p;
    for( i = 0, p = first_table; i < table_values; i++ )
    {
        /*
        code to do data reduction on available data
        */
            recursive_spin_reduction(p, 0);
            if( ++p >= &table_memory_end )
        {
            p = &table_memory;
        }
    }
}
/* reduction on each entry */
static
recursive_spin_reduction(entry, item)
struct table_eñtry * entry;
int item;
{
    /* ... */
    if( item < entry->spins )
    {
        recursive_spin_reduction(entry, item + 1);
        /* ... */
    }
    /* ... */
}
```

```
/*
    errors.c Placed in BankO.
    static int error_count = 0;
    NOLOCAL
    error(code)
    int code;
{
    printf("Error number %i - continuing\n", code);
    error_count++;
}
NOLOCAL
fatal_error(code)
int cöde;
{
    static int i;
    for( i = 0; i< < 15; i++ )
        putchar(0x07);
    }
    printf("\n\nFATAL ERROR number %i - ABORTING PROCESSING\n\n",
        code);
    quit();
}
NOLOCAL
quit()
    printf("Program terminated. %i recoverable errors\n",
        error_count);
}
```

```
/*
monitor.c Placed in Bank1.
*/
#include "tables.h"
extern struct table_entry live;
NOLOCAL
monitor()
{
    static int predictable;
    /*
    system monitoring
    *
    while( live.spins < 3
        (| live.rolls < 5) ;
    while( !live.result )
    {
        compute_prediction();
    }
    validate_calculation();
    capture_table();
}
compute_prediction()
{
    int i;
    /*
    complex calculations to give a SWAG
    #
    printf("Prediction: %i\n", i);
}
validate_calculation()
{
    int i, j, k;
    /*
    match latest result to what we would predict
    #%
    printf("Final prediction: %i, actual: %i, accuracy: %i\n", i, j, k);
    if(k<10)
    {
        error(1);
    }
}
```

```
/*
            main.c
                                    Placed in Shared.
            This is the main program for the example.
*/
/*operational mode flags */
int operational = 1,
        calibrating = 1,
        predicting = 0;
/* controlling coefficient array */
int coefficients[10];
main()
{
        initialize_inputs();
        initialize_outputs();
        initialize_table_memory();
        while( operational )
        {
            while( calibrating )
            {
                build_tables();
            }
            compute_coefficients();
            while( p
            {
                monitor();
            }
        }
}
```


## MICROWIRE/PLUSTM Serial Interface for COP800 Family

## INTRODUCTION

National Semiconductor's COP800 family of full-feature, cost-effective microcontrollers use a new 8 -bit single chip core architecture fabricated with $\mathrm{M}^{2} \mathrm{CMOS}$ process technology. These high performance microcontrollers provide efficient system solutions with a versatile instruction set and high functionality.
The COP800 family of microcontrollers feature the MICROWIRE/PLUS mode of serial communication. MICROWIRE/ PLUS is an enhancement of the MICROWIRETM synchronous serial communications scheme, originally implemented on the COP400 family of microcontrollers. The MICROWIRE/PLUS interface on the COP800 family of microcontrollers enables easy I/O expansion and interfacing to several COPS peripheral devices (A/D converters, EEPROMs, Display drivers etc.), and interfacing with other microcontrollers which support MICROWIRE/PLUS or SPI* modes of serial interface.

## MICROWIRE/PLUS DEFINITION

MICROWIRE/PLUS is a versatile three wire, SI (serial input), SO (serial output), and SK (serial clock), bidirectional serial synchronous communication scheme where the COP800 is either the Master providing the Shift Clock (SK) or a slave accepting an external Shift Clock (SK). The COP800 MICROWIRE/PLUS system block diagram is shown in Figure 1. The MICROWIRE/PLUS serial interface utilizes an 8-bit memory mapped MICROWIRE/PLUS serial shift register, SIOR, clocked by the SK signal. As the name suggests, the SIOR register serves as the shift register for serial transfers. SI, the serial input line to the COP800 microcontroller, is the shift register input. SO, the shift register output, is the serial output to external devices. SK is the serial synchronous clock. Data is clocked into and out of the


TL/DD/10252-1
*only in COP888XX series
FIGURE 1. MICROWIRE/PLUS Block Diagram

National Semiconductor
Application Note 579
Ramesh Sivakolundu
Sunder Velamuri

peripheral devices with the SK clock. The SO, SK and SI are mapped as alternate functions on pins 4,5 , and 6 respectively of the 8-bit bidirectional G Port.

## MICROWIRE/PLUS OPERATION

In MICROWIRE/PLUS serial interface, the input data on the SI pin is shifted high order first into the Least Significant Bit (LSB) of the 8 -bit SIOR shift register. The output data is shifted out high order first from the Most Significant Bit (MSB) of the shift register onto the SO pin. The SIOR register is clocked on the falling edge of the SK clock signal. The input data on the SI pin is shifted into the LSB of the SIOR register on the rising edge of the SK clock. The MSB of the SIOR register is shifted out to the SO pin on the falling edge of the SK clock signal. The SK clock signal is generated internally by the COP800 for the master mode of MICROWIRE/PLUS operation. In the slave mode, the SK clock is generated by an external device (which acts as the master) and is input to the COP800.
The MSEL (MICROWIRE Select) flag in the CNTRL register is used to enable MICROWIRE/PLUS operation. Setting the MSEL flag enables the gating of the MICROWIRE/PLUS interface signals through the G port. Pins G4, G5, and G6 of the G port are used for the signals SO, SK and SI, respectively. It should be noted that the $G$ port configuration register must be set up appropriately for MICROWIRE/PLUS operation. Table I illustrates the G-port configurations. In the master mode of MICROWIRE/PLUS operation, G4 and G5 need to be selected as outputs for SO and SK signals. Alternatively, in the slave mode of operation, G5 needs to be configured as an input for the external SK. The SI signal is a dedicated input on G6 and therefore no further setup is required.

TABLE I. G Port Configurations

| G4 (SO) <br> Config. Bit | G5 (SK) <br> Config BIt. | G4 <br> Fun. | G5 <br> Fun. | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | SO | Int. <br> SK | MICROWIRE <br> Master |
| 0 | 1 | TRI- <br> STATE | Int. <br> SK | MICROWIRE <br> Master |
| 1 | 0 | SO | Ext. <br> SK | MICROWIRE <br> Slave |
| 0 | 0 | TRI- <br> STATE | Ext. <br> SK | MICROWIRE <br> Slave |

The SL1 and SL0 (S1 and S0 in COP820C and COP840C) bits of the CNTRL register are used to select the clock division factor ( 2,4 , or 8 ) for SK clock generation in MICROWIRE/PLUS master mode operation. A clock select table for these bits of the CNTRL register along with the CNTRL register is shown in Table II. The counter associated with
the master mode clock division factor is cleared when the MICROWIRE/PLUS BUSY flag is low. The clock division factor is relative to the instruction cycle frequency. For example, if the COP800 is operating with an internal clock of 1 MHz , the SK clock rate would be $500 \mathrm{kHz}, 250 \mathrm{kHz}$, or 125 kHz for SL1 and SLO values of 00, 01 and 10 (or 11) respectively.

TABLE II
CNTRL Register (Address X'00EE)
The Timer1 (T1) and MICROWIRE control register contains the following bits:
SL1 \& SL0 Select the MICROWIRE clock divide by $(00=2$, $01=4,1 X=8)$
IEDG External Interrupt Edge Polarity Select ( $0=$ Rising Edge, 1 = Falling Edge)
MSEL Selects G5 and G4 as MICROWIRE Signals SK and SO Respectively
T1C0 Timer T1 Start/Stop Control in Timer Modes 1 and 2
Timer T1 Underflow Interrupt Pending Flag in Timer Mode 3
T1C1 Timer T1 Mode Control Bit
T1C2 Timer T1 Mode Control Bit
T1C3 Timer T1 Mode Control Bit

| T1C3 | T1C2 | T1C1 | T1C0 | MSEL | IEDG | SL1 | SL0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Bit 7 |  |  |  |  |  |  | Bit 0 |  |  |  |  |


| SL1 | SLO | SK |
| :---: | :---: | :---: |
| 0 | 0 | $2 \times t_{c}$ |
| 0 | 1 | $4 \times t_{c}$ |
| 1 | $x$ | $8 \times t_{c}$ |

Where $\mathrm{t}_{\mathrm{c}}$ is the instruction cycle clock

## MICROWIRE/PLUS MASTER MODE OPERATION

In the MICROWIRE/PLUS master mode, the BUSY flag of PSW (Processor Status Word) is used to control the shifting
of the MICROWIRE/PLUS 8-bit shift register. Setting the BUSY flag causes the SIOR register to shift out 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from SI are shifted into the low order end of the SIOR register. The BUSY flag is automatically reset after the 8 bits of data have been shifted (Figure 2). The COP888XX series of microcontrollers provide a vectored maskable interrupt when the BUSY goes low indicating the end of an 8-bit shift. Input data is clocked into the SIOR register from the SI pin with the rising edge of the SK clock, while the MSB of the SIOR is shifted onto the SO pin with the falling edge of the SK clock. The user may reset the BUSY bit by software to allow less than 8 bits to shift. However, the user should ensure that the software BUSY resets only occurs when the SK clock is low, in order to avoid a narrow SK terminal clock.

## MICROWIRE/PLUS SLAVE MODE OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be configured as an input and the SO pin configured as an output by resetting and setting the appropriate bits in the Port G configuration register. The user must set the BUSY flag immediately upon entering the Slave mode. After eight clock pulses the Busy flag will be cleared and the sequence may be repeated. However, in the Slave mode the COP888 series does not shift data if the BUSY flag is reset, whereas the COP820C and COP840C continues to shift regardless of the BUSY flag, if the SK clock is active.

## MICROWIRE/PLUS ALTERNATE SK MODE

The COP888XX series of microcontrollers also allow an additional Alternate SK Phase Operation. In the normal mode data is shifted in on the rising edge of the SK clock and data is shifted out on the falling edge of the SK clock (Figure 2). The SIOR register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and data is shifted out on the rising edge of the SK clock (Figure 3).

[^12]FIGURE 2. MICROWIRE/PLUS TIming


TL/DD/10252-3
$\uparrow$ Arrows indicates points at which SI is sampled.
FIGURE 3. Alternate Phase SK Clock Timing

A control flag, SKSEL, allows either the normal SK clock or alternate SK clock to be selected. Resetting SKSEL selects the normal SK clock and setting SKSEL selects the alternate SK clock for the MICROWIRE/PLUS logic. The SKSEL flag is mapped into the G6 configuration bit. The SKSEL flag is reset after power up, selecting the normal SK clock signal. The alternate mode facilitates the usage of the MICROWIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock operation, i.e., shifting data out on the falling edge of the SK clock and shifting in data on the rising edge of the SK clock.

## MICROWIRE/PLUS SAMPLE PROTOCOL

This section gives a sample MICROWIRE/PLUS protocol using a COP888CL and COP840C. The slave mode operating procedure for this sample protocol is explained, and a timing illustration of the protocol is provided.

1. The MSEL bit in the CNTRL register is set to enable MICROWIRE; G0 ( $\overline{\mathrm{CS}}$ ) and G5 (SK) are configured as inputs and $\mathrm{G} 4(\mathrm{SO})$ as an output. $\mathrm{G} 6(\mathrm{SI})$ is always an input.
2. Chip Select line ( $\overline{\mathrm{CS}}$ ) from master device is connected to G0 of the slave device. An active-low level on $\overline{\mathrm{CS}}$ line causes the slave to interrupt.
3. From the high-to-low transistion on the $\overline{\mathrm{CS}}$ line, there is no data transfer on the MICROWIRE until time "T" (See Figure 4 ).
4. The master initiates data transfer on the MICROWIRE by turning on the SK clock.
5. A series of data transfers take place between the master and slave devices.
6. The master pulls the $\overline{\mathrm{CS}}$ line high to end the MICROWIRE operation. The slave device returns to normal mode of operation.

## SLAVE MODE OPERATING PROCEDURE

1. The MSEL bit in the CNTRL register is set to enable MICROWIRE; GO ( $\overline{\mathrm{CS}}$ ) and G5 (SK) are configured as inputs and G 4 (SO) as an output. G 6 ( SI ) is always an input.
2. Normal mode of operation until interrupted by $\overline{\mathrm{CS}}$ going low.
3. Set the BUSY flag and load SIOR register with the data to be sent out on SO. (The shift register shifts 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from SI are loaded into the low order end of the shift register.)
4. Wait for the BUSY flag to reset. (The BUSY flag is automatically reset after 8 bits of data have been shifted).
5. If data is being read in, the user should save contents of the SIOR register.
6. The prearranged set of data transfers are performed.
7. Repeat steps 3 through 6 . The user must ensure steps 3 through 6 are performed in time " t " (See Figure 4) as agreed upon in the protocol.

## DIFFERENCES BETWEEN COP888 AND COP820/COP840

The COP888 series MICROWIRE/PLUS feature differs from that of the COP820/COP840 in some respects. The COP888 series can be configured to interrupt the processor after the completion of a MICROWIRE/PLUS operation indicated by the BUSY flag going low. The COP888 series supports a vectored interrupt scheme. Two bytes of program memory space are reserved for each interrupt source. The user would do any required context switching and then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS instruction. The addresses of the different interrupt service routines are chosen by the user and stored in ROM in a table starting at OyE0 where " y " depends on the 256 byte block ( $0 y 00$ to 0 yFF ) in which the VIS instruction is located. The vector address for the MICROWIRE/PLUS interrupt is $0 y F 2-0 y F 3$.
Secondly, the COP888 series supports the alternate SK phase mode of MICROWIRE/PLUS operation. This feature facilitates the usage of the MICROWIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock operation, i.e., shifting data out on the falling edge of SK clock and shifting in data on the rising edge of the SK clock.


FIGURE 4. MICROWIRE/PLUS Sample Protocol Timing Diagram

## INTERFACE CONSIDERATIONS

To preserve the integrity of data exchange using MICROWIRE/PLUS, two aspects have to be considered:

1. Serial data exchange timing.
2. Fan-out/fan-in requirements.

Theoretically, infinite devices can access the same interface and be uniquely enabled sequentially in time. In practice, however, the actual number of devices that can access the same serial interface depends on the following: System data transfer rate, system supply requirement, capacitive loading on SK and SO outputs, the fan-in requirements of the logic families or discrete devices to be interfaced.

## HARDWARE INTERFACE

For proper data transfer to occur the output should be able to switch between a HIGH level and a LOW level in a predetermined amount of time. The transfer is strictly synchronous and the timing is related to the MICROWIRE/PLUS system clock (SK). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisifed:

$$
t_{\text {DELAY }}+\mathrm{t}_{\text {SETUP }} \leq \mathrm{t}_{\mathrm{CK}}
$$

where $t_{C K}$ is the time from data output starts to switch to data being latched into the peripheral chip, tSETUP is the setup time for the peripheral device where the data has to be at a valid level, and $t_{\text {DELAY }}$ is the time for the output to read the valid level. $\mathrm{t}_{\mathrm{CK}}$ is related to the system clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time.
Besides the timing requirements, system supply and fan-out/fan-in requirements also have to be considered when interfacing with MICROWIRE/PLUS. To drive multi-devices on the same MICROWIRE/PLUS, the output drivers of the controller need to source and sink the total maximum leakage current of all the inputs connected to it and keep the signal level within the valid logic " 1 " and " 0 " input voltage levels. Thus, if devices of different types are connected to the same serial interface, output driver of the controller must satisfy all the input requirements of each device. Similarly, devices with TRI-STATE® outputs, when connected to the SI input, must satisfy the minimum valid input level of the controller and the maximum TRI-STATE® leakage current of all outputs.
So, for devices that have incompatible input levels or source/sink requirements, external pull-up resistors or buffers are necessary to provide level-shifting or driving.

| Features |  | Part Number |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DS890XX | MM545X | COP470 | COP472 | $\begin{gathered} \text { ADC83X } \\ \text { (COP430) } \\ \hline \end{gathered}$ | COP498/499 | COP452L | $\begin{aligned} & \text { NMC9306 } \\ & \text { (COP494) } \\ & \hline \end{aligned}$ |
| GENERAL |  |  |  |  |  |  |  |  |  |
| Chip Function |  | AM/PM PLL | $\begin{array}{c\|} \hline \text { LED Display } \\ \text { Driver } \end{array}$ | VF Display Driver | $\begin{array}{\|c} \hline \text { LCD Display } \\ \text { Driver } \\ \hline \end{array}$ | A/D | RAM \& Timer | Frequency Generator | E2PROM |
| Process |  | ECL | NMOS | PMOS | CMOS | CMOS | CMOS | NMOS | NMOS |
| $\mathrm{V}_{\mathrm{Cl} \text { Range }}$ |  | $4.75 \mathrm{~V}-5.25 \mathrm{~V}$ | $4.5 \mathrm{~V}-11 \mathrm{~V}$ | -9.5 V to -4.5 V | $3.0 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-0.3 \mathrm{~V}$ | $2.4 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-6.3 \mathrm{~V}$ | 4.5V-5.5V |
| Pinout |  | 20 | 40 | 20 | 20 | 8/14/20 | 14/8 | 14 | 14 |
| HARDWARE INTERFACE |  |  |  |  |  |  |  |  |  |
| Min $\mathrm{V}_{\text {IH }} /$ Max $\mathrm{V}_{\text {IL }}$ |  | $2.1 \mathrm{~V} / 0.7 \mathrm{~V}$ | 2.2V/0.8V | -1.5V/-4.0V | $0.7 \mathrm{VCC} / 0.8 \mathrm{~V}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | 0.8 $\mathrm{Vcc} / 0.4 \mathrm{~V}_{\mathrm{cc}}$ | $2.0 \mathrm{~V} / 0.8 \mathrm{~V}$ | 2.0V/0.8V |
| SKClock Range |  | $0-625 \mathrm{kHz}$ | 0-500 kHz | $0-250 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $10-200 \mathrm{kHz}$ | $4-250 \mathrm{kHz}$ | $25-250 \mathrm{kHz}$ | $0-250 \mathrm{kHz}$ |
| Write Data DI | Setup Min | $0.3 \mu \mathrm{~s}$ | $0.3 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | 800 ns | $0.4 \mu \mathrm{~s}$ |
|  | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Hold } \\ \text { Min } \end{array} \\ \hline \end{array}$ | $0.8 \mu \mathrm{~s}$ | (Note 3) | 50 ns | 100 ns (Note 1) | $0.2 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| Read Data Prop Delay |  | (Note 4) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | $\begin{gathered} 2 \mu \mathrm{~s} \\ \text { (Note 2) } \end{gathered}$ | $\begin{gathered} 1 \mu \mathrm{~s} \\ \text { (Note 2) } \end{gathered}$ | $2.0 \mu \mathrm{~s}$ |
| Chip Enable | Setup | $0.275 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \end{gathered}$ | $1 \mu \mathrm{~s}$ (Note 1) | $0.2 \mu \mathrm{~s}$ | $0.2 \mu \mathrm{~s}$ (Note 1) | (Note 3) | $0.2 \mu \mathrm{~S}$ |
|  | HOLD | $0.300 \mu \mathrm{~s}$ | ( Note 3 ) | $\begin{gathered} 1.0 \mu \mathrm{~s} \\ \mathrm{Min} \end{gathered}$ | $1 \mu \mathrm{~s}$ (Note 2) | $0.2 \mu \mathrm{~s}$ | (Note 2) | (Note 3) | 0 |
| Max <br> Frequency Range | AM | 8 MHz | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
|  | FM | 120 MHz | ( Note 3 ) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) | (Note 3) |
| Max Osc. Freq. |  | (Note 3) | (Note 3) | 250 kHz | (Note 3) | ( Note 3) | $\begin{aligned} & 2.1 \mathrm{MHz}(-21) \\ & 32 \mathrm{kHz}(-15) \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 256-2100 \mathrm{kHz}(-4) \\ 64-525 \mathrm{kHz}(-2) \\ \hline \end{array}$ | (Note 3) |
| SOFT |  |  |  |  |  |  |  |  |  |
| Serial I/O Protocol |  | 11D1-D20 | 1D1-D35 | 8 Bits <br> At a Time | b1-b40 | 1xxx | $\begin{gathered} \text { 1yyxxD6-D0 } \\ \text { Start Bit } \end{gathered}$ | 1yxxx | 1AA-DD |
| Instruction/ Address Word |  | None | None | None | None | (Note 4) | (Note 4) | (Note 4) | (Note 4) |
| Note 1: Reference to SK rising edge. <br> Note 2: Reference to SK falling edge. <br> Note 3: Not defined. <br> Note 4: See data sheet for different modes of operation. |  |  |  |  |  |  |  |  |  |

## TYPICAL APPLICATIONS

A whole family of off-the shelf devices exist that are directly compatible with MICROWIRE/PLUS protocol. This allows direct interface with the COP800 family of microcontrollers. Table III provides a summary of the existing devices, their function and specification.

## NMC9306-COP888CG INTERFACE

The pin connection involved in interfacing an NMC9306 (COP494), a 256 bit E2PROM, with the COPB88CG microcontroller is shown in Figure 5. Some notes on the NMC9306 interface requirements are:

1. The SK clock frequency should be in the $0 \mathrm{kHz}-250 \mathrm{kHz}$ range.
2. $\overline{\mathrm{CS}}$ low period following an Erase/Write instruction must not exceed 30 ms maximum. It should be set at typical or minimum specification of 10 ms .
3. The start bit on DI must be set by a " 0 " to " 1 " transition following a $\overline{C S}$ enable (" 0 " to " 1 ') when executing any instruction. One $\overline{\mathrm{CS}}$ enable transition can only execute one instruction.
4. In the read mode, following an instruction and data train, the DI can be a "don't care", while the data is being outputted, i.e., for the next 17 bits or clocks. The same is true for other instructions after the instrution and data has been fed in.
5. The data out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential.
If $\overline{\mathrm{CS}}$ is held on after all 16 of the data bits have been outputed, the DO will output the state of DI until another $\overline{\mathrm{CS}} \mathrm{LO}$ to HI transition starts a new instruction cycle.
6. After a read cycle, the $\overline{\mathrm{CS}}$ must be brought low for one SK clock cycle before another instruction cycle starts.


TL/DD/10252-5
FIGURE 5. NMC9306-COP888CG Interface

Instruction Set

| Commands | Start <br> Bit | Opcode | Address | Comments |
| :--- | :---: | :---: | :---: | :---: |
| READ | 1 | 0000 | A3A2A1AO | Read Register 0-15 |
| WRITE | 1 | 1000 | A3A2A1AO | Write Register 0-15 |
| ERASE | 1 | 0100 | A3A2A1AO | Erase Register 0-15 |
| EWEN | 1 | 1100 | 0001 | Write/Erase Enable |
| ENDS | 1 | 1100 | 0010 | Write/Erase Disable |
| ***RAL | 1 | 1100 | 0100 | Write All Registers |
| ERAL | 1 | 1100 | 0101 | Read All Registers |

Where A3A2A1A0 corresponds to one of the sixteen 16-bit registers.

All commands, data in, and data out are shifted in/out on the rising edge of the SK clock.
Write/Erase is then done by pulsing $\overline{\mathrm{CS}}$ low for 10 ms .
All instructions are initiated by a LO-HI transition on $\overline{\mathrm{CS}}$ followed by a LO-HI transition on DI.
READ- After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE- Write command shifted in followed by data in ( 16 bits) the $\overline{C S}$ pulsed low for 10 ms minimum.

ERASE/ERASE ALL-Command shifted in followed by $\overline{C S}$ low.
WRITE ALL- Pulsing $\overline{C S}$ low for 10 ms .
ENABLE/DISABLE- Command shifted in.
A detailed explanation of the E2PROM timing diagrams, instruction set and the various considerations could be found in the NMC9306 data sheet. A source listing of the software to interface the NMC9306 with the COP888CG is provided.

## SOURCE LISTING

.INCLD COP888.INC
;
;This program provides in the form of subroutines, the ability to erase,enable, disable, read and write to the COP494 EEPROM.
;
SNDBUF $=0 \quad$;CONTAINS THE COMMAND BYTE TO BE WRITTEN TO COP494
RDATL $=1$;LOWER BYTE OF THE COP494 REGISTER DATA READ
RDATH $=2$;UPPER BYTE OF THE COP494 REGISTER DATA READ
WDATL $=3$;LOWER BYTE OF THE DATA TO BE WRITTEN TO COP494 ;REGISTER
WDATH $=4$
;UPPER BYTE OF THE DATA TO BE WRITTEN TO COP494 ;REGISTER
ADRESS $=5$;THE LOWER 4-BITS OF THIS LOCATION CONTAIN THE ;ADDRESS
OOF THE COP494 REGISTER TO BE READNWRITTEN
FLAGS = 6 ;USED FOR SETTING UP FLAGS
:
; Flag value action
; $\infty$ ERASE,ENABLE,DISABLE,ERASE ALL
; 01 READ CONTENTS OF COP494 REGISTER
; 03 WRITE TO COP494 REGISTER
; OTHERS ILLEGAL COMBINATION
DLYH $=0 F O$
DLYL $=0 F 1$
;
;THE INTERFACE BETWEEN THE COP888CG AND THE COP494 (256-BIT EEPROM) CONSISTS OF FOUR LINES. THE ;GO (CHIP SELECT LINE), G4 (SERIAL OUT SO), G5 (SERIAL CLOCK SK) ;AND G6 (SERIAL IN SI).
: INITIALIZATION
;

| LD | PORTGC,*031 | :Setup GO,G4,G5 as ouputs |
| :--- | :--- | :--- |
| LD | PORTGD,*00 | ;Initialize G data reg to zero |
| LD | CNTROL,*08 | :Enable MSEL, select MW rate of 2tc | ;

;THIS ROUTINE ERASES THE MEMORY LOCATION POINTED TO BY THE ADDRESS CONTAINED IN THE LOCATION ;"ADRESS". THE LOWER NIBBLE OF "ADRESS" CONTAINS THE COP494 REGISTER ADDRESS AND THE UPPER NIBBLE ;SHOULD BE SET TO ZERO.
;
ERASE: LD A,ADRESS
OR A, *OCO
$X \quad$ A,SNDBUF
LD FLAGS. \#O

JSR INIT
RET
;
;THIS ROUTINE ENABLES PROGRAMMING OF THE COP494. PROGRAMMING MUST BE PRECEDED ONCE BY A ;PROGRAMMING ENABLE (EWEN).
;
EWEN: LD SNDBUF,"O3O

```
LD FLAGS,*O
JSR INIT
RET
;
:THIS ROUTINE DISABLES PROGRAMMING OF THE COP494.
:
EWDS: LD SNDBUF,*O
    LD FLAGS.*O
    JSR INIT
    RET
;
:THIS ROUTINE ERASES ALL REGISTERS OF THE COP494.
:
ERAL: LD SNDBUF,*O2O
    LD FLAGS,*O
    JSR INIT
    RET
;
;THIS ROUTINE READS THE CONTENTS OF THE COP494 REGISTER. THE COP494 ADDRESS IS SPECIFIED IN THE
:LOWER NIBBLE OF LOCATION "ADRESS'. THE UPPER NIBBLE SHOULD BE SET TO ZERO. THE 16-BIT CONTENTS OF
:THE COP494 REGISTER ARE STORED IN RDATL AND RDATH.
;
READ: LD A.ADRESS
    OR A.W08O
    X A,SNDBUF
    LD FLAGS,*1
    JSR INIT
    RET
:
TTHIS ROUTINE WRITES A 16-BIT VALUE STORED IN WDATL AND WDATH TO THE COP494 REGISTER WHOSE ADDRESS
;IS CONTAINED IN THE LOWER NIBBLE OF THE LOCATION 'ADRESS'. THE UPPER NIBBLE OF ADDRESS LOCATION
;SHOULD BE SET TO ZERO.
:
WRITE: LD A,ADRESS
        OR A,WO4O
        X A.SNDBUF
        LD FLAGS,*3
        JSR INIT
        RET
;
:THIS ROUTINE SENDS OUT THE START BIT AND THE COMMAND BYTE. IT ALSO DECIPHERS THE CONTENTS OF THE
;FLAG LOGATION AND TAKES A DECISION REGARDING WRITE, READ OR RETURN TO THE CALLING ROUTINE.
;
INIT: SBIT O,PORTGD ;SET CHIP SELECT HIGH
    LD SIOR,WOO1 ;LOAD SIOR WITH START BIT
        SBIT BUSY,[B] ;SEND OUT THE START BIT
PUNT1: IFBIT BUSY,[B]
        JP PUNT1
        LD A,SNDBUF
        X A,[X] ;LOAD SIOR WITH COMMAND BYTE
        SBIT BUSY.[B] ;SEND OUT COMMAND BYTE
PUNT2: IFBIT BUSY,[B]
        JP PUNT2
        IFBIT O,FLAGS -ANY FURTHER PROCESSING ?
```

|  | JP <br> RBIT <br> RET | NOTDON 0,PORTGD | ;YES <br> :NO, RESET CS AND RETURN |
| :---: | :---: | :---: | :---: |
| NOTDON: | IFBIT | 1,FLAGS | ;READ OR WRITE? |
|  | JP | WR494 | :JUMP TO WRITE ROUTINE |
|  | LD | SIOR,*000 | ;NO, READ COP494 |
|  | SBIT | BUSY,PSW | ;DUMMY CLOCK TO READ 2ERO |
|  | RBIT | BUSY,[B] |  |
|  | SBIT | BUSY,[B] |  |
| PUNT3: | IFBIT | BUSY,[B] |  |
|  | JP | PUNT3 |  |
|  | X | A, X$]$ |  |
|  | SBIT | BUSY,[B] |  |
|  | X | A,RDATH |  |
| PUNT4: | IFBIT | BUSY,[B] |  |
|  | JP | PUNT4 |  |
|  | LD | A, X$]$ |  |
|  | X | A,RDATL |  |
|  | RBIT | O,PORTGD |  |
|  | RET |  |  |
| WR494: |  |  |  |
|  | LD | A,WDATH |  |
|  | X | A, [X] |  |
|  | SBIT | BUSY,[B] |  |
| PUNT5: | IFEIT | BUSY, [B] |  |
|  | JP | PUNT5 |  |
|  | LD | A, WDATL |  |
|  | X | A, $[\mathrm{X}]$ |  |
|  | SBIT | BUSY,[B] |  |
| PUNT6: | IFBIT | BUSY, [B] |  |
|  | JP | PUNT6 |  |
|  | RBIT | O,PORTGD |  |
|  | JSR | TOUT |  |
|  | RET |  |  |
| ;ROUTINE TO GENERATE DELAY FOR WRITE |  |  |  |
| ; |  |  |  |
| TOUT: | LD | DLYH, ${ }^{\text {POOA }}$ |  |
| WAIT: | LD | DLYL,\#OFF |  |
| WAIT1: | DRSZ | DLYL |  |
|  | JP | WAIT1 |  |
|  | DRSZ | DLYH |  |
|  | JP | WAIT |  |
|  | RET |  |  |
|  | .END |  |  |

## COP472-COP820 Interface

The pin connection required for interfacing COP472-3 Liquid Crystal Display (LCD) Controller with COP820C microcontroller is shown in Figure 6. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. One COP472-3 can drive 36 segments and two or more COP472-3's can be cascaded to drive additional segments as long as the output loading capacitance does not exceed specifications.
The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described briefly. Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

| SA | SB | SC | SD | SE | SF | SG | SH |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Data is shifted into an eight bit shift register. The first bit of data is for segment $H$, digit 1 , and the eight bit is for segment $A$, digit 1. A set of eight bits are shifted in and then
loaded into the digit one latches. The second, third, and fourth set is then loaded sequentially. The fifth set of data bits contain special segment data and control data in the following format:

| SYNC | Q 7 | Q 6 | X | SP 4 | SP 3 | SP 2 | SP 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. The Table IV summarizes the function of bits six and seven.
The eight bit is used to synchronize two COP472-3's to drive an $81 / 2$ digit display. A detailed explanation of the various timing diagrams, loading sequence and segment/backplane multiplex scheme can be found in the data sheets of COP472-3. The source listing of the software used in the interface is provided.


## SOURCE LISTING

;THIS PROGRAM DISPLAYS FOUR DIGITS OF THE RAM SPECIFIED BY; THE ADDRESS POINTER "HEAD" ON A 4 DIGIT 3 ;DECIMAL POINT (MULTIPLEXED) LCD DISPLAY. THE DATA STREAM IS SENT OUT SERIALLY THROUGH THE ;MICROWIREJPLUS INTERFACE TO THE COP472 LCD DISPLAY DRIVER. NOTE: THE RAM CONTENTS SHOULD BE ;BETWEEN ${ }^{\circ} 0^{\circ}$ AND ${ }^{\circ} \mathrm{F}$ ".
;

;
START: LD CNTRL,*OB ;SET MSEL BIT IN CNTRL
LD PORTGC,HO32 ;SET COP472 IN STAND ALONE MODE
: ;
; :
;
;THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMOAY ;POINTED BY X REGISTER
;

| AGAIN: | LD | B.4HEAD | ;POINTER TO START ADDRESS |
| :---: | :---: | :---: | :---: |
|  | LD | X.MMEMSTR | ;POINTER TO STORE ADDRESS |
| NEXDIG: | LD | A, [ $[8+]$ | :LOAD A WITH RAM DIGIt AND |
|  |  |  | :INCREMENT B POINTER |
|  | ADD | A, \%OFO | ;ADD OFFSET TO THE DIGIT |
|  | LAID |  | ;LOOKUP SEGMENT DATA TO A |
|  | X | A, $[\mathrm{X}+\mathrm{l}$ ] | ;STORE IN MEMORY |
|  | IFBNE | *04 | ;CHECK FOR END OF FOUR |
|  |  |  | ;DIGITS AND REPEAT |
|  | JP | NEXDIG | ;IF NECESSARY |
| ; |  |  |  |
| :THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION |  |  |  |
| ; ON THE LCD DISPLAY. |  |  |  |
| ; |  |  |  |
| ; LD |  |  |  |
| DSP: | LD | B,MMEMEND | ;LOAD THE START ADDRESS |
|  | RBIT | 1,PORTGD | ;BIT G1 IS USED TO SELECT |
|  |  |  | ;COP472 (PIN 4) |

;
:THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION
; ON THE LCD DISPLAY.
;
;
DSP: LD B,HMEMEND ;LOAD THE START ADDRESS
RBIT 1,PORTGD :BIT G1 IS USED TO SELECT ;COP472 (PIN 4)
PORT G DATA REGISTER :PORT G CONFIGURATION ;COP472 CONTROL WORD ;STARTING MEMORY LOC FOR ;STARTING MEMORY LOC FOR MMEMORY LOC FOR LAST ;SEGMENT DATA
,
;

| REPEAT: | LD | A, [B-1 | ;SEGMENT DATA TO A |
| :---: | :---: | :---: | :---: |
|  | X | A,SIO | ;LOAD THE SIO REGISTER |
|  | SBIT | *2.PSW | ;SET BUSY BIT IN PSW |
| WAIT: | IFBIT | *2.PSW | ;WAIT TIL SHIFTING IS |
|  | JP | WAIT | ;COMPLETE |
|  | IFBNE | 404 | ;CHECK FOR END OF FOUR |
|  | JP | REPEAT | ;DIGITS AND REPEAT |
|  | SBIT | 1,PORTGD | ;DESELECT COP472 |
| LOOP: | JP | LOOP | ;DONE DISPLAYING |
| ; |  |  |  |
| i STORE THE LOOKUP TABLE FOR SEGMENT DATA IN ROM LOCATION OFO |  |  |  |
|  |  |  |  |
| : |  |  |  |
| . $=0$ FO |  |  |  |
|  |  |  |  |
|  | . BYTE | 03F,006,05B,04F | ;DATA FOR 0, 1,2,3 |
|  | .BYTE | 066,06D,07D,07 | ;DATA FOR 4,5,6,7 |
|  | . BYTE | 07F,067,077,07C | ;DATA FOR 8,9,A,B |
|  | .BYTE | 039,05E,079,071 | ;DATA FOR C,D,E,F |
| ; |  |  |  |
| ; | .END |  |  |

The code listed in this App Note is available on Dial-A-Helper.
Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone.
With a communications package and a PC, the code detailed in this App Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162
Voice (408) 721-5582
For Additional Information, Please Contact Factory

## High Performance Controller in Information Control Applications

## ABSTRACT

This paper describes National Semiconductor's HPCTM family of High Performance microControllers. Included are two examples showing how the devices are used in actual Information Control applications.
The architecture, technology, and instruction set of the HPC family are presented, with emphasis on how these features are appropriate for use in microcontroller based information control systems. Two example applications are given, the first being the use of a single chip mode HPC as an I/O processor and interrupt handler in a laser beam printer. In this case the HPC acts as a slave to the main 32-bit CPU in the printer, freeing it from the many tasks which require fast interrupt response and thus improves system throughput. The second example shows the HPC used in expanded mode as the sole microprocessor in an ESDI to SCSI bridge adapter card. The operations performed by the HPC in this application are used as an example of how the instruction set and addressing modes work together to achieve high throughput. The paper concludes with a brief discussion of the future of the HPC family of devices.

## INTRODUCTION

The HPC (High Performance Controller) family of microcontrollers was designed by National Semiconductor as the first of a new generation of 16 -bit CMOS microcontrollers.
The intention was to start afresh, using the experience gained from earlier device families and, without software

National Semiconductor Application Note 585
Steve McRobert
compatibility constraints, to create an architecture sufficiently advanced to be competitive for 10 years or more. Other design goals were to minimize device complexity, thus allowing for dependable, economical, high volume production, and to make HPC easy to understand so that system designers could readily convert designs to use the new family's advanced features.
These goals have been met, and, since the first device was sampled in early 1986, the HPC family has developed into a well proven solution to many design problems.

## ARCHITECTURE

The HPC family is based on a core concept. All devices share a common core including the CPU and a base set of peripherals such as timer/counters etc. Figure 1 shows a block diagram of the HPC16083 with the core emphasized at left. HPC uses a memory-mapped Von Neuman architecture, in which all registers, I/O ports, peripherals etc. are assigned memory locations in one uniform address space.
This includes the CPU registers (Figure 1), allowing all HPC instructions to operate on every register in the programmer's model. Such uniformity simplifies the work of the assembly language programmer and the writer of the C compiler, making the HPC a particularly efficient microcontroller for running programs written in " C ".


FIGURE 1. HPC16083 Block Diagram

The core is connected to peripherals and on-chip memory by a 16-bit address/data bus, which is multiplexed to reduce die size. This bus is brought out on the A port when the device is used in expanded and/or ROMless modes, allowing off-chip devices to be accessed in exactly the same fashion as on-chip memory or peripherals.
When writing assembly language or C instructions the programmer perceives no difference between on-chip and offchip memories, but both assembler and compiler take account of two key differences. When the HPC is run at high oscillator frequencies (up to 30 MHz on current production devices) a wait state must be applied for accesses to external memories or peripherals, but are never applied to onchip RAM or registers. The other difference is that accesses to on-chip locations with addresses below 100 hexadecimal (called basepage accesses) require only a one byte address, so are thus shorter and faster than accesses to nonbasepage locations (Figure 2).

| FFF:FFFO | INTERRUPT VECTORS | HPC16083 <br> ON-CHIP ROM <br> SPACE |
| :--- | :--- | :--- |
| FFEF:FFDO | JSRP VECTORS |  |
| FFCF:E000 | GENERAL PURPOSE ROM |  |
| DFFF:0200 | EXPANDED MODE <br> ADDRESS SPACE | EXTERNAL <br> USER <br> MEMORY |
| OIFF:OICO | ON-CHIP RAM | ON-CHIP RAM |
| OIBF:00C0 | ON-CHIP REGISTERS | AND REGISTERS |
| OOBF:0000 | ON-CHIP RAM |  |

## FIGURE 2

The programmer must choose which variables to put into on chip RAM or the basepage to achieve maximum performance and code efficiency.
Basepage RAM, because it is very fast and efficient to use, provides many of the benefits of the register file architecture used on some other microcontrollers. The HPC is different, however, in that it has a small set of registers: Accumulator, $B$ pointer, $X$ pointer and K (or limit) register. These registers all have addresses and can be used as general purpose memory locations, but are best used for their special func-
tions. Many HPC instructions have two operands, the source and the destination. If the Accumulator (A) register is used as the destination, this is implied in the opcode and the address of A need not be included in the instruction, thus making it shorter and faster than instructions using another memory location as the destination. If the address of the source is contained in the B register then this too can be implied from the opcode and the whole instruction becomes one byte long.
Most HPC instructions thus have a single-byte form, using the B or X register as a pointer to the memory location being accessed.
The use of the K register will be discussed in the next section.
The primary objective when designing the architecture and instruction set of HPC was to minimize code size, an approach which can reduce throughput if unlimited bus bandwidth is available. In typical microcontroller applications the use of external memory is undesirable for board space and cost reasons. If the code is too large for mask ROM, the best solution in terms of space and cost is a single, relatively slow, EPROM.
In this situation of low bus bandwidth, the high byte efficiency of the HPC goes hand-in-hand with good performance.

## ADDRESSING MODES

In keeping up with the HPC philosophy of being simple and quick to understand, the HPC instruction set (Figure 3) has relatively few mnemonics. This is because for those instructions with one or two addressable operands the same mnemonic is used regardless of the addressing mode, operand size (byte or word) or address size (depending upon whether each operand is in the basepage or not). Each individual memory location may be addressed using one of the following addressing modes:
Direct: $\quad$ The 8- or 16-bit address is included in the series of bytes that make up the instruction.
Indirect:

| Mnemonic | Description | Action |
| :---: | :---: | :---: |
| ARITHMETIC INSTRUCTIONS |  |  |
| ADD | Add | MA + Meml $\rightarrow$ MA $\quad$ carry $\rightarrow$ C |
| ADC | Add with carry | MA + Meml $+\mathrm{C} \rightarrow$ MA $\quad$ carry $\rightarrow$ C |
| ADDS | Add short imm8 | MA + imm8 $\rightarrow$ MA $\quad$ carry $\rightarrow$ C |
| DADC | Decimal add with carry | $\mathrm{MA}+$ Meml $+\mathrm{C} \rightarrow \mathrm{MA}$ (Decimal) $\quad$ carry $\rightarrow \mathrm{C}$ |
| SUBC | Subtract with carry | MA-MemI + C $\rightarrow$ MA $\quad$ carry $\rightarrow$ C |
| DSUBC | Decimal subtract w/carry | MA-Meml $+\mathrm{C} \rightarrow$ MA (Decimal) $\quad$ carry $\rightarrow$ C |
| MULT | Multiply (unsigned) | MA* Meml $\rightarrow$ MA \& X, O $\rightarrow \mathrm{K}, \mathrm{O} \rightarrow \mathrm{C}$ |
| DIV | Divide (unsigned) | MA/Meml $\rightarrow$ MA, rem. $\rightarrow \mathrm{X}, \mathrm{O} \rightarrow \mathrm{K}, \mathrm{O} \rightarrow \mathrm{C}$ |
| DIVD | Divide Double Word (unsigned) | $(X \& M A) /$ Meml $\rightarrow$ MA, rem $\rightarrow X, 0 \rightarrow K$, carry $\rightarrow C$ |
| IFEQ | If equal | Compare MA \& Meml, Do next if equal |
| IFGT | If greater than | Compare MA \& Meml, Do next if MA > Meml |
| AND | Logical and | MA and Meml $\rightarrow$ MA |
| OR | Logical or | MA or Meml $\rightarrow$ MA |
| XOR | Logical exclusive-or | MA xor Meml $\rightarrow$ MA |
| MEMORY MODIFY INSTRUCTIONS |  |  |
| INC | Increment | Mem $+1 \rightarrow$ Mem |
| DECSZ | Decrement, skip if 0 | Mem -1 $\rightarrow$ Mem, Skip next if Mem $=0$ |



TRANSFER OF CONTROL INSTRUCTIONS

| JSRP | Jump subroutine from table | $\begin{gathered} \mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP} \\ \mathrm{~W} \text { (table\#) } \rightarrow \mathrm{PC} \end{gathered}$ |
| :---: | :---: | :---: |
| JSR | Jump subroutine relative | $\begin{aligned} & P C \rightarrow \text { [SP],SP+2 } \rightarrow \text { SP,PC }+\# \rightarrow P C \\ & (\# \text { is }+1025 \text { to }-1023) \end{aligned}$ |
| JSRL | Jump subroutine long | $\mathrm{PC} \rightarrow[\mathrm{SP}], \mathrm{SP}+2 \rightarrow \mathrm{SP}, \mathrm{PC}+\# \rightarrow \mathrm{PC}$ |
| JP | Jump relative short | $\mathrm{PC}+\# \rightarrow \mathrm{PC}(\#$ is +32 to -31 ) |
| JMP | Jump relative | PC+\# $\rightarrow$ PC(\#is + 257 to -255) |
| JMPL | Jump relative long | $\mathrm{PC}+$ \# $\rightarrow$ PC |
| JID | Jump indirect at PC + A | $P C+A+1 \rightarrow P C$ |
| JIDW |  | then Mem(PC) $+\mathrm{PC} \rightarrow \mathrm{PC}$ |
| NOP | No Operation | $\mathrm{PC}+1 \rightarrow \mathrm{PC}$ |
| RET | Return | $\mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}$ |
| RETSK | Return then skip next | $\mathrm{SP}-2 \rightarrow \mathrm{SP},[\mathrm{SP}] \rightarrow \mathrm{PC}$, \& skip |
| RETI | Return from interrupt | $S P-2 \rightarrow S P,[S P] \rightarrow P C$, interrupt re-enabled |

Note: $W$ is 16 -bit word of memory
MA is Accumulator A or direct memory (8 or 16-bit)
Mem is 8 -bit byte or $\mathbf{1 6}$-bit word of memory
Meml is 8 - or 16 -bit memory or 8 or 16 -bit immediate data
imm is 8 -bit or 16 -bit immediate data
imm8 is 8-bit immediate data only
FIGURE 3. HPC Instruction Set DescriptionLD BK, \# 0400, \# 0600; P ; Point to beginning \& end of target
LOOP: LD A, $[\mathrm{X}+\mathrm{]}$ W ; Get word from source block
$X S A,[B+] . W \quad$; Store it at target


## FIGURE 4. Word Block Move

Indexed: As Indirect, but with an 8- or 16-bit immediate offset added to the pointer.
Register Indirect: As indirect, but the B or X registers are used as pointers, with their addresses implied in the opcode.
Immediate: Only for the source in two-operand instructions. An 8 - or 16 -bit immediate value is included in the instruction.
The first four addressing modes are used both for single operand instructions e.g. bit set, bit clear, bit test, increment, decrement, and two operand instructions such as ADD and LD.
Direct and immediate modes can be used in combination, allowing operations to be performed directly on memory or registers without using the accumulator.
Two variables, each byte or word, each located anywhere in memory, can be compared, added, divided or have any of the other two-address instructions performed on them. This improves the byte-efficiency of the HPC, and enhances the power of the instruction set in that it takes less lines of assembly code to perform a given function than it would for earlier, completely accumulator-based CPUs.
An important benefit provided by the indirect and indexed modes is that any of the 96 words of RAM or the basepage registers, such as port A or the accumulator, may be used as pointers.
There are two special addressing modes which are used only with the LD and $X$ (exchange) instructions. These modes are called auto increment/decrement and auto increment/decrement with conditional skip, and their use is illustrated by the example shown in Figure 4.
This example uses the $B$ pointer, the $X$ pointer and the $K$ register to move a block of data one word at a time. Some points to note are that the LD BK instruction initializes both registers with one instruction, and that both the LD and XS instructions increment the pointer by two because two bytes (one word) are moved. The S in XS signifies the conditional
skip. After $A$ has been exchanged with the word pointed to by $B, B$ is incremented, then compared with $K$. If $B$ is greater than $K$ (or, for an XS $A,[B-]$ instruction, if $B$ is less than $K$ ) the next statement is skipped over, thus terminating the loop. This example epitomizes the approach taken in designing the HPC family.
String operations are built up from simple data movement instructions, allowing them to be interrupted at any time with no need for complex re-start or recovery schemes.

## INSTRUCTION SET

The HPC instruction set is noticeably different from other 16 -bit controllers, in that many of its instructions are single byte. How this is achieved can be seen by looking at the opcode map (Figure 5).
Instructions such as bit manipulation operations and single byte jumps (JP) use many opcodes for the same mnemonic. This is because information, such as the jump length for JP, is coded into the opcode.
This makes these instructions very efficient, and enhances the performance of the HPC in information control applications, where decision making and bit manipulation operations tend to be important.
All of the arithmetic, comparison, logical and data movement instructions have a single byte form using register indirect addressing mode. The opcode space "used up" by having many opcodes for a few instructions is restored by using addressing mode prefixes for the less commonly used addressing modes. These make instructions using these modes one byte longer, but the use of these prefixes allows all of the two address instructions to use all of the addressing modes. Without the prefixes the HPC would run out of opcode space and restrictions would have to be placed on some instructions, making the assembly language much harder to use and the C compiler harder to write. Examples are given in Figure 6 of several combinations of instructions and addressing modes, with execution times for systems using low cost external memories.

LSB/MSB $\rightarrow$

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CLRA | IFBIT 0 | JSRP 0 | JSR + | $\mathrm{JP}+1^{*}$ | $\mathrm{JP}+17$ | JP 0 | JP -16 |
| 1 | COMP A | IFBIT 1 | JSRP 1 | JSR + | $J P+2$ | $J P+18$ | JP -1 | JP -17 |
| 2 | SC | IFBIT 2 | JSRP 2 | JSR + | JP + 3 | JP + 19 | JP -2 | JP -18 |
| 3 | RC | IFBIT 3 | JSRP 3 | JSR + | JP + 4 | $\mathrm{JP}+20$ | JP -3 | JP -19 |
| 4 | INC A | IFBIT 4 | JSRP 4 | JSR - | $J P+5$ | $\mathrm{JP}+21$ | JP -4 | JP -20 |
| 5 | DEC A | IFBIT 5 | JSRP 5 | JSR - | $\mathrm{JP}+6$ | $\mathrm{JP}+22$ | JP -5 | JP - 21 |
| 6 | IFNC | IFBIT 6 | JSRP 6 | JSR - | $\mathrm{JP}+7$ | $\mathrm{JP}+23$ | JP -6 | JP -22 |
| 7 | IFC | IFBIT 7 | JSRP 7 | JSR - | JP + 8 | $\mathrm{JP}+24$ | JP -7 | JP -23 |
| 8 | SBIT 0 | RBIT 0 | JSRP 8 | RBIT X | JP +9 | JP + 25 | JP -8 | JP -24 |
| 9 | SBIT 1 | RBIT 1 | JSRP 9 | SBIT X | $\mathrm{JP}+10$ | $\mathrm{JP}+26$ | JP -9 | JP -25 |
| A | SBIT 2 | RBIT 2 | JSRP 10 | IFBIT X | JP + 11 | $\mathrm{JP}+27$ | JP - 10 | JP -26 |
| B | SBIT 3 | RBIT 3 | JSRP 11 | SWAP A | JP + 12 | JP + 28 | JP - 11 | JP -27 |
| C | SBIT 4 | RBIT 4 | JSRP 12 | RET | $\mathrm{JP}+13$ | $\mathrm{JP}+29$ | JP -12 | JP -28 |
| D | SBIT 5 | RBIT 5 | JSRP 13 | RETSK | $J P+14$ | $\mathrm{JP}+30$ | JP - 13 | JP -29 |
| E | SBIT 6 | RBIT 6 | JSRP 14 | RETI | JP + 15 | $\mathrm{JP}+31$ | JP -14 | JP -30 |
| F | SBIT 7 | RBIT 7 | JSRP 15 | POP | $J P+16$ | JP + 32 | JP -15 | JP -31 |
|  | 8 | 9 | A | B | C | D | E | F |
| 0 | Dir-Dir | LD A, i | Dir-Dir | LD A,ii | LDS [ $B+$ ].b | LD [ $\mathrm{X}+\mathrm{]}$, b | LDS [ $\mathrm{B}+\mathrm{]} . \mathrm{w}$ | LD [ $\mathrm{X}+\mathrm{]} . \mathrm{w}$ |
| 1 | Dir-Dir | LD K,i | Dir-Dir | LD K,ii | XS [ $\mathrm{B}+\mathrm{]} . \mathrm{b}$ | X [ $\mathrm{X}+\mathrm{]}$, b | XS [ $B+] . w$ | X [ $\mathrm{X}+\mathrm{]}$.w |
| 2 | Imm-Dir | LD B,i | Index | LD B,ii | LDS [B-].b | LD [ $\mathrm{X}-\mathrm{l}$, b | LDS [B-].w | LD [ $\mathrm{X}-\mathrm{]}$.w |
| 3 | Imm-Dir | LD X, | - | LD X,ii | XS [B-].b | X M [ $X-\mathrm{l}, \mathrm{b}$ | XS [B-].w | X [X-].w |
| 4 | Dir-Dir | JMP+ | Dir-Dir | JMPL | LD [B].b | LD [X]. b | LD [B].w | LD [X].w |
| 5 | Dir-Dir | JMP- | Dir-Dir | JSRL | X [B].b | X [X].b | $\mathrm{X}[\mathrm{B}] . \mathrm{w}$ | X [X].w |
| 6 | Imm-Dir | Direct | Index | Direct | ST [B].b | ST [X].b | ST [B].w | ST [X].w |
| 7 | Imm-Dir | LD bd, i | LD BK,ii | LD wd,ii | SHR A | RRC A | SHLA | RLCA |
| 8 | LD A,bd | ADD A, | LD A,wd | ADD A,ii | ADC A,b | ADD A, b | ADC A,w | ADD A,w |
| 9 | INC bd | AND A, i | INC wd | AND A,ii | DADC A,b | AND A, b | DADC A,w | AND A,w |
| A | DECSZ bd | OR A, i | DECSZ wd | OR A,ii | DSUBC A,b | OR A, b | DSUB A,w | OR A,w |
| B | ST A,bd $\dagger$ | XOR A, ${ }^{\text {I }}$ | ST A,wd $\dagger$ | XOR A, ii | SUBC A, b | XOR A, b | SUBC A,w | XOR A,w |
| C | LD bd, bd | IFEQ A, $i$ | LD wd,wd | IFEQ A,ii | JID | IFEQ A, b | JIDW | IFEQ A,w |
| D | LD BK,i | IFGT A, ${ }^{\text {I }}$ | Indirect | IFGT A,ii | - | IFGT A, ${ }^{\text {b }}$ | - | IFGT A,w |
| E | X A,bd | MULT A,i | X A,wd | MULTA,ii | - | MULT A,b | - | MULT A,w |
| F | XIndirect | DIV A, ${ }^{\text {i }}$ | PUSH | DIV A, ii | DIVD A,b | DIV A, ${ }^{\text {b }}$ | DIVD A,w | DIV A,w |

$-=$ opcode is reserved for future use.
b = byte of memory
bd = direct byte of memory
$i=8$-bit immediate value
$\mathrm{w}=$ word of memory
wd = direct word of memory
ii $=16$-bit immediate value
Dir-Dir, Imm-Dir, Index, Direct, Indirect and XIndirect are all Addressing Mode directives.
Notes:
*NOP is the same as JP + 1 and has the same opcode.
$\dagger$ These opcodes are LD if prefixed by Dir-Dir or Imm-Dir directive.
FIGURE 5

|  |  | 20 MHz | 30 MHz |
| :--- | :--- | :--- | :--- |
| CLR | A | 300 ns | 200 ns |
| RRC | A | 400 ns | 267 ns |
| LD | B, H'3CF2 | 600 ns | 400 ns |
| IFBIT | 7,[B].B | 800 ns | 533 ns |
| ST | A,38.W | 900 ns | 600 ns |
| JSR |  | $1.10 \mu \mathrm{~s}$ | $733 \mu \mathrm{~s}$ |
| JSRL |  | $1.40 \mu \mathrm{~s}$ | $933 \mu \mathrm{~s}$ |
| ADC | [H'10].W, [H'20].W | $1.70 \mu \mathrm{~s}$ | $1.13 \mu \mathrm{~s}$ |
| DSUBC | [H'AO].W, [H'B0].W | $2.00 \mu \mathrm{~s}$ | $1.33 \mu \mathrm{~s}$ |
| MULT | A, [B].W | $5.90 \mu \mathrm{~s}$ | $3.93 \mu \mathrm{~s}$ |
| DIVD | A,[X].W | $6.40 \mu \mathrm{~s}$ | $4.27 \mu \mathrm{~s}$ |
| Times Calculated with 1 Wait State Inserted |  |  |  |

FIGURE 6. Typical Execution Times
There are many more powerful features of the HPC instruction set, but space does not permit describing them here. For more information see the documents listed in the references section.

## TECHNOLOGY

The HPC family and nearly all other new National Semiconductor analog and digital VLSI devices are fabricated in an advanced double metal process called M2CMOS. This is a very high speed process, as shown by the current production two micron (drawn) HPC46083, which is available as a 30 MHz version.
The HPC family has been migrated to a 1.5 micron (drawn) process for the first part with an analog to digital converter on chip, the HPC46164.
National Semiconductor already manufactures the NS32532 microprocessor in 1.25 micron M2CMOS, and will shrink this process still further in the future. The HPC devices will be migrated to these smaller geometries and will benefit from other process developments such as on chip EPROM.

## INFORMATION CONTROL APPLICATIONS

## Laser Beam Printer Front End Processor

This section describes a customer's application for an HPC46083 used in single chip mode. It makes use of the Universal Peripheral interface (UPI) port which is a feature of all HPC devices with on-chip mask ROM.

The UPI port allows an HPC device to be used as a peripheral to a host processor, connected to the host via its data bus. The HPC in UPI mode appears to the host to be a peripheral device such as a UART, but provides additional processing power, relieving the host of interrupt-intensive tasks and thus improving the host's performance.
The UPI port of the HPC provides status signals to both the HPC CPU and that of the host which ensure that no data is lost when the CPUs communicate.
In the laser beam pointer (LBP) application (Figure 7), the HPC handles the serial and Centronics interfaces of the printer, buffering received characters and interrupting the host CPU when a block of up to 128 characters has been received. When the host CPU (a National Semiconductor NS32CG16 printer/display controller) is interrupted it then transfers the whole block of data into its own memory very rapidly.
This approach reduces the number of interrupts received by the 32CG16 by a factor of over 100 compared to a solution using a conventional UART while being simpler, cheaper and offering higher system performance than using a DMA approach. These overhead reductions are very important in LBP systems, because the main CPU must keep up with the paper movement, otherwise image data will be lost.
In addition to improving printer performance, the HPC reduces the system cost by providing functions that would otherwise need extra devices. The HPC acts as the interrupt controller for the 32CG16, generating an interrupt signal to it and then placing the interrupt vector on the UPI port when the 32CG16 acknowledges the interrupt. Another function provided by the HPC is an intelligent interface to the printer front panel displays and push buttons controlling such functions as LCD contrast. Finally, the HPC implements a serial interface to the electronic subsystem of the printer engine itself, providing diagnostic capability to the 32CG16. For all of these functions, the HPC performs first-level error checking, further relieving the main CPU of minor tasks.
The LBP is at one extreme of the range of HPC applications, where the HPC uses virtually nothing but its on-chip peripherals and memories.
The next section deals with an application towards the other end of the range.


FIGURE 7


TL/DD/10346-3
FIGURE 8

## SCSI Bridge Adapter

The fast growing usage of Winchester disk drives in the Small Computer System Interface (SCSI) environment has provided another important market for the HPC family.
The HPC architecture is well suited for use in embedded SCSI systems, as the peripherals such as the SCSI interface device may be memory mapped into the HPC address space, allowing bit and byte manipulation operations to be performed directly on the registers of the peripheral using single assembly language instructions. Many SCSI interface devices are relatively unintelligent, requiring the CPU to perform many bit test, set, and clear operations to set up a data transfer operation. Most other microcontrollers need up to three instructions to set a bit in one of these peripherals, thus reducing drive performance.
National Semiconductor has produced an ESDI-to-SCSI bridge adapter board, which demonstrates the use of the HPC46003 and the DP8466A disk data controller in a real synchronous SCSI system. A software package has been written in HPC assembly language which implements the SCSI common command set and is available in source code form to companies wishing to use the HPC in embedded SCSI or host adapter designs.

The code was written in HPC assembly language because for very high volume, cost sensitive designs, like a disk drive, the extra development cost of writing in assembler is outweighed by the advantages of reduced code size and improved performance.
The adapter board design (Figure 8) uses the HPC46003 running in 8 -bit mode with a single EPROM providing program memory. Data memory is provided by the 256 bytes of on-chip RAM which provides fast scratch pad and stack space.
One important function in embedded SCSI disk drives is logical to physical address conversion, in which a logical address (typically 24 bits) is divided twice by constants, the result and the two remainders being the head, cylinder and sector numbers.
The HPC is capable of dividing a 32 -bit number by a 16 -bit number in under four microseconds, thus providing a dramatic improvement in logical to physical address conversion time compared to earlier 8 -bit microcontroller solutions. As a final point in this necessarily brief discussion, the HPC uses very little power due to its advanced CMOS manufacturing technology. This is important in disk drive applications, where low power consumption is an important performance parameter for the end product.

## CONCLUSION AND FUTURE DEVELOPMENTS

This paper has discussed the design of the HPC family and described two actual applications in important market areas. The development work performed for these and other projects has shown that the HPC architecture provides very high performance in embedded control applications.
The plans for future products are to take the high performance core and add various combinations of peripherals, thus allowing the family to reach a wide range of markets. Figure 9 shows some of the current and future devices.

| HPC16083 | 8K ROM, 256 RAM |
| :--- | :--- |
| HPC16003 | ROMless, 256 RAM |
| HPC16400 | 256 RAM, 2 HDLC + 4 DMA Channels |
| HPC16164 | 16K ROM, 512 RAM, 8 Channel ADC |
| HPC16064 | 16K ROM, 512 RAM |
| HPC16104 | ROMless, 8 Channel ADC |
| HPC16004 | ROMless, 512 RAM |
| HPC167164 | 16K EPROM, 512 RAM, 8 Channel ADC |

FIGURE 9. HPC Family Devices Principal Features

## REFERENCES

National Semiconductor Application Note AN-510: Assembly Language programming for the HPC.
National Semiconductor Publication Number 424410897001A July 1987: HPC16083/HPC16043/HPC16003 User's Manual.

# Pulse Width Modulation Using HPC 

As the use of MicroControllers in embedded control applications grows in popularity, we find more use of width modulated pulse trains. Typical applications that use Pulse Width Modulation are automotive engine control, motor speed control, display intensity control, and sound generation.

## PWM DEFINITION

Pulse width modulation is simply a method of communicating information to a device. It can be viewed as an analog signal provided in digital form. Figure 1 shows a typical timing diagram of a PWM signal. The duty cycle is expressed as the duration of $T_{\text {on }}$ over the sum of $T_{\text {on }}$ and $T_{\text {off }}$. A signal has a constant duty cycle if $T_{\text {on }}$ and $T_{\text {off }}$ are uniform. If $T_{o n}$ is equal to $T_{\text {off }}$, the signal has a $50 \%$ duty cycle.

$$
\text { Duty Cycle }=\frac{T_{\text {on }}}{T_{\text {on }}+T_{\text {off }}}
$$



TL/DD/10347-1
FIGURE 1. A Typical PWM Signal

## TYPICAL APPLICATIONS THAT REQUIRE PWM

One element of an automotive engine control system is the spark ignition. In a distributorless ignition system, spark control signals are required to appear in sequence, with a time delay between each of them. Typical signals for a four spark plug system are shown in Figure 2. The generation of these signals will be explained further in the timer synchronous output section.


FIGURE 2. HPC Based Spark Ignition Control
Another element of an automotive system is the carburetion and idie speed control. When no pressure is applied to the

National Semiconductor Application Note 586
Alvin Chan, Bill Miller, Bob Moeckel, Bob Hanrahan

accelerator pedal, the throttle is completely shut off. The idle speed control utilizes a stepping motor to operate an auxilliary fuel valve. Figure 3 shows the control signals that have to be generated for a four phase stepper motor. Each of the PWM signals should have a phase lag of one quarter of a cycle from the previous one.
PWM is applied to motor speed control. The speed of a dc motor is directly proportional to the voltage applied.


FIGURE 3. Stepper Motor Control Signals
PWM is used selectively to switch full supply power on and off to the motor at some frequency and duty cycle. The bigger the duty cycle, the more power is supplied to the motor. Hence the speed is higher. Motor speed can be controlled by adjusting the ON time of the signal. Figure 4 depicts the relationship of motor speed and the applied signal.


FIGURE 4. Using PWM to Control Motor Speed
The same manipulation also applies to controlling the intensity of light emitting diodes. The brightness of the LED can be varied by using different duty cycles.
Sound synthesis can be achieved by uniting the process of sinusoidal signal generation and envelope generation.
A sinusoidal signal can be generated by a variety of methods. A common technique is to use Walsh functions. Walsh functions are the digital equivalent of Fourier Series. They are essentially pulse signals with varying duty cycles. The individual Walsh components are generated by the microcontroller and combined with the proper weighting factors to form the sinusoids.

Envelope generation can be done by using PWM to build a D/A converter. The envelope will give the composite sinusoidal signal the characteristic sharp attack followed by slow decay. The amplitude of the envelope function is altered by changing the duty cycle of the PWM input to the D/A converter. This function is performed by another timer.

## HPC Implementation

National Semiconductor's HPC, High Performance MicroController, provides a simple method for generating width modulated pulse trains, with little or no software overhead, by use of the device's 9 on-chip timers, T0 through T8.

## SETTING UP HPC TO DO PWM

PWM Outputs in the HPC
Timers T1 through T7 are down-counters with associated input registers R1 through R7. The value in the registers is loaded automatically into the timers when the timers underflow. Timers T2 through T7 have individual output signals which toggle when the timers underflow. Interrupts are generated at the time of underflow Figure 5 shows the structure of these timers.


Note: Only Time 4 is Shown. T5, T6, and T7 are identical.
FIGURE 5. HPC Timers T2-T7

Timers T2 through T7 can be separated into 2 groups. Different procedures and registers are used to set up the two groups of timers. In one group is timers T4 through T7, which are dedicated to PWM applications. They count down at a constant rate of $1 / 16$ of the input clock (CKI/16) while enabled to do so. In the other group are the more versatile timers, T2 and T3. The clock input to timers T2 and T3 may be independently selected as coming from one of 14 available prescaled versions of the CKI clock, or from an external pin, as specified in the DIVBY register. Timer T2 can also be specified to be clocked on underflows from timer T3 by appropriate selection in the DIVBY register; the pair then form, in effect, a single 32-bit counter.
With timers T4 through T7, the maximum PWM frequency that can be achieved is half of $\mathrm{CKI} / 16$. The associated register provides a 16 -bit resolution for the duration of the pulse width.

To use T2 and T3 as PWM timers, the clock must come from an internal source. By configuring the DIVBY register and selecting a value for the counter, the maximum frequency that can be achieved is half CKI/16 and the minimum frequency is half (CKI/131072)/65536.

## 50\% Duty Cycle PWM

On underflow of the timers T2 through T7, the value in the corresponding input register is automatically reloaded into the counters. Therefore a $50 \%$ duty cycle PWM can be generated without software intervention once the timer is set up.
Listings 1 and 2 illustrate the use of T4 and T2 in generating PWM outputs. The PWM frequency to be generated is 20 kHz . By using a 16 MHz crystal and CKI/16 as the input clock, the counter value to be loaded into the registers is 24 so that an underflow occurs and the output toggles every $25 \mu \mathrm{~s}$.

|  | Generating Non 50\% Duty Cycle PWM without Listing 1 Use |  |  |
| :---: | :---: | :---: | :---: |
|  | .title | 'T4 PWM 50\% |  |
|  | . SECT | CODE,ROM16, |  |
| TMMODE | = | . 0190 :W |  |
| DIVBY | = | 018E:W |  |
| T4 | = | 0140:W |  |
| R4 | = | 0142:W |  |
| T5 | = | 0144:W |  |
| R5 | = | 0146:W |  |
| PWMODE | = | 0150:W |  |
| PORTP | = | 0152:W |  |
| PWMSTR: | LD | SP,\#STKS PWMODE,\#Ox | ;initialize stack pointer <br> ;stop timer T4 <br> ;delay to provide 8 <br> ;CK2 cycles |
|  | LD |  |  |
|  | NOP |  |  |
|  | NOP |  | ;to make sure timer ;is updated |
|  | LD | $\begin{array}{ll}\text { PWMODE, \#OXC } & \begin{array}{c}\text {;clear T4 } \\ \text {;interrupt pending bit }\end{array}\end{array}$ |  |
|  | LD | T4,\#24 ;load T4 with counter ; value to obtain a 20 kHz PWM ;frequency the counter should ;underflow on a 40 kHz frequency, ;therefore by using a 16 MHz crystal ;and CKI/l6 input to the timer, the ;counter value should be 24 ; $16 \mathrm{MHz} / 16 / 25=40 \mathrm{kHz}$ |  |
|  | LD | R4, \#24 | ;load auto-reload ;register |
|  | SBIT | 0, PORTP | ;set initial value of ;output pin for T4 to 0 |
|  | SBIT | 3,PORTP | ;enable toggling of ;pin on underplow |
|  | RBIT | 2,PWMODE | ;start timer |
| STOP: |  |  |  |
|  | JP | STOP |  |
|  | . ENDSECT |  |  |
|  | . SECT | STACK, BASE |  |
| STKS : | DSW | 10 |  |
|  | - ENDSECT |  |  |
|  | .END | PWMSTR |  |

## Non 50\% Duty Cycle PWM (Software/Interrupts)

Timers T1 through T7 will generate an interrupt on underflow. For non-50\% duty cycle PWM, software has to be involved in controlling the duty cycle. The same software for the $50 \%$ duty cycle is used to set up the timers for counting down. On interrupt from the timers, the interrupt service routine loads the other half of the cycle time into the timer register.
On each interrupt from the timer the user software alternately loads $T_{\text {on }}$ and $T_{\text {off }}$ into the register. The result is a constant duty cycle output. Examples of programming the interrupts are shown in listings 3 and 4.

## TIMER SYNCHRONOUS OUTPUTS OF TIMER T2

Timer T2 has in addition to the normal output pin, four output pins which can be independently selected. These pins are referred to collectively as the "Timer Synchronous" outputs. Figure 2 shows the synchronous output being applied
to engine control in spark ignition. The signals TS0 to TS3 are synchronous outputs derived from timer T2. By enabling each pin in sequence, the spark control signals SP1 to SP4 can be generated.

## SOFTWARE INTERVENTION

Another problem facing the designer of a MicroController based system is that software overhead must be kept to a minimum. Interrupt latency and changing input registers can use a significant portion of the time which would otherwise be available for processing of sensor data.
The conventional way of generating non- $50 \%$ duty cycle was discussed earlier. That involves software changing the value of the auto-reload register every time the timer counts down and interrupts. Two timers can be used to generate two synchronized and offset $50 \%$ duty cycle pulses. By EXCLUSIVE-ORing them, a non- $50 \%$ duty cycle PWM is generated.

## Listing 2 Use of T2 to Generate 50\% Duty Cycle





Figure 6 shows the result of EXCLUSIVE-ORing the two timers. The duty cycle depends only on the phase shift between the timer outputs. In can be seen that the resulting frequency is actually twice the frequency of the original timers. Therefore, in order to generate a 20 kHz result, two 10 kHz timers must be used. The code is shown in listing 5. By varying the initial delay in the second timer, different duty. cycles can be chosen. In the example given, a one digit difference in the counter value results in a $2 \%$ difference in the duty cycle.


TL/DD/10347-6
FIGURE 6. Using 2 Timers to Generate Non 50\% Duty Cycle

Listing 5 Use of T4, T5 to Generate Non-50\% Duty Cycle without Interrupts

|  | $\begin{aligned} & \text {.TITLE } \\ & . \text { SECT } \end{aligned}$ | 'NON $50 \%$ PWM (T4,T5)' CODE,ROM16,REL |  |
| :---: | :---: | :---: | :---: |
| TMMODE | $=$ | 0190:W |  |
| DIVBY | = | 018E:W |  |
| T4 | $=$ | 0140 :W |  |
| R4 | $=$ | 0142:W |  |
| T5 | = | 0144 :W |  |
| R5 | = | 0146:W |  |
| PWMODE | = | 0150:W |  |
| PORTP | = | 0152 :W |  |
| FREQ : | . DW | $49$ | ;counter value for the timers ;this generates 10 kHz PWM |
| DC: | . DW | 20 ; | ;duty cycle $=20 \%$ |
| PWMSTR: | LD | SP,\#STKS |  |
|  | LD | PWMODE,\#0X44 | ;T5 |
|  | NOP |  | . |
|  | NOP |  |  |
|  | LD | PWMODE,\#OXCC | ;clear T4, T5 <br> ;int pending bits |
|  | LD | T4,FREQ ; | ;1oad T4, R4, R5 |
|  | LD | R4,FREQ ; | ;with counter value |
|  | LD | R5, FREQ |  |
|  | LD | A,DC ; | ;calculate delay for |
|  | MULT | A, FREQ | ;T5 |
|  | DIV | A,\#100 |  |
|  | ST | A,T5 ; | ;store in 75 |
|  | LD | PORTP,\#0X10 ; | ;set output pins, T4 ;low T5 high |
|  | SBIT | 3,PORTP ; | ;enable toggling of |
|  | SBIT | 7,PORTP ; | ;pins on underflow |
|  | AND | PWMODE, \#OXFFBB | ;start T4 and ;T5 |
| STOP: |  |  |  |
|  | JP | STOP |  |
|  | - ENDSECT |  |  |
|  | . SECT | STACK, BASE |  |
| STKS: | . DSW | 10 |  |
|  | - ENDSECT |  |  |
|  | . END | PWMSTR |  |



# C in Embedded Systems and the Microcontroller World 

National Semiconductor<br>Application Note 587<br>David LaVerne

## ABSTRACT

C is becoming the higher-level language of choice for microcontroller programming. Traditional usage of C depends on assembly language for the intimate interface to the hardware. A few extensions to ANSI C allow embedded systems to connect directly and simply, using a single language and avoiding detailed knowledge of the compiler and hardware connections.

## HIGHER-LEVEL LANGUAGE USAGE

The desires leading to the greater use of higher-level languages in microcontrollers include increased programmer productivity, more reliable programs, and portability across hardware. Few such languages have served well when required to manipulate hardware intimately because most have been for mathematical computation. The C language has always been close to machine level. Indeed Kernighan and Ritchie ${ }^{[1]}$ refer to it as not really a higher-level language; one view of $C$ is as a higher-level syntax expressing PDP-11 assembly language.
C has gained a great deal of its reputation and popularity associated with its use for operating systems, specifically UNIX® [2] and similar systems. Many languages will do well enough for the application and utility programs of such a system, but being appropriate for the kernel indicates $C$ can probably do the job of hardware control in an effective manner.
The needs of an embedded system, however, are not identical to the environment from which C has come. This warrants looking at $C$ as it is and comparing it to the needs of $C$ for the microcontroller world.

## Operating Systems vs Embedded Systems

In most non-embedded programs, it is the processing which is important, and the input/Output is only to get the data and report the results. In embedded or realtime applications, it is the Input/Output which is vital, and the processing serves only to connect inputs with outputs.
Operating systems are actually not as closely tied to the hardware as they might appear initially, and those portions which are close are not very portable. Operating systems manipulate hardware registers primarily for memory management (to map tasks), task process switching (to activate tasks), interrupt response (to field requests), and device drivers (to service requests). Because memory management hardware is so different between systems; because task process changing is so contingent on processor operations and compiler implementations; because interrupt system behavior is so varied; and because device control is so dependent on architecture and busses, these particular aspects of the operating system are not concerned with portability. As a result, they are generally kept separate, use a less convenient form of $C$ depending on constants, and frequently are implemented in assembly language. This is not a major problem, since they comprise only a small portion of the total system, and have to change anyway each time the system is ported.

Embedded systems, by their very nature, are closely tied to the hardware throughout the system. The system consists of manipulating the hardware registers, with varying amounts of calculation and data transformations interspersed with the manipulations. As the system gets larger, the calculations may get more complex and may become a larger share of the program, but it is still the hardware operations which are the purpose of the system. Because the system in which these hardware pieces reside consists mostly of these hardware pieces, it is reasonable to hope for portability across processors or controllers for an application or product. Attempting to isolate all of the hardware operations is often impractical; using inconvenient forms of C is troublesome throughout the system and throughout its life-cycle; and implementing them in assembly language defeats the advantages of higher-level language usage and eliminates portability for those (and related) portions. For embedded systems, conveniently accessing hardware registers while doing calculations is essential.

## Computer Systems vs Embedded Systems

Computational systems generally can be down the cable, and thus down the hall, from where they are used and can be whatever size is necessary to get the performance; production quantities are measured in hundreds and thousands, so price is a price/performance issue. Embedded systems end up tucked away in some of the strangest and tiniest places, so size can be a success or failure issue; quantities are often tens of thousands to millions of units, so additional chips or costs are multiplied ferociously and become a bottom-line issue.
The computer systems for which C was originally developed were relatively small and not especially sophisticated. However, as systems have grown, C and its implementation has grown right along with them. Most computer systems for which $C$ is used now involve high-speed processors with large memory caches to huge memory spaces, backed by virtual memory. Many have large register sets. Such linear memory with heuristic accelerators allow for very large programs and fast execution. A major effort in optimization is in the allocation and usage of the registers, which tend to be general purpose and orthogonally accessible. Such systems, processor chips, and compilers compete almost exclusively in the field of speed.
Embedded systems, and most especially microcontrollers, have a different nature. While some applications may add external devices and memories to the controller, many are meant to be fully self-contained on one chip or have at most a few I/O chips. Microcontroller systems are small, are often required to fit in a physically small space, and are usually fed small amounts of power. Even when the system is externally expanded, the memories provided on-chip are significantly faster than the external memories because of buss driving. The total addressing space is usually very limited (32k, 64k) with expansion not linear. The registers in microcontrollers are usually a limited number of special pur-
pose registers, thus eliminating orthogonal usage. Speed is only one of many considerations in the microcontroller competition. Cost, package size, power consumption, memory size, number of timers, and I/O count are very important considerations.

## Embedded Systems

Higher-level languages will achieve the goals of programmer productivity, program reliability, and application portability only if they fit the target environment well. If not, productivity will disappear into work-arounds and maintenance, reliability will be lost to kludges, and portability will not exist.

## DESIRED TRAITS IN C FOR MICROCONTROLLERS

The environment in which $C$ has developed is not the same as the embedded microcontroller world. What changes or extensions or implementations of C will provide the means to adapt the language? National Semiconductor Microcontroller Division has a compiler ${ }^{[3]}$ developed for the 16 -bit High Performance Controller (HPCTM[4]) which has led to some exploration of these issues. The needs can be summarized as:

## Compatibility

Direct Access to Hardware Addresses
Direct Connection to Interrupts
Optimization Considerations
Development Environment
Re-Entrancy

## Compatibility

The first consideration for any such adaptation MUST be compatibility. Any attempt to create a different language, or another dialect of C , will create more problems than using C will solve. Dialects create problems in portability, maintenance, productivity, and possibly reliability. A programmer used to working in C will be tripped up by every little gotcha in a dialect; everyone will be tripped up by a different language.
Providing extensions to the language, while maintaining compatibility and not creating a new dialect, is accomplished by using the C Pre-Processor. By carefully choosing the extensions and their syntax, the use of the preprocessor's macro capability allows them to be discarded for normal C operation with non-extended compilers. By carefully choosing their semantics, the elimination of the extensions does not render the program invalid, just less effective.
Within these considerations there should be no unnecessary additions. An extension should not be made to avoid the optimizer's having to work hard. An extension should be made only to give the user an ability he would not have without it, or to tell the compiler something it cannot figure out by itself.

## Direct Access to Hardware Addresses

Access to hardware addresses is improper in computation programs, is unusual in utility programs, is infrequent in operating systems, and is the raison d'etre of microcontrollers. The normal means of accessing hardware addresses in C is via constant pointers. This is adequate, if not great, when the accesses are minimal. For example

```
struct HDLC_registers
|
};
#define HDLC_l(*(struct HDLC_registers*)
    0x01a0)
```

allows reference to a structure of HDLC device registers at address $0 \times 01 \mathrm{a} 0$, but never actually creates the entity of such a structure. If a debugger were asked about HDLC_1, it would not recognize the reference. If many registers and devices are involved, it becomes a problem to be handled by the programmer, not his tools. If the debugger tries to read the source for preprocessor statements, it adds significant complexity.
Another way of doing it is

```
struct HDLC_registers
l
i;
```

extern struct HDLC_registers HDLC_1;
and providing an external file defining the address of HDLC_1, written in assembly language. This is clean, and does create the actual entity of a structure at the address, but has required an escape to assembly language for the system (although only at the system definition level). This was the first choice at National, and retains merit because the use of macros in the definition file allows the simple creation of a table exactly like the table in the hardware manual.
What is desirable, so that the user can do his own definitions without resorting to two languages, is a means to create the entities and define the addresses of those entities, a simple means of saying that this variable (or constant) is at a specific absolute address. The syntax
struct HDLC_registers HDLC_1 @ 0xOlaO;
would be excellent as an official enhancement to the language, since the @ parses like the $=$ for an initialization (and the program shouldn't initialize a hardware register this way like a variable). However, this violates the compatibility rule for an extension, since the preprocessor cannot throw away the address following the @ character. Therefore,
struct HDLC_registers HDLC_l At (OxOlaO) ;
is a much more practical form as an extension-and can be made to expand to the previous (or any other) form if it is ever added as an enhancement to the language. The resulting forms

```
volatile struct HDLC_registers HDLC_1 At
    (Ox0la0);
volatile struct HDLC_registers HDLC_2 At
    (0x0lbO) ;
volatile const int Input_Capture_3 At
    (0x0182);
```

are straightforward, simple, readable, and intuitively understandable, and provide the data item definitions as desired.

## Direct Connection to Interrupts

Operating systems attach to interrupts in one centralized, controlled location and manage them all in that module. Embedded systems attach to varied interrupts for a variety of purposes, and frequently the different interrupt routines are in different modules with associated routines for each purpose. It is possible to do this with another escape to assembly language, but this requires that the system be maintained and enhanced in two languages.
The solution chosen for the National compiler is to provide an identifier for functions which are to service interrupts.

These functions obviously take no arguments and return no values, so they are worth considering as special. The syntax chosen was simply

```
INTERRUPT2 timer_interrupt( )
```

although a more desirable form as an official enhancement would be

## INTERRUPT (type)

interrupt_service_routine( )
because the chosen syntax can be preprocessed into whatever might be the final form. The semantics of the interrupt function were more difficult to guarantee for the futureshould an interrupt function be callable by the other functions? Prohibiting it allows eventually permitting it if necessary; for improved efficiency, the National compiler does not allow an interrupt function to serve as anything other than an interrupt service routine, although one function can be attached to several interrupts.
Because the functions are special purpose, the function entry and exit code can be dedicated to interrupt entry and exit, rather than having to hide it in a separate library module. The National compiler actually generates the interrupt vector to point directly to the interrupt function; the function saves and restores the registers which it may destroy. Latency is minimized.
Interrupt response speed (latency) and interrupt system performance are important characteristics of a microcontroller. It is one thing (inconvenient or embarrassing) for a multiMIPS machine to choke on long 9600 baud transmissions and drop a character or two because of inefficient interrupt response. It is another thing entirely-lethal, a total failurefor an embedded system's interrupt response to be so poor as to miss even one critical interrupt.

## Optimization Considerations

Computer systems compete on speed (or at least MIPS ratings); compilers for them must be speed demons. Microcontrollers compete on size and costs; compilers for them must be frugal. Embedded systems are limited in their memory and different memories frequently have significantly different behavior.
The major concern of optimization comes down to code size. In most controller systems, as generated code size decreases speed usually increases. The effort in the code generation and optimization should be directed towards reducing code size. Claims for exactly how close the generated code gets to hand-written assembly code depend on specific benchmarks and coding techniques. An acceptance criterion for the National HPC compiler was code size comparison on a set of test programs. A level slightly below 1.4 times larger than assembly was reached.
In addition to the implementation of the optimization, other concerns of microcontrollers affect the way code can be generated. An example is the different forms of memory. Many controllers have memories which can be accessed by faster or shorter code. Certain variables should be placed in these memories without all the variables of a module going there (which is a linker process). There is no possible way for the optimizer to guess which variables should go there,
especially in a multiple module program, so it must be told. The syntax used is
static BASEPAGE int important_variable; because the special memory in National's HPC is the first page of RAM memory. Several other possibilities offer themselves, including using for an official enhancement
static register int important_variable;
because currently static register variables are specifically prohibited. This cannot be an extension, because the register word could not be redefined to the preprocessor. If some variables need to be accessed by fast code, and some need to be accessed by short code, and if the two were mutually exclusive, it would be desirable to have two separate extension words. Since such hardware is unlikely, the single word BASEPAGE is probably sufficient.
Additional savings can be achieved by reconsidering string literals. The ANSI C requires that each string literal is a separate variable, but in actual usage they are usually constants and therefore need not be separate nor variables. The National compiler provides an invocation line switch to indicate that all string literals (but not string variables) can be kept in ROM rather than being copied to RAM on system start-up. Such strings can be merged in the ROM space to eliminate duplication of strings.
An extension to the language to identify functions which will not be used recursively is
NOLOCAL straight_forward_function () ;
which causes all local variables to be converted to static variables, which are easier and faster to access and use. If the function has no arguments, the compiler can even eliminate the use and creation of the Frame Pointer for the function, saving additional code and time.
The particular processor, the HPC, has a special form of subroutine call. Since the optimizer cannot guess across modules which functions should be called with the special form, the extension
ACTIVE specially_called_function(arg);
was added. This may or may not be appropriate for other processors, but is a good example of why the language needs careful extensions to take advantage of different processors.
One command extension was added to the language because it allows the programmer to guarantee something the optimizer cannot usually determine. The form
switchf(value) (...\}
provides for a switch/case statement without a default case. When speed and size become critical, the extra code required to validate the control value and process the default is highly undesirable when the user's code has already guaranteed a good value.
The National compiler has one extension which violates the issues stated under compatibility. It remains for historical reasons. It is a command

$$
\text { loop(number) }\{\ldots\} \text {; }
$$

which produces a shortened form of the for loop, without an accessible index. This does not provide the user with any new ability, it merely allows the compiler optimizer to know, without figuring out, that the index is not used inside nor outside the loop, and can therefore be a special counted form. The preprocessor cannot produce an exact semantic equivalent for the statement. This is a perfect example of a poor extension and will eventually be eliminated.

## Development Environment

Languages developed for large or expensive systems can usually depend on large systems for development support, either self-hosted or with a large system host providing cross-development tools. Microcontrollers are often price sensitive, are frequently in the laboratory or the field, and are not always supported by a large system as a development host. Personal computers provide an excellent platform for the entire suite of development tools.
National Semiconductor currently provides its compiler and associated cross-development programs on the IBM PC and clone type of computer. The software is all very portable, and can be run under VAX/VMS, VAX/Ultrix, or VAX/ BSD4.2, and on the NSC 32000-based Opus add-in board for the PC running UNIX V.3, and some other versions of UNIX. The demand has been for the PC version; the PC is a very good workstation environment for microcontrollers. Other environments may be desirable, but the PC is first.

## Re-Entrancy

Even with all these other considerations handled, there is a time bomb lurking in $C$ on microcontrollers. $C$ is a single thread, synchronous language as it is usually implemented. Since most utilities are strictly single-thread and the UNIX kernel forces itself into a single-thread, this is not a big problem for them. Embedded systems involving controllers are inherently asynchronous; the language in which they are implemented must be multi-thread without special rules and exception cases.
The passing of arguments on the stack and the returning of values in registers allow for complete re-entrancy and thus asynchronous multi-threading, but this breaks down when structures are returned. Most implementations of C use a static structure to contain the returned value and actually return a pointer to it; the compiler generates the code to access the returned structure value as required. This cannot
be used in a microcontroller environment, because if an interrupt occurs during the time the static structure is being used, it cannot re-enter the function. On an operating system level such conflicts can be managed with gates, semaphores, flags, or the like, but that solution is completely inappropriate on the language level. Turning the interrupts off is similarly not a language level concept, and is impossible on a system with a NonMaskable Interrupt. Telling users not to get themselves into that situation is crippling at best, impossible to enforce, and extremely difficult to track down and correct.
The solution should be at the language level, and should allow the return of a structure without hindering re-entrancy. The author's solution, developed with National, has been to have the code calling the function provide the address of a structure in which to build the return value. Since this is frequently on the caller's stack, and is never invisibly static, the program has no hidden re-entrancy flaws.

## The HPC C Complier

The HPC C Compiler (CCHPC) is a full and complete implementation of ANSI Draft Standard C (Feb 1986) for freestanding environment. Certain additions take advantage of special features of the HPC (for the specific needs of microcontrollers). The extensions include the support of two nonstandard statement types (loop and switchf), non-standard storage class modifiers and the ability to include assembly code in-line. The compiler supports enumerated types, passing of structures by value, functions returning structures, function prototyping and argument checking.
Symbol Names, both internal and external, are 32 characters. Numerics are 16-bit for short or int, 32-bit for long, and 8-bit for char, all as either signed or unsigned; floating point are offered as float of double, both using 32-bit IEEE format.
All data types, storage classes and modifiers are supported. All operators are supported, and anachronisms have been eliminated (as per the standard). Structure assignment, structure arguments, and structure functions are supported. Forward reference functions and argument type checking are supported.
Assembly code may be embedded within C programs between special delimiters.
See Table I.

## TABLE I

Note: Extensions are boldface
Name length
Numbers
Integer, Signed and Unsigned
Short and Long
Floating, Single and Double
Data Types
Arrays
Strings
Pointers
Structures
Preprocessor
\#include \# define() \#undef
\#define
\#if \#ifdef \# ifndef \#if defined \#else \#elif \# endif

Declarations
auto register const volatile BASEPAGE
static static global static function NOLOCAL INTERRUPTn ACTIVE
extern extern global extern function
char short int long signed unsigned float double void
struct union bit field enum
pointer to array of function returning
type cast typedef initialization

## Statments

; (...\} expression; assignment; structure assignments;
while ()...; do...while () ; for(; ; ;)...; loop( )...;
if ()...else...; switch ()...; case:...; default:...; switchf ()...; return; break; continue; goto...; ....

## Operators

primary: function( ) array[] struct_union. struct_pointer ->
unary $\quad * \&+-!\sim++--$ sizeof (typecast)
arithmetic: $\quad * / \%+-\ll \gg$
relational: $<><=>===$ !=
boolean: \& ^ | \&\& ||
assignment: $\quad=+=-=*=/=\%=\gg=\ll=\%=1=1=$
misc.: ?: ,

Functions
arguments: Numbers, Pointers, Structures return values: Numbers, Pointers, Structures forward reference (argument checking)

Library Definition Limited-Freestanding environment

Embedded Assembly Code

## CONCLUSIONS

With the right extensions, the right implementations, and the right development environment, National is providing its customers with a C compiler tool which allows effective higher-level language work within the restrictive requirements of embedded microcontrollers. Productivity increases do not have to come at the expense of larger programs and more memory chips. No strangeness has been added to the language to cause reliability problems. Portability has been retained. Assembly language code has been eliminated as the chewing gum and baling wire trying to hold it all together, further increasing reliability and portability.

## FOOTNOTES

1. Kernighan, Brian W. and Ritchie, Dennis M., "The C Programming Language", Prentice-Hall 1978, Pages ix and 1. 2. UNIX ${ }^{\oplus}$ is a registered trademark of AT\&T.
2. Produced by Bit Slice Software, Waterloo, Ontario, Canada.

ADDITIONAL INFORMATION
Datasheet
HPC Software Support Package
User's Manual
HPC C Compiler Users Manual \#424410883-001

## HPC16400 A Communication Microcontroller with HDLC Support

National Semiconductor
Application Note 593
Nick Burd

package which implements the generic ISDN protocols (Q. 921 and Q.931) a complete system solution for ISDN Basic Rate applications is possible.
The HPC16400 is capable of running at a maximum clock frequency of 20 MHz , and each of its HDLC channels can operate up to a maximum 4.65 Mbps data rate. A photograph of the HPC16400 chip is shown in Figure 1.
This article describes the features of the HPC16400, and in particular the operation of the HDLC/DMA channels and the serial decoder. As an example of how the HPC16400 would be used in an ISDN application, an ISDN terminal is described together with the features of the ISDN software package which can be used to minimize the time and effort in developing such equipment.

## INTRODUCTION

The HPC16400 is a communications microcontroller for HDLC based applications and is the latest in the range of High Performance microcontrollers (HPCTM) from National Semiconductor Corporation. HPC is a family of 16 -bit CMOS microcontrollers which feature a common core to which are added peripherals for a specific application area. In the case of the HPC16400, these include dual HDLC channels and a four channel DMA controller which make the HPC16400 ideally suited to embedded protocol processing, such as X.25/LAPB. In addition, the HPC16400 also contains an onchip serial decoder which allows the HDLC channels to be time multiplexed onto common transmit and receive lines as used by the ISDN (Integrated Services Digital Network) Basic Rate interface. This means that together with Nationals' ISDN line interface and COMBOTM circuits, and a software


FIGURE 1. Block Dlagram of the HPC16400

## THE HPC CORE

Figure 1 shows the block diagram of the HPC16400 in which the functions within the dotted line form the HPC core which is common to all HPC family members. It can be seen that the core contains the CPU as well as several peripherals. Those functions outside the dotted line are the peripherals specific to the HPC16400.
The CPU contains a 16 -bit ALU and a 16 -bit accumulator which acts as the source and destination for most operations. Two 16 -bit address pointer registers, $B$ and $X$, are intended to be used for indirect addressing of data with auto increment and decrement of the register. The K register is used to set a limit for the B register when it is either incremented or decremented with successive execution within program loops. A specific feature of the instruction set of the HPC CPU is that conditional execution of an instruction is based on a skip structure instead of the traditional conditional branch or jump. This is best illustrated through an example using the $\mathrm{B}, \mathrm{K}$ and X registers described above. The example listed in Figure 2 swaps the contents of two areas of memory in the ranges $0 \times 4000$ to $0 \times 4$ FFF and $0 \times 5000$ to $0 \times 5$ FFF. A single instruction is used to load the B and K registers which define the boundaries of the lower memory area, and the X register is loaded to point to the
beginning of the upper memory area. The first instruction within the loop loads the accumulator with the memory word pointed to by the $X$ register, and the $X$ register is then incremented. The fact that a word value has been specified here means that the $X$ register will automatically be incremented by two. If a byte value had been specified, it would be incremented by one. The second instruction in the loop is an exchange with a conditional skip which exchanges the contents of the 16 -bit accumulator with the memory word pointed to by the $B$ register, and the $B$ register is then incremented by two. If the new value of the B register now exceeds the value in the K register, the following jump instruction will be skipped and program execution will exit the loop. If the value of the B register is less than the K register, then the next instruction is executed and the loop is continued. Judicious encoding of the opcodes for the HPC instruction set has resulted in a very efficient implementation of common constructs such as the loop just described. The register indirect instructions are encoded as single-byte instructions as well as the short jump instruction where a six bit offset is included within the opcode. The loop described above therefore generates only three bytes of program code. In total, the HPC has 54 instructions and nine addressing modes.

| LD BK, \#4000, \#4FEE | ;load B and $K$ with start and end of lst, memory block. |
| :--- | :--- |
| LD X, \#5000 | ;load X with start of second memory block. |
| LOOP: | iD A, [X+].W |
| XS A, [B+].W | ;exchange with word from first block, increment pointer, |
|  | ;skip if B>K. |
| JP LOOP | ;do loop again |

EXIT: $\downarrow$ Continue program
FIGURE 2. An Example HPC Program to Swap Two Memory Areas

The HPC core contains several peripheral features. The MICROWIRE/PLUSTM is an inter-chip serial communication port which consists of an 8 -bit shift register and a clock. Writing data to the microwire port when configured as a master causes the data to be loaded into the shift register and eight clock pulses generated to shift the data out. At the same time, these clock pulses can be used to clock data in from a microwire slave device such as the ADC0834 A/D converter or the NMC93C46 EEPROM.
The HPC core also contains a number of timers. A purpose of one of these timers, TO , is to provide a means for accurate time interval measurements, and when configured in this mode, it is associated with up to three capture registers which can be triggered by external interrupt inputs. Timer T1 provides a dual function as it can operate as a normal timer, or its registers can be used as two of the capture registers for TO. The timer TO also drives the Watchdog'M logic which causes the Watchdog output to trigger whenever it is not serviced before a timeout of TO. The remaining two timers can be used to generate a variety of timing outputs.
Interrupt logic provides enabling circuitry for the numerous sources of interrupt on the HPC, and an interrupt pending register eases the processing of multiple interrupts. The HPC can be placed into one of two power saving modes by programming the Processor Status Word (PSW) register and the Halt Enable register. In the Halt mode, all processor activities, including the clock and timers, are stopped thereby reducing the power requirements of the HPC to a minimum. Recovery from the Halt Mode can either be from a Reset or from the NMI. In Idle mode, all processor activity apart from the on-board oscillator and timer TO is stopped so that recovery from the Idle mode can be achieved with the timer TO overflow as well as the reset or NMI functions as in the Halt mode (except that in the Halt mode recovery is not immediate as the oscillator will take tome to stabilize).

## HPC MEMORY

All functions on the HPC chip are memory mapped. The onchip peripherals, core registers, and on-chip user RAM (16-bit) occupy an address area between 0 and $0 \times 1 \mathrm{FF}$ as shown in the memory map of Figure 3a. The area of user on-chip RAM in the range $0-0 \times B F$ is in the BASEPAGE ( $0-0 \times \mathrm{FFF}$ ) of the address space, and in addition to being used as general purpose storage locations for variables, the indirect addressing mode of the HPC allows memory words in this area to be used as pointers containing the effective address of the operand. This allows many additional pointers to be created in addition to the B and X register and significantly eases the programming of many tasks.
The memory requirements in telecom applications are generally large for both program and data areas, and so the HPC16400 does not have a single-chip configuration with
on-chip ROM. Instead, a 16-bit multiplexed address and data bus is brought external to the chip and is used to add program memory and additional data memory to the system in the address range 0x200 to 0xFFFF.

| $\begin{aligned} & \text { FFFF } \\ & 0200 \end{aligned}$ | External User Memory |
| :---: | :---: |
| $\begin{aligned} & 01 \mathrm{co} \\ & 01 \mathrm{b0} \end{aligned}$ | User RAM |
|  | HDLC 2 Registers |
| 01a0 | HDLC 1 Registers |
|  | TIMER and WATCHDOG Registers |
| 01700160 | DMA Tx2 Registers |
|  | DMA Rx2 Registers |
| 0150 | DMA Tx1 Registers |
| 0140 | DMA Rx1 Registers |
| 0120 | UART Registers |
| 0100 | PORTR and PORTD Registers |
| 0000 | PORTB Registers |
|  | MICROWIRETM, PORT Control and INTERRUPT Control Registers |
| 00c0 | HPC CORE Registers |
| 0000 | On-Chip RAM |

## FIGURE 3a. The Basic 64k Memory Map of the HPC16400

The 64 kbyte address space can be expanded further by the use of bank switching. Four lines from Port B may be used to select one of sixteen banks of 32 kbytes in the address range 0-0x7FFF as shown in Figure $3 b$. In this way, the upper 32 kbytes of memory are common to all of the banks and allows a program in one bank to jump or call subroutines in other banks via this common area where the banks can be safely switched (see reference 1 for a more in-depth discussion of bank switching on the HPC). The common memory also provides storage area for global variables and stack locations when operating in a bank-switched environment. The total memory addressing capability of the HPC16400 amounts to just over 500 kbytes as the section of on-chip RAM in the range $0-0 \times 1 \mathrm{FF}$ is common to all banks.


When the HPC fetches program from memory, it does so one byte at a time because the opcode encoding is byte oriented. This allows the HPC to be configured with either 16 -bit external memory, 8 -bit external memory for more cost sensitive applications, or a mixture of both. When operating with 16 -bit memory, the HPC can access both odd and even bytes, and words on an even boundary. In 8 -bit mode the HPC makes only byte accesses to external memory, and although the registers in the BASEPAGE memory of the HPC are 16 bits, they may also be addressed individually as high and low bytes thereby enabling the 16 -bit architecture of the CPU to be used.
Selection of 8 - or 16 -bit bus mode for the HPC is achieved on reset of the processor when the "high byte enable" control line is sampled by the CPU. If this line is detected in a high state, the HPC enters 8 -bit mode. However, if the line is detected as high impedance, as a result of it being used as a control output to select low and high 8 -bit memory banks, then the HPC enters 16 -bit bus mode.

## THE HDLC AND DMA CHANNELS

The HPC16400 contains two identical on-chip HDLC channels, each capable of transmitting and receiving HDLC frames transparently to the operation of the CPU. The format of an HDLC frame is shown in Figure 4. The frame is delimited by an identical opening and closing flag which is a
unique bit pattern consisting of a zero followed by six consecutive ones and then a final zero. This pattern must not occur anywhere else within the frame and is guaranteed by a zero insertion mechanism which, after the transmission of five consecutive ones in the data stream between flags, will insert a zero before continuing to transmit data. A reverse procedure is adopted at the receiver to delete the additional zeroes. Immediately following the opening flag is an address field which identifies which equipment on the network is to receive the frame. The control field contains information, such as handshake control, which is used to control the flow of frames between communicating devices. This is followed by the application specific data, a frame check sequence which validates the integrity of the frame with a cyclic redundancy check (CRC) code, and the closing flag. The HPC HDLC channels provide automatic framing functions such as opening and closing flag insertion and deletion, zero bit insertion and deletion (also known as bit-stuffing), CRC16 or CCITT implementations of CRC checking, and abort sequence transmission and recognition. The abort sequence in this case is a modified flag consisting of a zero followed by seven ones. In addition, the transmitters can be programmed to generate flags, abort sequences, or just idle (transmitting consecutive ones) between the transmission of consecutive frames.

| first byte |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FLAG | ADDRESS | CONTROL | DATA | CRC | FLAG |
| 1 | 1 or 2 | 1 | Typically $<1024$ | 2 | 1 |

FIGURE 4. The HDLC Frame Format

A feature which helps to reduce the CPU overhead in protocol processing is the address recognition logic. Each channel has two address recognition registers that can be programmed with a byte which can be compared in a number of different ways with the first two bytes received by an HDLC channel. The different comparison modes are intended to cope with a range of different communication network addressing modes. Figure 5 shows the logical operation of three of the four possible modes. In mode one, the second byte received after the opening flag of the frame is com-
pared with both address registers and a seven bit broadcast address pattern $(0 \times 7 \mathrm{~F})$. If any of the registers match the incoming address, then the HDLC channel will continue to receive the complete frame. If no match is detected, the HDLC channel will stop receiving the frame, discard the address already received, and start to look for the opening flag of the next frame. This particular address recognition mode is useful in ISDN communications because the second byte received will be the address of the terminal equipment, such as a telephone or perhaps a PC, on the ISDN network.


FIGURE 5. The Address Recognition Logic for the HDLC Receivers

Mode two matches the first byte received with the first address register and an 8-bit broadcast address which could be used in X.25/LAPB applications. Mode three compares a 16-bit address field so that the contents of the first comparison register must match the first address byte received, and the contents of the second comparison register must match the second address byte received. Or, if the first byte corresponds to the 8 -bit broadcast pattern, an address match will also be signalled to the CPU. The last mode, Mode zero, is the "transparent mode" in which all frames are received by the HDLC controller regardless of the address field contents. This mode would be used, for example, in a device which had to gather all information from the communications network and compute statistics about its communications loading.
Both HDLC channels are capable of implementing bit oriented protocols, such as IBMs SDLC, by programming the number of bits to be transmitted in the last byte of the information field. Further flexibility is achieved with a bypass mode which disables all of the HDLC framing functions allowing designers to implement their own byte-oriented synchronous protocols.
As mentioned earlier, all programmable features of the HPC are memory mapped, so the HDLC registers are mapped to an area of on-chip RAM above the BASEPAGE section in the range $0 \times 1$ A0 and $0 \times 1 B 8$. Each HDLC channel has an identical set of registers, and each set contains receiver status, control, address comparison, and error status registers. In addition, there are two global registers which handle the enabling and servicing of interrupts from the HDLC channels. An interrupt can be generated whenever an HDLC channel signals an "End of Message" (EOM) which indicates that an HDLC frame has just been received or an HDLC frame has just finished being transmitted. Should a transmitter or receiver generate an EOM before the previous EOM has been serviced, then an overrun interrupt may be generated. All of these interrupt sources have a single interrupt service vector, and so the global registers contain bits which allow the source of the interrupt to be uniquely identified. Additional error conditions, such as reception of a bad CRC, reception of an abort sequence, or a framing error, cause bits to be set in the error status register which
may also generate an interrupt, although this may lead to the generation of multiple interrupts. A more straight-forward approach would be to test the condition of the error status register once an EOM interrupt has been received.
The HPC16400 contains an on-chip four channel DMA controller. The operation of the DMA controller is closely linked to the HDLC channels because they are responsible for interfacing them to the memory. Hence, as each byte is received by an HDLC channel, it signals the DMA controller which requests and gains control of the processor bus and writes the received byte to a predetermined area of memory. Similarly, when an HDLC channel is transmitting a frame, it requests data from the DMA controiler which transfers a byte from an area in memory to the HDLC channel. During DMA accesses the CPU loses control of the memory bus. However, for the HPC16400 running at 20 MHz , the CPU bus occupancy 1 s only expected to decrease by $10 \%$ for an aggregate HDLC data rate of 2 Mbps . For typical Basic Rate ISDN applications the decrease is expected to be less than 2\%.
The DMA channels contain several addressing features which allow convenient transmit and receive buffers to be created in memory. Each DMA channel supports a splitframe mode which allows the transmitted or received frame to be split into two sections with each section being stored in a different area of memory. In HDLC, it may be convenient to have all the address and control fields in one area of memory, and all the information fields in another. (The CRC and flag fields are stripped off or appended by the HDLC channels, and so are not present in the memory area.) In the DMA receiver, there are two pairs of address pointers, each pair pointing to the two sections of the same frame as shown in Figure 6. As the HDLC controller starts to receive data, the DMA channel places the first received byte in the memory pointed to by the first address pointer, and the pointer is then incremented. This continues until the number of bytes for the first segment, which can be programmed up to a maximum of 7 bytes in the DMA receiver control-status register, has been reached, at which point the contents of the second address pointer becomes the destination for the remainder of the received frame.

For the DMA channel which supports the HDLC transmitter, each pair of registers contains a single pointer and a byte counter which holds the number of bytes to be transmitted, as illustrated in Figure 7. When the split-frame mode is not used, each pair of registers in the transmit DMA, and each address pointer in the receive DMA, refers to a separate complete frame. This means that the HDLC receiver can receive four frames before the DMA address pointer registers need to be updated, provided the EOM is serviced after each frame to prevent an overrun interrupt.
In the previous section, the extended memory configuration of the HPC16400 using bankswitching was described. The DMA channels are capable of taking full advantage of this extended memory by a programmable field in the controlstatus registers whose value is written to the external bankswitch control lines during a DMA cycle. This allows the extended memory banks to be used for storing frame information.

The DMA controller is only capable of taking control of the processor bus when the CPU has finished executing the current instruction. When the HPC16400 executes long instructions, such as the Multiply or Divide instructions, and the HDLC channels are being used at very high data rates (in excess of 2.2 Mbps with a 20 MHz HPC ), it may be possible that the DMA cannot gain control of the processor bus in time to service the HDLC channels. In this situation, the receiver is forced to overwrite the last byte received and a receiver overrun is flagged in the error status register. When this occurs during transmission, the transmitter no longer has any valid information to send and so it transmits an abort character and sets a transmitter underrun bit in the error status register. Programming the HDLC/DMA controllers is relatively straightforward, both for their initialization and interrupt servicing. Because the DMA controllers have two sets of registers, it means that the pointers to the next message to be received or transmitted can be set up while reception or transmission is in progress, thereby maximizing the throughput of the HDLC channels.

## THE SERIAL DECODER-BASIC RATE ISDN AS AN EXAMPLE

As already described, the HDLC channels of the HPC16400 can be used in general purpose communications and networking applications. To enhance their capabilities, and provide on-chip support for ISDN, a serial decoder has been implemented to time division multiplex the two HDLC channels onto common transmit and receive lines.
Each HDLC channel can be enabled and disabled both internally by the serial decoder, and externally by individual receiver and transmitter enable pins. The internal enable signals are generated by the serial decoder according six time division multiplexing (TDM) formats. The framing of these TDM formats, or modes, is synchronized by an externally generated frame sync. pulse which will normally be derived from an external clock signal used to clock the HDLC channels. With these inputs, the serial decoder generates the internal enable signals for the HDLC channels at the correct time within the frame according to mode that has been selected. The serial decoder can also be programmed to generate enable signals for the HDLC channels based on combinations of both the external enable signals and those generated internally by the serial decoder, thereby giving the designer a wide choice of possibilities.
As an example of the use of the serial decoder, we shall look at Basic Rate ISDN. Basic Rate ISDN specifies that a terminal equipment, such as a telephone or computer, should have two general purpose B channels (Bearer channels) for voice data or perhaps computer packet switched data, and a D channel which is used specifically for control of the ISDN network, such as setting up a call to another user. These $2 \mathrm{~B}+\mathrm{D}$ channels are time division multiplexed within a $125 \mu$ s frame on a bus which interconnects functional blocks within a piece of equipment. The time slot for each B channel is the transmission time for 8 bits at a data rate of 64 kbps , and the D channel time slot is 2 bits at 16 kbps.


TL/DD/10361-8
FIGURE 7. Split Frame Operation for HDLC/DMA Transmitter

The overall scheme is shown in Figure 8. Now the HPC16400, having two HDLC channels, could be set up so that one HDLC channel is a B channel, and the other HDLC channel is the D channel. The serial decoder therefore has to be programmed so that its mode corresponds to the format shown in Figure 7, and that the enable signals are chosen internally such that the $D$ time slot is assigned to one of the HDLC channels, and the correct B channel is assigned to the other HDLC channel. The remaining $B$ channel could be occupied by any other device capable of generating a 64 kbps data stream within its time slot, such as a voice COMBO. The frame sync. signal and the HDLC clock will be generated externally to the HPC16400, typically by the ISDN line interface circuit as described in the next section.

## AN ISDN TELEPHONE

Figure 9 shows the block diagram of an ISDN telephone. The three main components of the system are the HPC16400 microcontroller, the TP3420 "S" Interface Device (SID) which is the line interface to the ISDN subscriber
(S) link, and the TP3057 COMBO which provides the interface to the system for a handset. The inter-chip data bus, whose timing format was used as an example in the previous section, is called the Digital System Interface (DSI) bus, and combines the B and the D channels into common transmit and receive lines. Hence, the HDLC Tx outputs are tied together with the Dx output of the COMBO and are input to the SID DSI input pin Bx, and the HDLC Rx pins are combined with the Dr input from the COMBO and are driven by the SID DSI output pin Br. The SID, when configured in master mode, generates the frame sync. and clock signals which are derived from the received signal on the $S$ bus. These signals are both connected to the HPC16400 and the COMBO so that the correct multiplexing format for the DSI bus as shown in Figure 9 can be achieved. An additional output from the SID, DENx, indicates the presence of D channel bits on the DSI bus, and is used to enable the HDLC channel of the HPC16400 which has been assigned to handle the D channel communications, in this case HDLC channel 1.


FIGURE 8. The Serial Decoder Format for ISDN


FIGURE 9. Block Dlagram of an ISDN Telephone

The SID is a programmable device with various modes and functions that conform to the CCITT I. 430 specification for the physical layer of ISDN. Programming of the SID is achieved with the MICROWIRE/PLUS interface which is also used to drive the display for the telephone using a COP472-3 liquid crystal display controller. Selection of either the SID or the display driver is achieved with port lines from one of the general purpose l/O ports on the HPC16400 so that the chip selects for each device are software driven.
The Halt power saving mode can be used whenever the telephone is not active. This is indicated by the on/off hook signal from the handset which is interfaced to the NMI input of the HPC. When a telephone conversation is finished and the handset placed on-hook, the HPC can be put into Halt mode by software. When the handset is subsequently picked up for another call, and so goes off-hook, it will generate an NMI which will wakeup the HPC.

## THE ISDN SOFTWARE

The control of end-to-end communications in a telephone system can be a complex procedure. Many things have to be taken into consideration, such as procedures for establishing a call, dial-plans, disconnecting calls, and so on. All of these procedures amount to the protocols which are part of ISDN. In particular, the control protocols for ISDN are those which are used on the D channel to establish and disconnect physical links between two (or more) users of the telephone network. Figure 10 shows the three protocol layers of ISDN according to the ISO seven layer reference model for Open Systems Interconnection.
At the physical layer, the CCITT standard I. 430 is used to specify the requirements of the ISDN S-Bus interface device. The TP3420 SID conforms to this specification, and in fact exceeds it in some aspects such as its ability to drive longer cable lengths. (The DSI bus is not part of this standard as it refers to the equipment side of the network.)
The data link layer protocol is responsible for the safe delivery of frames across the network. Here, ISDN uses the

CCITT standard Q. 921 which is more commonly known as LAPD, or "Link Access Protocol on the D Channel". LAPD defines the "HDLC" frame format and a set of procedures to control the flow of information on the network, and recovery from errors. It is similar to the LAPB link access protocol used in X. 25 and true HDLC networks, but defines an expanded set of procedures to cope with communications on a telephone network instead of a typical computer network.
Finally, in Layer 3, the CCITT Q. 931 standard specifies a series of procedures for establishing, maintaining, and disconnecting calls between users on the network. Part of these services are application dependent, so in order to make the ISDN standard generic as possible, the Layer 3 is split into two parts. The generic part of Layer 3 executes the "protocol control procedures" and the application dependent part performs the "Call Control Procedures".
Figure 10 also shows how the ISDN protocols are mapped onto the hardware components. The SID is the Layer 1 device and the HPC16400 provides hardware support, by means of its HDLC channels, for the Layer 2 protocol. The clear boundary between the Layer 1 and Layer 2 devices results in a well structured system architecture, with the DSI bus creating the physical interface between these two layers. The remaining parts of Q. 921 and Q. 931 are implemented as a software package which includes drivers for the SID and HDLC/DMA channels, and tools which aid the debugging of application tasks that interface to the software at the Layer 3 call control level.
Within the software, the individual layers and drivers are implemented as tasks which run under a multi-tasking executive. The operation of the executive has been optimized to work with layered tasks, and includes features such as a mail manager, timer manager, and memory manager. The entire software package is written in " C " so that application tasks can be developed, run with the layer software (excluding the drivers), and debugged on a PC before being ported to the target hardware.


FIGURE 10. Nationals' Solution to ISDN

## CONCLUSIONS

The HPC16400 is a versatile high performance 16-bit CMOS microcontroller for embedded communications applications. Its fast CPU together with dual HDLC channels provides an ideal platform for implementing proprietary or standard communication protocols that use the HDLC framing structure.

## REFERENCES

1. "Expanding the HPC Address Space", National Semiconductor Application Note 497.
2. "Intuitive ISDN-An ISDN Tutorial", National Semiconductor Application Note 492.

## Signed Integer Arithmetic on the HPCTM

This report describes the implementation of signed integer arithmetic operations on the HPC. HPC hardware support for unsigned arithmetic operation. In order to support signed integer arithmetic operations on the HPC, the user can represent negative numbers in two's complement form and perform the signed arithmetic operations explicitly through software.
The following signed integer arithmetic routines are implemented in the package:

## Multiplication:

16 by 16 yielding 16 -bit result 32 by 32 yielding 32-bit result

## Division:

16 by 8 yielding 16 -bit quotient and 16 -bit remainder 32 by 16 yielding 16 -bit quotient and 16 -bit remainder 32 by 32 yielding 16 -bit quotient and 16 -bit remainder

## Addition:

16 by 16 yielding 16 -bit

National Semiconductor
Application Note 603
Raj Gopalan

## Subtraction:

16 by 16 yielding 16-bit

## Comparison:

16 by 16 for greater to, less than or equal to.

## REPRESENTATION OF NEGATIVE NUMBERS:

For binary numbers, negative numbers are represented in two's complement form. In this system, a number is positive if the MSB is 0 , negative if it is 1 .
The decimal equivalent of two's complement number is computed the same as for an unsigned number, except that weight of the MSB is $-2^{* *} n-1$ instead of $+2^{* *} n-1$. The range of representable numbers is $-\left(2^{* *} n-1\right)$ through $+\left(2^{* *} n-1-1\right)$.
The two's complement of a binary number is obtained by complementing its individual bits and adding one to it.
The advantage of representing a negative number in two's complement form is that addition and subtraction can be done directly using unsigned hardware.

;do unsigned multiplication. ;if multiplier is negative ;if multiplicand is negative

## MULTIPLICATION

## Method 1:

Signed multiplication can be achieved by taking care of the signs and magnitudes of the multiplicand and multiplier separately.
Perform the multiplication on the magnitudes alone.
The sign of the result can be set based on the signs of the multiplier and the multiplicand.

## Method 2:

This method does not require finding the magnitude of the operands. Multiplication can be done using unsigned hardware on the two's complement numbers. The result will be signed based on the signs of the operands.

|  | .title <br> . Sect | SIMULL code, rom8, by |
| :---: | :---: | :---: |
| ;Multiply (Signed or Unsigned are the |  |  |
|  |  |  |
|  | K:A | Multiplicand |
|  | -4:6[SP] | Multiplier |
|  | K:A | return |
| ; .public multiply_32 |  |  |
|  |  |  |
| multiply_32: |  |  |
|  | push | x |
|  | st | a,0.w |
|  | 1d | a,k |
|  | mult | a, $-8[5 p] \cdot w$ |
|  | x | a, 0.w |
|  | push | a |
|  | mult | a-8[sp].w |
|  | add | 0.w, a |
|  | pop | a |
|  | mult | a, $-8[\mathrm{sp}] \cdot \mathrm{w}$ |
|  | add | x,0.w |
|  | 1d | k,x |
|  | pop | X |
|  | ret |  |

The algorithm is as follows:
Step 1. Result =op1* op2
Step 2. If op1 < 0 then subtract op2 from upper half of the result.
Step 3. If op2 < 0 then subtract op1 from upper half of the result.
Now the Result will yield the correct value of the multiplication on two's complement numbers.

## Method 3:

By sign extending the multiplier and multiplicand to the size of the result one can always obtain the correct result of signed multiplication using unsigned multiplication.

## DIVISION

Similar to multiplication method 1, one can perform the division on the magnitudes of the dividend and divisor. The sign of the quotient can be set based on the signs of the dividend and the divisor. The sign of the remainder will be same as the dividend.

| -title | SIDVSS |
| :--- | :--- |
| . Sect | $\operatorname{cod} \theta$, rom8, byte,rel |

;Division \& Remainder
;16,8 bit (signed only, unsigned uses inline code)
; A Dividend
; -4[SP] Divisor
; A
A return
.public signed_divide_8,signed_remainder_8
.public signed_divide_16,signed_remainder_16
.local
signed_divide_8:
jsr \$shared_8
ret
;
signed_remainder_8:
jsr \$shared_8
ld a,k
ret
;
\$shared_8:
ifgt a,\#0x7f
or a,\#0xff00
$\begin{array}{ll}\text { st } & a, k \\ \text { ld } & a,-6[s p] . w\end{array}$
ifgt a,\#0x7f
or a,\#0xff00
jp \$shared
; igned_divide_16:
jsr \$shared_16
ret
;
signed_remainder_16:
jsr \$shared_l6
1d a,k
ret
;
\$share_16:
st a,
a,k
1d
a,-6[sp].w
\$shared
ifeq
a,\#0
ret
push x
ifgt a,\#0x7fff
jp \$unknown_negative ;unknown/negative
$x \quad a, k$
ifgt a,\#0x7fff
jp \$negative_positive
div a,k
jp \$positive_positive
;Uses shared routine ;Return remainder
;Get arguments
;Uses shared routine
;Uses shared routine ;Return remainder
;Get arguments
;division by zero
;negative/positive
;Positive/positive is plus,plus

| \$unknown_negative: |  | ;Unknown/negative |
| :---: | :---: | :---: |
| comp | a |  |
| inc | a |  |
| x | a,k |  |
| 1fgt | a,\#0x7fff |  |
| jp | \$negative_negative | ; negative/negative |
| div | a,k | ;Positive/negative is minus, plus |
| comp | a |  |
| inc | a |  |
| \$positive_positive: |  |  |
| 1d | k, x |  |
| jp | \$exit |  |
| \$negative_positive: |  | ;Negative/positive is minus,minus |
| comp | a |  |
| inc | a |  |
| div | a,k |  |
| comp | a |  |
| inc | a |  |
| jp | \$negate_remainder |  |
| \$negative_negative: |  | ;Negative/negative is plus,minus |
| comp | a |  |
| inc | a |  |
| div | a,k |  |
| \$negate_remainder: |  |  |
| $x$ | $\mathrm{a}, \mathrm{x}$ |  |
| comp | a |  |
| inc | a |  |
| st | a,k |  |
| 1d | a, x |  |
| \$exit: |  |  |
| pop | x |  |
| ret |  |  |
| .endsect |  |  |



| .title | SUDVLL |
| :--- | :--- |
| code, rom8,byte,rel |  |


| ;Division \& Remainder |  |  |
| :--- | :--- | :--- |
| ;Signed 32 by 32 Divide |  |  |
| ; $\quad \mathrm{K}: \mathrm{A}$ | Dividend |  |
| ; | $-4: 6[\mathrm{SP}]$ | Divisor |
| ; | $\mathrm{K}: \mathrm{A}$ | return |

;Stack frame as built and used consists of
;top:
; $\quad 0$, initial subtrahend hi /dividend shifts into subtrahend
; 0 , initial subtrahend lo /becomes remainder
; $k$, dividend hi /dividend shifts into subtrahend, and
; $\quad a$, dividend 10 /quotient shifts into dividend
; b preserved
; $\quad x$ preserved
; return address
; $\mathrm{sp-4}-12$, divisor hi
; $\quad \mathrm{sp-6-12}$, divisor 10
;Sign flag ( $0=$ negative, $1=$ positive, for test sense at exit)
;bit 0 , divisor sign ( $1=$ negative)
;bit 1, dividend $\operatorname{sign}(1=$ positive)
;Inc of flag causes bit $1=($ bit 1 xor bit 0 ) by carry/nocarry out of bit 0 ;so that two positives (010) or two negatives (001) indicate a positive ;quotient ( 011 or 010 ) in bit 1 . Bit 1 always indicates sign if remainder. ;Operation is indicated by bit 3 of the flag, $1=$ remainder. ;

> -public signed_divide_32, signed_remainder_32
> -public unsigned_divide_32, unsigned_remainder_ 32
> .local
signed_divide_32:
ld l.b,\#0x02
jp \$shared_signed
;
signed_remainder_32:
1d
\$shared_signed:
ifbit
jsr \$negate
ifbit $7,-6+3[s p] . b$
jp \$negate_divisor
jmp \$shared
;Check dividend ;Negate dividend and note sign ;Check divisor
;

## \$negate_divisor:


;
unsigned_divide_32:
1d 1.b,\#0x02
\$shared
;
unsigned_remainder_32:
1d 1.b,\#0x0a

## \$shared:

push
push

## 1d

 push push 1dclr push push
1d
add
1d or
ifeq
jmp

1d
\$100p:
ld
shl
xs
nop
1d
rlc
xs
nop
1d
rlc
$x$
1d
rlc
x
ifc
jp
sc
1d
subc
$1 d$
subc ifnc jp
\$subtract:
1d
subc
x
1d
sube
x
sbit
\$count:
decsz
jmp
\$zero:

| pop | $k$ |
| :--- | :--- |
| pop | $a$ |
| pop | $x$ |
| pop | $b$ |
| 1fbit | $3,1 . b$ |
| jp | $\$$ exit |
| Id | $a, b$ |
| ld | $k, x$ |
| inc | $1, b$ |

;Preserve registers
;Place dividend, becomes quotient
;Set subtrahend, becomes remainder
;Access divisor argument
;division by zero ;Set counter
;Shift Dividend:Quotient
;Carry out - dividend divisor ;Check for dividend divisor
;dividend divisor
;Subtract out divisor (c is set)
;Set quotient bit
;Count 32 shifts
;Get Remainder and/or Quotient ;and clear working off stack
;want remainder, have it ;Want Quotient
;Divisor's sign Xors Dividend's

```
$exit:
pop b
pop x
ifbit l,l.b
ret
comp a
add a,#l
x a,k
comp a
adc a,#0
x a,k
rbit l,1.b
ret
. endsect
```


## ADDITION

Two's complement numbers can be added by ordinary binary addition, ignoring any carries beyond the MSB. The result will always be the correct sum as long as the result doesn't exceed the range. If the result is the same as for the subtrahend, then overflow has occurred.

```
    .title SIADD
    .sect code,rom8,byte,rel
;Signed add (16 by 16)
; A Operandl
; B Operand2
    Carry Return
    .public sign_add
    .local
sign_add:
    ld 0.b,#00
    ifbit 7,(A+1).b
    inc 0.b
    ifbit 7,(B+1).b
    inc 0.b
    ;if bit 0 of O.b = l then opl and op2 have different sign
    ;if bit 0 of 0.b = 0 then opl and op2 sign are same
    ;then if bit l of 0.b = 0 both operands are positive
    ;else both operands are negative.
```

    add a,b ;Perform unsigned addition
    re
    ret
    ifbit l,0.b ;both opl and op2 are negative
    jp \$negatives
    \$positives:
1fbit 7,(A+l).b
sc
;both operands are different sign
set overflow bit
ret
\$negatives:
ifbit 7,(A+1).b
ret
sc
;overflow
\$exit:
ret
.endsect

## SUBTRACTION

Subtraction can be achieved by negating the subtrahend and perform the addition operation.
Overflow can be detected as mentioned before by checking the signs of minuhend and the negation of the subtrahend and that of the sum.

| .title | SISUB |
| :--- | :--- |
| . sect | code, rom8, byte, rel |

;Signed subtract (16 by 16)

| $;$ | B | Operandl |
| :---: | :--- | ---: |
| ; | A | Operand2 |
|  | Carry,A | Return |
|  | .public sign_sub |  |
| .local |  |  |

sign_sub:

| ld | $0 . b, \# 00 \quad$;initialize sign flags |
| :--- | :--- |

ifbit $7,(B+1) . b$
inc 0.b
\$negate_A:
comp A
inc $A$
\$ngative_comp_A:
ifbit 7,(A+1).b
inc $0 . b$
;if bit 0 of $0 . b=1$ then opl and op2 have different sign
;if bit 0 of $0 . b=0$ then opl and op2 sign are same
;then if bit 1 of $0 . b=0$ both operands are positive
;else both operands are negative.
add $A, B$;Perform unsigned addition
rc
ifbit 0,0.b ;both operands are different sign
ret
ifbit l,0.b ;both opl and op2 are negative
jp \$negatives
\$positives:
if bit 7, $(A+1) \cdot b$
sc
;both opl and op2 are positive
;if result sign is negative then
set overflow bit
;bit 0 of byte O.b is set to
indicate overflow
ret
\$negatives:
1fbit 7, (A+1).b
ret
so isign bit of result is positive, hence overflow.

## \$exit:ret

.endsect

```
    .title NSISUB
    .sect code,rom8,byte,rel
```

;Signed sub (16 by 16)

| ; | A | Operandl |
| :--- | :--- | :--- |
| ; | B | Operand2 |
|  | Carry | Return |

    .public sign_sub
    .local
    sign_sub:
ld 0.b,\#00
ifbit 7,(A+1).b
inc 0.b
ifbit 7, ( $B+1$ ).b
Inc $0 . b$
;if bit 0 of $0 . b=1$ then opl and op2 have different sign
;if bit 0 of $0 . b=0$ then opl and op2 sign are same
;then if bit 1 of $0 . b=0$ both operands are positive
;else both operands are negative.
sc
Subc a,b ;Perform unsigned addition
re
ifbit $0,0 . \mathrm{b} \quad$;both operands are different sign
jp \$chkovf
ret ;both operands are same sign,
\$chkovf:
ifbit 7,(B+1).b
jp \$negminu
\$posminu:
ifbit 7,(A+1).b
sc
ret
\$negminu:
ifbit 7,(A+1).b
sc
ret
.endsect

```
COMPARISON
To do signed comparison on n bit two's complement numbers first add 2**(n-1) to the numbers. This will basically shift
the numbers from - (2**n-1) to +(2**n-1-1) range to 0 to 2**n - 1.
Now comparison operations on the numbers will produce the correct result.
\begin{tabular}{ll}
.title & SICMP \\
.sect & code, rom8, byte,rel
\end{tabular}
;Signed compare (l6 by 16)
\begin{tabular}{rlr}
; & A & Operandl \\
; & B & Operand2 \\
; & O.b & Return=00 \\
; & & 02 \\
2 & 01
\end{tabular}
if \(a=b\)
if \(a>b\)
if \(a<b\)
signed_compare:
    push
        push b
        add a,#08000
        add b,#08000
        ifgt a,b
        jp $great
        ifeq a,b
        jp $equ
$less:
    ld O.b,#01
    pop b
    pop a
    ret
        a
        0.b,#02
        1d
    pop b
    pop a
    ret
    1d 0.b.#00
    1d 0.b,#00
$equ:
    pop b
    pop a
    ret
    .endsect
```


# Section 6 MICROWIRE and MICROWIRE/PLUS <br> Peripherals 

## Section 6 Contents

MICROWIRE and MICROWIRE/PLUS Peripherals Selection Guide ..... 6-3
COP472-3 Liquid Crystal Display Controller ..... 6-7

## MICROWIRE ${ }^{\text {TM }}$ and MICROWIRE/PLUS ${ }^{\text {TM }}$ : 3-Wire Serial Interface

National's MICROWIRE and MICROWIRE/PLUS provide for high-speed, serial communications in a simple 3-wire implementation.
Originally designed to interface COP400 microcontrollers to peripheral devices, the MICROWIRE protocol has been extended to both the COP800 and HPCTM families with the enhanced version, MICROWIRE/PLUS.
Because the shift clock in MICROWIRE/PLUS can be internal or external, the interface can be designated as either bus master or slave, giving it the flexibility necessary for distributed and multiprocessing applications.
With its simple 3 -wire interface, MICROWIRE/PLUS can connect a variety of nodes in a serial-communication network.
This simple 3-wire design also helps increase system reliability while reducing system size and development time.
MICROWIRE/PLUS consists of an 8-bit serial shift register (SIO), serial data input (SI), serial data output (SO), and a serial shift clock (SK).
Because the COP800 and HPC families have memorymapped architectures, the contents of the SIO register can be accessed through standard memory-addressing instructions.

The control register (CNTRL) is used to configure and control the mode and operation of the interface through userselectable bits that program the internal shift rate. This greatly increases the flexibility of the interface.
MICROWIRE/PLUS can also provide additional I/O capability for COP800 and HPC microcontrollers by connecting, for example, external 8-bit parallel-to-serial shift registers to 8 bit serial-to-parallel shift registers.
And it can interface a wide variety of peripherals:

- Memory (CMOS RAM and EEPROM)

■ A/D converters

- Timers/counters
- Digital phase locked-loops
- Telecom peripherals
- Vacuum fluorescent display drivers
- LED display drivers
- LCD display drivers

Both MICROWIRE and MICROWIRE/PLUS give all the members of National's microcontroller families the flexibility and design-ease to implement a solution quickly, simply, and cost-effectively.


TL/XX/0074-1


TL/XX/0074-2

MICROWIRE and MICROWIRE/PLUS Peripherals

| Part Number | Description | Databook |
| :---: | :---: | :---: |
| A/D CONVERTERS AND COMPARATORS |  |  |
| ADC0811 | 11 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0819 | 19 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0831 | 1 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0838 | 8 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0832 | 2 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0833 | 4 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0834 | 4 Channel 8-Bit A/D Converter with Multiplexer | Linear |
| ADC0852 | Multiplexed Comparator with 8-Bit Reference Divider | Linear |
| ADC0854 | Multiplexed Comparator with 8-Bit Reference Divider | Linear |
| DISPLAY DRIVERS |  |  |
| COP472-3 | $3 \times 12$ Multiplexed Expandable LCD Display Driver | Microcontroller |
| MM5450 | 35 Output LED Display Driver | Interface |
| MM5451 | 34 Output LED Display Driver | Interface |
| MM5483 | 31 Segment LCD Display Driver | Interface |
| MM5484 | 16 Segment LED Display Driver | Interface |
| MM5486 | 33 Output LED Display Driver | Interface |
| MM58201 | 8 Backplane and 24 Segment Multiplexed LCD Driver | Interface |
| MM58241 | 32 Output High Voltage Display Driver | Interface |
| MM58242 | 20 Output High Voltage Display Driver | Interface |
| MM58248 | 35 Output High Voltage Display Driver | Interface |
| MM58341 | 32 Output High Voltage Display Driver | Interface |
| MM58342 | 20 Output High Voltage Display Driver | Interface |
| MM58348 | 35 Output High Voltage Display Driver | Interface |
| MEMORY DEVICES |  |  |
| NMC9306 | $16 \times 16$ NMOS EEPROM | Memory |
| NMC9313B | $16 \times 16$ NMOS EEPROM | Memory |
| NMC9314B | $64 \times 16$ NMOS EEPROM | Memory |
| NMC9346 | $64 \times 16$ NMOS EEPROM | Memory |
| NMC93C06 | $16 \times 16$ CMOS EEPROM | Memory |
| NMC93C46 | $64 \times 16$ CMOS EEPROM | Memory |
| NMC93CS06 | $16 \times 16$ CMOS EEPROM with Write Protect | Memory |
| NMC93CS46 | $64 \times 16$ CMOS EEPROM with Write Protect | Memory |
| NMC93CS56 | $128 \times 16$ CMOS EEPROM with Write Protect | Memory |
| NMC93C56 | $128 \times 16$ CMOS EEPROM | Memory |
| NMC93CS66 | $256 \times 16$ CMOS EEPROM with Write Protect | Memory |
| NMC93C66 | $256 \times 16$ CMOS EEPROM | Memory |

MICROWIRE and MICROWIRE/PLUS Peripherals (Continued)

| Part Number |  | Description |  | Databook |
| :---: | :---: | :---: | :---: | :---: |
| TELECOM DEVICES | S Interface Device (SID) | Telecom |  |  |
| TP3420 |  |  |  |  |
| AUDIO AND RADIO DEVICES | AM/FM Digital PLL Synthesizer |  |  |  |
| DS8906 | AM/FM Digital PLL Frequency Synthesizer | Interface |  |  |
| DS8907 | AM/FM Digital PLL Frequency Synthesizer | Interface |  |  |
| DS8908 | AM/FM/TV Sound Up-Conversion Frequency Synthesizer | Interface |  |  |
| DS8911 | Stereo Volume/Tone/Fade with Source Select | Interface |  |  |
| LMC1992 | Stereo Volume/Tone/Fade/Loudness with Source Select | Linear |  |  |
| LMC1993 | 7 Band Graphic Equalizer | Linear |  |  |
| LMC835 |  | Linear |  |  |

## 徏 <br> National Semiconductor <br> COP472-3 Liquid Crystal Display Controller

## General Description

The COP472-3 Liquid Crystal Display (LCD) Controller is a peripheral member of the COPSTM family, fabricated using CMOS technology. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472-3 contains an on-chip oscillator and generates all the multi-level waveforms for backplanes and segment outputs on a triplex display. One COP472-3 can drive 36 segments multiplexed as $3 \times 12$ ( $41 / 2$ digit display). Two COP472-3 devices can be used together to drive 72 segments ( $3 \times 24$ ) which could be an $81 / 2$ digit display.

## Features

n Direct interface to TRIPLEX LCD

- Low power dissipation ( $100 \mu \mathrm{~W}$ typ.)
- Low cost
- Compatible with all COP400 processors
- Needs no refresh from processor
- On-chip oscillator and latches
- Expandable to longer displays

■ Software compatible with COP470 V.F. Display Driver chip

- Operates from display voltage
- MICROWIRETM compatible serial I/O
- 20-pin Dual-In-Line package

Block Diagram


Absolute Maximum Ratings
Voltage at CS, DI, SK pins

$$
\begin{array}{r}
-0.3 \mathrm{~V} \text { to }+9.5 \mathrm{~V} \\
-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}
\end{array}
$$

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Lead Temp. (Soldering, 10 Seconds) | $300^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (depends on display characteristics)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ |  | 3.0 | 5.5 | Volts |
| Power Supply Current, IDD (Note 1) | $V_{D D}=5.5 \mathrm{~V}$ |  | 250 | $\mu \mathrm{A}$ |
|  | $V_{D D}=3 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| $\begin{gathered} \text { Input Levels } \\ \text { DI, SK, CS } \\ V_{I L} \\ V_{I H} \\ \hline \end{gathered}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\begin{aligned} & 0.8 \\ & 9.5 \end{aligned}$ | Volts <br> Volts |
| $\begin{gathered} \text { BPA (as Osc. in) } \\ V_{I L} \\ V_{I H} \\ \hline \end{gathered}$ |  | $V_{D D}-0.6$ | $\begin{gathered} 0.6 \\ V_{D D} \\ \hline \end{gathered}$ | Volts <br> Volts |
| ```Output Levels, BPC (as Osc. Out) VOL VOH``` |  | $V_{D D}-0.4$ | $\begin{gathered} 0.4 \\ V_{D D} \\ \hline \end{gathered}$ | Volts <br> Volts |
| ```Backplane Outputs (BPA, BPB, BPC) \(V_{B P A, B P B, B P C} O N\) \(V_{B P A, B P B, ~ B P C ~ O F F}\)``` | During $\mathrm{BP}+\text { Time }$ | $\begin{gathered} V_{D D}-\Delta V \\ 1 / 3 V_{D D}-\Delta V \\ \hline \end{gathered}$ | $\begin{gathered} V_{D D} \\ 1 / 3 V_{D D}+\Delta V \\ \hline \end{gathered}$ | Volts <br> Volts |
| $V_{B P A, B P B, ~ B P C} O N$ <br> $V_{B P A, ~ B P B, ~ B P C ~ O F F ~}^{\text {O }}$ | During BP- Time | $\begin{gathered} 0 \\ 2 / 3 V_{D D}-\Delta V \end{gathered}$ | $\begin{gathered} \Delta V \\ 2 / 3 V_{D D}+\Delta V \end{gathered}$ | Volts <br> Volts |
| $\begin{aligned} & \text { Segment Outputs }\left(\mathrm{SA}_{1} \sim \mathrm{SA}_{4}\right) \\ & \mathrm{V}_{\mathrm{SEG}} \text { ON } \\ & \mathrm{V}_{\mathrm{SEG}} \text { OFF } \\ & \hline \end{aligned}$ | During $\mathrm{BP}+\text { Time }$ | $\begin{gathered} 0 \\ 2 / 3 V_{D D}-\Delta V \end{gathered}$ | $\begin{gathered} \Delta V \\ 2 / 3 V_{D D}+\Delta V \\ \hline \end{gathered}$ | Volts <br> Volts |
| $\begin{aligned} & V_{\text {SEG }} O N \\ & \mathrm{~V}_{\text {SEG }} O F F \end{aligned}$ | During BP- Time | $\begin{gathered} V_{D D}-\Delta V \\ 1 / 3 V_{D D}-\Delta V \\ \hline \end{gathered}$ | $\begin{gathered} V_{D D} \\ 1 / 3 V_{D D}+\Delta V \\ \hline \end{gathered}$ | Volts <br> Volts |
| Internal Oscillator Frequency |  | 15 | 80 | kHz |
| Frame Time (Int. Osc. - 192) |  | 2.4 | 12.8 | ms |
| Scan Frequency ( $1 / T_{\text {SCAN }}$ ) |  | 39 | 208 | Hz |
| SK Clock Frequency |  | 4 | 250 | kHz |
| SK Width |  | 1.7 |  | $\mu \mathrm{s}$ |
| DI <br> Data Setup, tsetup <br> Data Hold, thold |  | $\begin{aligned} & 1.0 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \overline{\mathrm{CS}} \\ & \mathbf{t}_{\text {SETUP }} \\ & \mathbf{t}_{\text {HOLD }} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Loading Capacitance |  |  | 100 | pF |

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at VDD.
Note 2: $\Delta V=0.05 \mathrm{VDD}$.

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

$$
\begin{array}{lr}
\text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
\text { Lead Temperature } \\
\text { (Soldering, } 10 \text { seconds) } & 300^{\circ} \mathrm{C}
\end{array}
$$

| Voltage at CS, DI, SK Pins | -0.3 V to +9.5 V |
| :--- | ---: |
| Voltage at All Other Pins | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

DC Electrical Characteristics
$\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (depends on display characteristics)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ |  | 3.0 | 5.5 | Volts |
| Power Supply Current, IDD (Note 1) | $V_{D D}=5.5 \mathrm{~V}$ |  | 300 | $\mu \mathrm{A}$ |
|  | $V_{D D}=3 \mathrm{~V}$ |  | 120 | $\mu \mathrm{A}$ |
| $\begin{gathered} \text { Input Levels } \\ \text { DI, SK, CS } \\ \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \hline \end{gathered}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\begin{aligned} & 0.8 \\ & 9.5 \end{aligned}$ | Volts Volts |
| $\begin{gathered} \text { BPA (as Osc. In) } \\ V_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \hline \end{gathered}$ |  | $V_{D D}-0.6$ | $\begin{gathered} 0.6 \\ V_{D D} \\ \hline \end{gathered}$ | Volts Volts |
| ```Output Levels, BPC (as Osc. Out) VOL VOH``` |  | $V_{D D}-0.4$ | $\begin{gathered} 0.4 \\ V_{D D} \\ \hline \end{gathered}$ | Volts Volts |
| Backplane Outputs (BPA, BPB, BPC) <br> $V_{B P A, B P B, B P C} O N$ <br> $V_{B P A, ~ B P B, ~ B P C ~ O F F ~}^{\text {O }}$ | During BP+ Time | $\begin{gathered} V_{D D}-\Delta V \\ 1 / 3 V_{D D}-\Delta V \end{gathered}$ | $\begin{gathered} V_{D D} \\ 1 / 3 V_{D D}+\Delta V \end{gathered}$ | Volts Volts |
| $V_{B P A, B P B, B P C} O N$ <br> $V_{B P A, ~ B P B, ~ B P C ~ O F F ~}^{\text {O }}$ | During $\mathrm{BP}-\text { Time }$ | $\begin{gathered} 0 \\ 2 / 3 V_{D D}-\Delta V \end{gathered}$ | $\begin{gathered} \Delta V \\ 2 / 3 V D D+\Delta V \end{gathered}$ | Volts Volts |
| $\begin{aligned} & \text { Segment Outputs }\left(\mathrm{SA}_{1} \sim \mathrm{SA}_{4}\right) \\ & \mathrm{V}_{\text {SEG }} \text { ON } \\ & \mathrm{V}_{\mathrm{SEG}} \text { OFF } \\ & \hline \end{aligned}$ | During BP+ Time | $\begin{gathered} 0 \\ 2 / 3 V_{D D}-\Delta V \end{gathered}$ | $\begin{gathered} \Delta V \\ 2 / 3 V_{D D}+\Delta V \\ \hline \end{gathered}$ | Volts Volts |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SEG}} \mathrm{ON} \\ & \mathrm{~V}_{\mathrm{SEG}} \mathrm{OFF} \end{aligned}$ | During $B P-\text { Time }$ | $\begin{gathered} V_{D D}-\Delta V \\ 1 / 3 V_{D D}-\Delta V \\ \hline \end{gathered}$ | $\begin{gathered} V_{D D} \\ 1 / 3 V_{D D}+\Delta V \end{gathered}$ | Volts Volts |
| Internal Oscillator Frequency |  | 15 | 80 | kHz |
| Frame Time (Int. Osc. $\div$ 192) |  | 2.4 | 12.8 | ms |
| Scan Frequency ( $1 /$ TSCAN $^{\text {) }}$ |  | 39 | 208 | Hz |
| SK Clock Frequency |  | 4 | 250 | kHz |
| SK Width |  | 1.7 |  | $\mu \mathrm{s}$ |
| DI <br> Data Setup, tsETUP <br> Data Hold, thold |  | $\begin{gathered} 1.0 \\ 100 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| $\begin{aligned} & \overline{\mathrm{CS}} \\ & \mathbf{t}_{\text {SETUP }} \\ & \mathbf{t}_{\text {HOLD }} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Loading Capacitance |  |  | 100 | pF |

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at VoD.
Note 2: $\Delta V=0.05 \mathrm{VD}$.

| Dual-In-Line Package |  |  |
| :---: | :---: | :---: |
| S81-1 | $1 \quad 20$ |  |
|  |  |  |
| Sc3 | 19 | A3 |
| S83 -3 | 18 | SC1 |
| [s] | 17 | 8P8 |
| $v_{00}$ | 16 | BPC |
| GNO | 15 | 8PA |
| Of ${ }^{-1}$ | 14 | Sk |
| SA2 | 13 | SC4 |
| S84 | 12 | SC2 |
| SB2-10 | 11 |  |
|  |  |  |


|  | Pin | Description |
| :---: | :---: | :---: |
|  | $\overline{\text { CS }}$ | Chip select |
|  | VDD | Power supply (display voltage) |
|  | GND | Ground |
|  | DI | Serial data input |
|  | SK | Serial clock input |
|  | $\mathrm{BP}_{\mathrm{A}}$ | Display backplane A (or oscillator in) |
|  | $\mathrm{BP}_{\mathrm{B}}$ | Display backplane B |
|  | $\mathrm{BP}_{\mathrm{C}}$ | Display backplane C (or oscillator out) |
|  | SA1~SC4 | 12 multiplexed outputs |
| TL/DD/6932-2 |  |  |

Order Number COP472MW-3 or COP472N-3 See NS Package Number M20A or N20A

FIGURE 2. Connection Dlagram


TL/DD/6932-3
FIGURE 3. Serlal Load Timing Dlagram


FIGURE 4. Backplane and Segment Waveforms


FIGURE 5. Typical Display Internal Connections
Epson LD-370

## Functional Description

The COP472-3 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in Figure 5, with this configuration the COP472-3 will drive 4 digits of 9 segments.
To adapt the COP472-3 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table I.
Two or more COP472-3 chips can be cascaded to drive additional segments. There is no limit to the number of COP472-3's that can be used as long as the output loading capacitance does not exceed specification.

TABLE I. COP472-3 Segment/Backplane Multiplex Scheme

| Bit Number | Segment, <br> Backplane | Numeric Display |  |
| :---: | :---: | :---: | :---: |
| 1 | SA1, BPC | SH |  |
| 2 | SB1, BPB | SG |  |
| 3 | SC1, BPA | SF |  |
| 4 | SC1, BPB | SE | Digit 1 |
| 5 | SB1, BPC | SD |  |
| 6 | SA1, BPB | SC |  |
| 7 | SA1, BPA | SB |  |
| 8 | SB1, BPA | SA |  |
| 9 | SA2, BPC | SH |  |
| 10 | SB2, BPB | SG |  |
| 11 | SC2, BPA | SF |  |
| 12 | SC2, BPB | SE | Digit 2 |
| 13 | SB2, BPC | SD |  |
| 14 | SA2, BPB | SC |  |
| 15 | SA2, BPA | SB |  |
| 16 | SB2, BPA | SA |  |
| 17 | SA3, BPC | SH |  |
| 18 | SB3, BPB | SG |  |
| 19 | SC3, BPA | SF |  |
| 20 | SC3, BPB | SE | Digit 3 |
| 21 | SB3, BPC | SD |  |
| 22 | SA3, BPB | SC |  |
| 23 | SA3, BPA | SB |  |
| 24 | SB3, BPA | SA |  |
| 25 | SA4, BPC | SH |  |
| 26 | SB4, BPB | SG |  |
| 27 | SC4, BPA | SF |  |
| 28 | SC4, BPB | SE | Digit 4 |
| 29 | SB4, BPC | SD |  |
| 30 | SA4, BPB | SC |  |
| 31 | SA4, BPA | SB |  |
| 32 | SB4, BPA | SA |  |
| 33 | SC1, BPC | SPA | Digit 1 |
| 34 | SC2, BPC | SP2 | Digit 2 |
| 35 | SC3, BPC | SP3 | Digit 3 |
| 36 | SC4, BPC | SP4 | Digit 4 |
| 37 | not used |  |  |
| 38 | Q6 |  |  |
| 39 | Q7 |  |  |
| 40 | SYNC |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## SEGMENT DATA BITS

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

| $S A$ | $S B$ | $S C$ | $S D$ | $S E$ | $S F$ | $S G$ | $S H$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Data is shifted into an eight bit shift register. The first bit of the data is for segment H , digit 1 . The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

## CONTROL BITS

The fifth set of 8 data bits contains special segment data and control data in the following format:

| SYNC | Q7 | Q 6 | X | SP 4 | $\mathrm{SP3}$ | SP 2 | SP 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. BPC of the master is connected to BPA of each slave. The following table summarizes the function of bits six and seven:

| Q7 | Q6 | Function | BPC Output | BPA Output |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | Slave | Backplane | Oscillator |
|  |  |  | Output | Input |
| 0 | 1 | Stand Alone | Backplane | Backplane |
|  |  |  | Output | Output |
| 1 | 0 | Not Used | Internal | Oscillator |
|  |  |  | Osc. Output | Input |
| 0 | 0 | Master | Internal | Backplane |
|  |  |  | Osc. Output | Output |

The eighth bit is used to synchronize two COP472-3's to drive an $81 / 2$-digit display.

## LOADING SEQUENCE TO DRIVE A 4½-DIGIT DISPLAY

Steps:

1. Turn $\overline{\mathrm{CE}}$ low.
2. Clock in 8 bits of data for digit 1.
3. Clock in 8 bits of data for digit 2 .
4. Clock in 8 bits of data for digit 3 .
5. Clock in 8 bits of data for digit 4.
6. Clock in 8 bits of data for special segment and control function of BPC and BPA.

| 0 | 0 | 1 | 1 | SP4 | SP3 | SP2 | SP1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

7. Turn $\overline{\mathrm{CS}}$ high.

Note: CS may be turned high after any step. For example to load only 2 digits of data, do steps $1,2,3$, and 7 .
CS must make a high to low transition before loading data in order to reset internal counters.

## LOADING SEQUENCE TO DRIVE AN 81/2-DIGIT DISPLAY

Two or more COP472-3's may be connected together to drive additional segments. An eight digit multiplexed display is shown in Figure 7. The following is the loading sequence to drive an eight digit display using two COP472-3's. The right chip is the master and the left the slave.
Steps:

1. Turn $\overline{\mathrm{CS}}$ low on both COP472-3's.
2. Shift in 32 bits of data for the slave's four digits.
3. Shift in 4 bits of special segment data: a zero and three ones.


This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped.
4. Turn CS high to both chips.
5. Turn CS low to master COP472-3.
6. Shift in 32 bits of data for the master's 4 digits.
7. Shift in four bits of special segment data, a one and three zeros.

| 0 | 0 | 0 | 1 | SP 4 | SP 3 | SP 2 | SP 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This sets the master COP472-3 to BPA as a normal backplane output and BPC as oscillator output. Now both the chips start and run off the same oscillator.
8. Turn $\overline{\mathrm{C}}$ high.

The chips are now synchronized and driving 8 digits of display. To load new data simply load each chip separately in the normal manner, keeping the correct status bits to each COP472-3 (0110 or 0001).


FIGURE 6. System Dlagram - 41⁄2 Diglt Display


TL/DD/6932-7
FIGURE 7. System Dlagram - 81/2 Digit Display

## Example Software

## Example 1

COP420 Code to load a COP472-3 [Display data is in $M(0,12)-M(0,15)$, special segment data is in $M(0,0)$ ]

LBI 0, 12 ; POINT TO FIRST DISPLAY DATA
OBD
CLRA
LQID
CQMA
SC
XAS
NOP
NOP
LD
XAS
NOP
NOP
RC
XAS
XIS
JP LOOP
SC
LBI 0, 0
LD
XAS
NOP
CLRA
AISC 12
XAS
NOP
LBI 0, 15
RC
XAS
OBD
; TURN $\overline{\mathrm{CS}}$ LOW (DO)
; LOOK UP SEGMENT DATA ; COPY DATA FROM Q TO M \& A
; SET CTO TURN ON SK
; OUTPUT LOWER 4 BITS OF DATA
; DELAY
; DELAY
; LOAD A WITH UPPER 4 BITS
; OUTPUT 4 BITS OF DATA
; DELAY
; DELAY
; RESET C
; TURN OFF SK CLOCK
; INCREMENT B FOR NEXT DATA
; SKIP THIS JUMP AFTER LAST DIGIT
; SETC
; ADDRESS SPECIAL SEGMENTS
; LOAD INTO A
; OUTPUT SPECIAL SEGMENTS
;
;
; 12 to A
; OUTPUT CONTROL BITS
;
; 15 to B
; RESET C
; TURN OFF SK
; TURN $\overline{\mathrm{CS}} \mathrm{HIGH}(\mathrm{DO})$

## Example Software (Continued)

## Example 2

COP420 Code to load two COP472-3 parts [Display data is in $M(0,12)-M(0,15)$ and $M(1,12)-M(1,15)$, special segment data is in $M(0,0)$ and $M(1,0)$ ]

| INIT: | LBI | 0,15 |  |
| :---: | :---: | :---: | :---: |
|  | OBD |  | ; TURN BOTH CS'S HIGH |
|  | LEI | 8 | ; ENABLE SO OUT OFS.R. |
|  | RC |  |  |
|  | XAS |  | ; TURN OFF SK CLOCK |
|  | LBI | 3,15 | ; USE M $(3,15)$ FOR CONTROL BITS |
|  | STII | 7 | ; STORE 7 TO SYNC BOTH CHIPS |
|  | LBI | 0,12 | ; SET B TO TURN BOTH CS'S LOW |
|  | JSR | OUT | ; CALL OUTPUT SUBROUTINE |
| MAIN DISPLAY SEQUENCE |  |  |  |
| DISPLAY | LBI | 3,15 |  |
|  | STII | 8 | ; SET CONTROL BITS FOR SLAVE |
|  | LBI | 0,13 | ; SET B TO TURN SLAVE CS LOW |
|  | JSR | OUT | ; OUTPUT DATA FROM REG. 0 |
|  | LBI | 3,15 |  |
|  | STII | 6 | ; SET CONTROL BITS FOR MASTER |
|  | LBI | 1,14 | ; SET B TO TURN MASTER CS LOW |
|  | JSR | OUT | ; OUTPUT DATA FROM REG. 1 |
| OUTPUT SUBROUTINE |  |  |  |
| OUT: | OBD |  | ; OUTPUT B TOCS'S |
|  | CLRA |  |  |
|  | AISC | 12 | ; 12 TOA |
|  | CAB |  | ; POINT TO DISPLAY DIGIT (BD=12) |
| LOOP | CLRA |  |  |
|  | LQID |  | ; LOOK UP SEGMENT DATA |
|  | CQMA |  | : COPY DATA FROM Q TO M \& A |
|  | SC |  |  |
|  | XAS |  | ; OUTPUT LOWER 4 BITS OF DATA |
|  | NOP |  | ; DELAY |
|  | NOP |  | ; DELAY |
|  | LD |  | ; LOAD A WITH UPPER 4 BITS |
|  | XAS |  | ; OUTPUT 4 BITS OF DATA |
|  | NOP |  | ; DELAY |
|  | NOP |  | ; DELAY |
|  | RC |  | ; RESET C |
|  | XAS |  | ; TURN OFF SK |
|  | XIS |  | ; INCREMENT B FOR NEXT DISPLAY DIGIT |
|  | JP | LOOP | ; SKIP THIS JUMP AFTER LAST DIGIT |
|  | SC |  | ;SETC |
|  | NOP |  |  |
|  | LD |  | ; LOAD SPECIAL SEGS. TO A (BD=0) |
|  | XAS |  | ; OUTPUT SPECIAL SEGMENTS |
|  | NOP |  |  |
|  | LBI | 3,15 |  |
|  | LD |  | ; LOAD A |
|  | XAS |  | ; OUTPUT CONTROL BITS |
|  | NOP |  |  |
|  | NOP |  |  |
|  | RC |  |  |
|  | XAS |  | ; TURN OFF SK |
|  | OBD |  | ; TURN CS'S HIGH (BD=15) |
|  | RET |  |  |

Section 7 Microcontroller Development Support

## Section 7 Contents

Development Support ..... 7-3
Microcontroller Development Support ..... 7-4
HPC Software Support Package ..... 7-20
ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller ..... 7-30

## Development Support

Our job doesn't end when you buy a National microcontroller, it only begins.
The next step is to help you put that microcontroller to work-delivering real-world performance in a real-world application.
That's why we offer you such a comprehensive, powerful, easy-to-use package of development tools.

## Microcontroller On-Line Emulator

Our Microcontroller On-Line Emulator Development System is a complete, inexpensive system designed to support both hardware and software development of all NSC microcontrollers.
Using standard computer platforms (IBM PC, VAX, and others), this system gives you the tools to write, assemble, debug, and emulate software for your target microcontroller, whether it belongs to the COP400 4-bit family, the COP800 8 -bit family, or the HPC 16-bit family.
The Development system itself consists of two circuit boards that interface to each other and to the host computer using a software package.
One board is called the Brain Board. It provides the major functional features of the system, linking the various elements, including other Brain Boards for a multi-workstation system tied to a single host.
The other board is called the Personality Board and is different for each microcontroller family. It provides the unique emulation functions for the system.
Your own computer CPU provides a powerful, cost-effective base for bulk storage of object code, disk editing and assembly, and for high-speed processing.
Using resident firmware in the Monitor section of each Personality Board, you can download results from your host computer, you can display and alter code in both hex and mnemonic format, you can set Breakpoints and Traces, you can execute Time measurements, and you can examine and modify internal registers and I/O.

Once you've got debugged code, you can transmit it directly to National, where we'll use it to create the tooling necessary for manufacturing the appropriate masks for your microcontroller.

## Dial-A-Helper On-Line Applications Support

Dial-A-Helper lets you communicate directly with the Microcontroller Applications Engineers at National.
Using standard computer communications software, you can dial into the automated Dial-A-Helper Information System 24 hours a day.
You can leave messages on the electronic bulletin board for the Applications Engineers, then retrieve their responses.
You can select and then download specific applications data.

## Dial-A-Helper

Voice: (408) 721-5582 (8 a.m.-5 p.m. PST)
Modem: (408) 739-1162 (24 Hrs./day)
Setup: Baud rate 300 bps or 1200 bps 8 bits, no parity, 1 stop

## Dedicated Applications Engineers

We've assembled a dedicated team of highly trained, highly experienced engineering professionals to help you implement your solution quickly, effectively, efficiently and to ensure that it's the best solution for your specific application.
At National, we believe that the best technology is also the most usable technology. That's why our microcontrollers provide such practical solutions to such real design problems. And that's why our microcontroller development support includes such comprehensive tools and such powerful engineering resources.
No one makes more microcontrollers than National and no one does more to help you put those microcontrollers to work.

## 勿 National Semiconductor

## Microcontroller Development Support



TL/DD/8830-14

## Development Tools

The NSC Microcontroller On Line Emulator Development System is designed to support the development of NSC Microcontroller products. These include COPSTM family, and the HPCTM family of products. This system provides effective support for the development of both software and hardware in Microcon-troller-based applications.
A system consists of three components: a Brain Board, a Personality Board, and software for a host computer. The host may be an IBM ${ }^{\circledR}-\mathrm{PC}$, or one of a number of inexpensive PC compatibles. The cross-assemblers and cross-compilers provided by National Semiconductor will run under control of the host computer MS-DOS operating system.
The Brain Board provides the development system with the capability of communicating with the user's Host CPU. Resident firmware on the Brain Board allows the user to download assembled load modules over the RS-232 link from the host computer, display and alter code in both hex and mnemonic format, initiate Breakpoints, Traces, and timing on addresses and external events, examine and modify the internal resources of the Microcontroller being emulated. The Brain Board also provides all the hardware and firmware to program standard EPROMs up to 27256's (32k x 8).

Development system flexibility is provided by the Personality board. This component tailors the system to emulate a single microcontroller family or device. For instance, one Personality Board supports the COP400 CMOS and NMOS family. This Personality Board provides emulation capability for 42 Microcontroller device types.
Personality boards are also available for the HPC and COPS family of $\mathrm{M}^{2} \mathrm{CMOS}$ products.
The host CPU contributes cost effective bulk storage and high speed processing. Disk editing and assembly operations are controlled by the host CPU. The results are down loaded to the Brain Board over the RS-232 link.
Once the application program has been completely debugged, the code may be submitted to National Semiconductor for use in creating the tooling necessary for manufacturing the masked Microcontroller device.
The Microcontroller On-Line Emulator Development System concept provides the user with a powerful development system based around a familiar host. The Brain Board/Personality Board/Host combination provides FULL emulation capability. This modular design provides maximum flexibility and maximum utility for the development of Microcontroller based systems.


## Brain Board



## General Description

The Brain Board is the pivotal component of the development system concept. In conjunction with a terminal and Personality Board it provides the user with a freestanding workstation for Microcontroller emulation. It ties the system together by communicating with the Personality Board, printers, modems, optional host computer, and other Brain Boards. Multiple Brain Boards, tied to a common host, can function as emulators for individual projects where each Brain Board is a separate workstation. They can also function as individual Microcontroller emulators within a multicontroller system.
The Brain Board utilizes a NSC800TM Microprocessor with 64k RAM and firmware ROM. It has an EPROM/EEPROM programmer for on-line changes. There are three RS-232 ports and a bus to connect the Brain to the Personality Board for actual emulation of code in the user's application system.
The RS-232 ports are used via the communication routines in firmware to interface with a host computer, terminal, modem, printer, or other development systems, for greater flexibility during system development.
The development system firmware is controlled by an EXEC. There are three major sets of EXEC commands. The first set of commands are calls to other main programs. These are:

| COMM | Invoke Communications Program |
| :--- | :--- |
| DIAG | Invoke Diagnostics Program |
| MONITOR | Invoke Personality Emulation Moni- <br> tor |
| PROG | Invoke PROM Programming Pro- <br> gram |

The second set of EXEC commands are:

| CALC | Adds/Subtracts decimal and hex <br> numbers |
| :--- | :--- |
| COMPARE | Compares one buffer with another |
| ERASE | Used to erase all or part of a buffer |
| HELP | Prints a summary of EXEX com- <br> mands |
| MOVE | Moves data from one buffer to an- <br> other |
| STATUS | Display status of buffers, display and <br> alter RS-232 parameters |

The third set of commands are used exclusively for multiple system configurations and they are:

CONNECT Connect the user with the requested system
DISCONNECT Disconnects the system
IDENT Identifies the system
The Brain Board supports NSC's entire family of development system Personality boards.

## Features

- Single 5 V operation
- Ability to interface to host computers
- Full communication control of other systems with host computer and a modem
- Three RS-232 ports
- Auto baud selection (110, 300, 600, 1200, 2400, 4800, 9600, 19200 baud)
- Self diagnostics

Features (Continued)

- Program EPROMS
- MM2716, NMC27C16
- MM2732, NMC27C32
- NMC2764-NMC27256
- Program EEPROMs
- 9816
- Program emulator devices

```
PHYSICAL SIZE
    10" x 12"
POWER REQUIREMENTS
    +5V DC @ 3.5A
    +12.5/+21V or +25V @ 50 mA
    (Optional-required only for PROM program-
ming)
ORDER P/N:
    MOLE-BRAIN
MOLE-BRAIN PACKAGE CONTAINS
    Brain Board
    Brain User's Manual
    2 RS-232 Cables
    Power Cable
    Miscellaneous Hardware
```


## Personality Boards

The Personality Board lends personality to the development system. The Monitor debugger firmware that is resident on the Personality Board is customized for the microcontroller that the Personality Board is designed to emulate, thereby giving the development systems "personality". The Monitor firmware allows the user to display the application program in either hex or mnemonic format. The user can alter or deposit hex data into the program memory. A one-line assembler is also available to allow the user to put new instructions into the application program. Breakpoint, Singlestep, Trace or Time functions are available. They allow triggering on addresses or external events. The Monitor also provides the ability to examine and modify the internal RAM and registers of the Microcontroller being emulated.
Each Personality Board has its own Monitor; however, each Monitor implements a standard set of functions. This gives all HPC, COP800 and COP400 development systems a common set of functions with identical syntax. This commonality is designed to help provide a clear and simple migration path from the lowcost COP400 4-bit microcontrollers to the high performance HPC 16-bit microcontrollers without the need to relearn the development tool.

## Debug Features

The standard set of functions common to all Personality Boards is as follows.

TABLE I. Common Monitor Commands

| Alter | Alter consecutive bytes in shared memory |
| :---: | :---: |
| AUtoprint | Specify information to be printed on Breakpoint |
| Breakpoint | Set trigger point(s) for Breakpoint |
| Clear | Clear Breakpoint, Time and Trace functions |
| Deposit | Deposit byte value into range of shared memory |
| Dlagonstic | On-board test routine for system checkout |
| Find | Find data or string in shared memory |
| Go | Start program execution or enable function |
| Help | On-screen Help menu |
| List | List data in shared memory |
| Modify | Modify on-chip RAM or Registers during Breakpt |
| Next | Singlestep through subroutine |
| Put | One-line assembler |
| Reset | Reset chip |
| RGo | Reset chip and execute Go automatically |
| SEarch | Search Trace memory for data or address |
| Singlestep | Execute one instruction, then Breakpoint |
| STatus | Show chip and development Status |
| Tlme | Time program execution or external events |
| TRace | Specify triggers for capturing Trace data |
| Type | Type Trace data or on-chip data during Breakpt |
| Unassemble | Disassembler for Trace or shared memory |

These commands are implemented on the HPC, COP800 and COP400 development systems.
Additionally, each Personality board has its own special Monitor functions that give that system additional capabilities.

## COP400 Family Personality Board



## General Description

The COPS Family Personality Board supports the emulation of COP400 family of Microcontrollers. The Personality Board allows the user to emulate the appropriate Microcontroller in the user's end system for fast development of application code and hardware. The Personality Board consists of: a Monitor, the hardware to control the operation of the Microcontroller in the emulation system, and an emulation cable to connect the emulator to the application system. The cable has the same pin configuration as the final masked part.
The Personality Board Monitor is contained in firmware ROM, contains an assembler and disassembler and is directly executable by the NSC800 on the Brain Board. The Monitor commands will allow the user to execute the application code, examine and modify internal registers and $1 / O$, examine and alter object code in hex or mnemonic format, execute Time measurements, and set Trace and Breakpoints.
The Personality Board also contains $2 k$ bytes of shared memory (RAM) for application code and the necessary hardware for Trace and Breakpoint operation.

## Features

- Supports entire COPS CMOS and NMOS family
- Single 5V operation
- Firmware monitor
- Firmware diagnostics
- Firmware Line-by-Line Assembler and Unassembler
- $2 k$ bytes of shared memory
- 256 deep trace memory
- Eight external event inputs
- Trace on multiple addresses, address ranges, or external events
- Breakpoint on multiple addresses, address ranges or external events
- List and alter shared memory
- Print and modify internal registers
- Singlestep
- Next-singlestep around subroutine calls
- Trigger output for logic analyzer
- Real time emulation

Features (Continued)
Common Monitor Commands

| Alter | Alter consecutive bytes in shared memory |
| :---: | :---: |
| AUtoprint | Specify information to be printed on Breakpoint |
| Breakpoint | Set trigger point(s) for Breakpoint |
| Clear | Clear Breakpoint, Time and Trace functions |
| Deposit | Deposit byte value into range of shared memory |
| Dlagnostic | On-board test routine for system checkout |
| Find | Find data or string in shared memory |
| Go | Start program execution or enable function |
| Help | On-screen Help menu |
| List | List data in shared memory |
| Modify | Modify on-chip RAM or Registers during Breakpt |
| Next | Singlestep through subroutine |
| Put | One-line assembler |
| Reset | Reset chip |
| RGo | Reset chip and execute Go automatically |
| SEarch | Search Trace memory for data or address |
| Singlestep | Execute one instruction, then Breakpoint |
| STatus | Show chip and development system Status |
| TIme | Time program execution or external events |
| TRace | Specify triggers for capturing Trace date |
| Type | Type Trace data or on-chip data during Breakpt |
| Unassemble | Disassembler for Trace or shared memory |

COP400 Monitor Special Functions

| Chip <br> Option | Specify COP device to emulate <br> Specify COP chip options being <br> emulated |
| :--- | :--- |
| Set | Set special emulation options |

PHYSICAL SIZE $12^{\prime \prime} \times 12^{\prime \prime}$
POWER REQUIREMENTS +5 V @ 3.5A
ORDER P/N:
MOLE-COPS-PB1
MOLE-COPS-PB1 PACKAGE CONTAINS CMOS COPS Personality Board CMOS COPS Personality Board Manual 3 Emulator Cables
Power Cable Miscellaneous Hardware
SOFTWARE ORDERED SEPARATELY See How To Order

## COP800 Family Personality Board



TL/DD/8830-18

## General Description

The COP800 Family Personality Board allows the development system to emulate the COP800 family. The Personality Board consists of a firmware Monitor, 8 k bytes of shared memory, 2000 deep Trace memory, Port recreation logic to recapture the pins used for emulation, emulation hardware, and an In System Emulator (ISE) cable. The ISE cable has the same pinout as a socketed masked part and allows the Personality Board to function within the application system.
The NSC800 CMOS Microprocessor, located on the Brain Board, directly executes the Personality Board Monitor firmware. The Monitor allows execution of application code, examination and alteration of internal registers, examination and alteration of shared memory, and the setting of trace and breakpoints. The ISE cable connects these capabilities to the application system. Up to eight external events as well as 15 -bit address and 8-bit data busses can be traced in the 2000 deep trace memory. Multiple breakpoints, plus assemble and unassemble commands are at the user's disposal.
Application programs of up to 32 k bytes from Personality Board RAM may be emulated.

## Features

- Supports COP800 microcontroller family
- Single 5V operation
- Firmware monitor
- Firmware diagnostics
- Firmware Line-by-Line Assembler and Unassembler
- 8 k bytes of shared program memory
- 2000 deep trace memory
- Eight external event inputs
- Trace on multiple addresses, address ranges or external events
- Breakpoint on multiple addresses, address ranges or external events
- List and alter shared memory
- Print and modify internal registers
- Singlestep
- Next-singlestep around subroutine calls
- Trigger output for logic analyzer
- Real time emulation

Features (Continued)

Common Monitor Commands

| Alter | Alter consecutive bytes in shared memory |
| :---: | :---: |
| AUtoprint | Specify information to be printed on Breakpoint |
| Breakpoint | Set trigger point(s) for Breakpoint |
| Clear | Clear Breakpoint, Time and Trace functions |
| Deposit | Deposit byte value into range of shared memory |
| Dlagnostic | On-board test routine for system checkout |
| Find | Find data or string in shared memory |
| Go | Start program execution or enable function |
| Help | On-screen Help menu |
| List | List data in shared memory |
| Modify | Modify on-chip RAM or Registers during Breakpt |
| Next | Singlestep through subroutine |
| Put | One-line assembler |
| Reset | Reset chip |
| RGo | Reset chip and execute Go automatically |
| SEarch | Search Trace memory for data or address |
| Singlestep | Execute one instruction, then Breakpoint |
| STatus | Show chip and development system Status |
| Tlme | Time program execution or external events |
| TRace | Specify triggers for capturing Trace date |
| Type | Type Trace data or on-chip data during Breakpt |
| Unassemble | Diassembler for Trace or shared memory |

COP8 Monitor Special Functions

| CYcles | Capture COP8 execution cycles <br> Trace memory |
| :--- | :--- |
| End | Exit Monitor and return to Exec <br> Specify address ranges to <br> exclude from Trace |
| EXclusion | List shared memory in mnemonic <br> form <br> Type Trace memory in mnemonic <br> form |

PHYSICAL SIZE $12^{\prime \prime} \times 12^{\prime \prime}$
POWER REQUIREMENTS
+5 V @ 3.5A
ORDER P/N:
MOLE-COP8-PB1 COP820/840 MOLE-COP8-PB2 COP888
MOLE-COP8-PB1/2 PACKAGE CONTAINS CMOS COP8 Personality Board CMOS COP8 Personality Board Manual Emulator Cables
Power Cable
Miscellaneous Hardware
SOFTWARE ORDERED SEPARATELY See How To Order

## HPC Family Personality Board



## General Description

The HPC Family Personality Board allows the development system to emulate the High Performance Controller (HPC) family. The Personality Board consists of a firmware Monitor, 16k bytes of shared memory, $2 k \times 48$ Trace memory, Port recreation logic to recapture the pins used for emulation, emulation hardware, and an In System Emulator, ISE, cable. The ISE cable has the same pinout as a socketed masked part and allows the Personality Board to function within the application system.
The NSC800 CMOS Microprocessor, located on the Brain Board, directly executes the Personality Board Monitor firmware. The Mionitor allows execution of application code, examination and alteration of interna registers, examination and alteration of shared memory, and the setting of trace and breakpoints in either shared or user memory. The ISE cable connects these capabilities to the application system. Up to eight external events as well as 16-bit address and 16 -bit data busses can be traced in the $2 k$ deep trace memory. Multiple breakpoints, and chip error conditions plus assemble and unassemble commands are at the user's disposal.
Applications programs of up to 16 k bytes from Personality Board RAM or 64 k bytes from user system RAM may be emulated.

## Features

- Supports HPC microcontroller family
- Single 5V operation
- Firmware monitor directly
- Firmware diagnostics directly
- Firmware Line-by-Line Assembler and Unassembler
- 16 k bytes of shared program memory
- 2000 deep trace memory
- Eight external event inputs
- Trace on multiple addresses, address ranges or external events
- Breakpoint on multiple addresses, address ranges or external events
- List and alter shared memory
- Print and modify internal registers
- Singlestep
- Next-singlestep around subroutine calls
- Trigger output for logic analyzer
- Real time emulation

Features (Continued)

| Common Monitor Commands |  |
| :---: | :---: |
| Alter | Alter consecutive bytes in shared memory |
| AUtoprint | Specify information to be printed on Breakpoint |
| Breakpoint | Set trigger point(s) for Breakpoint |
| Clear | Clear Breakpoint, Time and Trace functions |
| Deposit | Deposit byte value into range of shared memory |
| Dlagnostic | On-board test routine for system checkout |
| Find | Find data or string in shared memory |
| Go | Start program execution or enable function |
| Help | On-screen Help menu |
| List | List data in shared memory |
| Modify | Modify on-chip RAM or Registers during Breakpt |
| Next | Singlestep through subroutine |
| Put | One-line assembler |
| Reset | Reset chip |
| RGo | Reset chip and execute Go automatically |
| SEarch | Search Trace memory for data or address |
| Singlestep | Execute one instruction, then Breakpoint |
| STatus | Show chip and development system Status |
| TIme | Time program execution or external events |
| TRace | Specify triggers for capturing Trace date |
| Type | Type Trace data or on-chip data during Breakpt |
| Unassemble | Disassembler for Trace or shared memory |

HPC Monitor Special Functions

| AlterWord | Alter consecutive words in shared memory |
| :---: | :---: |
| BAnk | Specify bank trigger information |
| CHip | Select chip and specify system memory map |
| DepositWord | Deposit word value in range of shared memory |
| End | Exit Monitor and return to Exec |
| ERror | Enable/disable HPC access error checking |
| EXclusion | Specify address ranges to exclude from Trace |
| FindWord | Find word values in shared memory |
| ListWord | List shared memory or memory range as words |
| MAp | Specify address range of memory on-board development system |
| XMove | Move data from one address range to another |

## PHYSICAL SIZE

$12^{\prime \prime} \times 12^{\prime \prime}$
POWER REQUIREMENTS

$$
+5 \mathrm{~V} @ 8 \mathrm{~A}
$$

## ORDER P/N:

MOLE-HPC-PB1 HPC16083 \& HPC16064 MOLE-HPC-PB2 HPC16400
MOLE-HPC-PB1 PACKAGE CONTAINS HPC Personality Board
HPC Personality Board User's Manual 1 Emulator Cable Power Cable Miscellaneous Hardware
SOFTWARE ORDERED SEPARATELY See How To Order

## HPC Designer's Kits

HPC Designers Kits


TL/DD/8830-20

## General Description

The HPC Designer Kits are a 16 -bit microcontroller Development System for program development and real-time emulation. An on-board HPC microcontroller executes monitor firmware and also acts as the target processor.
When used as the target processor, all of the features of the HPC are available for use in the application. All operating modes of the HPC are supported, with up to 56k bytes of addressable memory available for application programs.
This kit contains all of the components, manuals, and software to design an HPC system. Just add an IBM or compatible PC, +5 V DC 1.5-Amp power supply and RS232 cables.
Several kits are offered (see how to order). The evaluation package contains evaluation software that allows up to 1000 lines of code to be assembled and linked. The development package has a complete Assembler/Linker/Librarian with no code limitations.

## Features

- Supports HPC microcontroller family
- Single 5V operation
- Firmware monitor directly executed by the HPC
- Firmware diagnostics directly executed by the HPC
- Firmware Line-by-Line Assembler and Unassembler
- 56k bytes of addressable program memory
- Breakpoint on multiple addresses
- List and alter memory
- Print and modify internal registers
- Singlestep
- Real time emulation
- Evaluation module that allows up to 1000 lines of code to be developed for evaluation purposes

Features (Continued)
HPC Development Board Monitor
\(\left.$$
\begin{array}{|l|l|}\hline \text { Alter } & \begin{array}{l}\text { Alter consecutive bytes in shared } \\
\text { memory } \\
\text { Specify information to be printed } \\
\text { on Breakpoint }\end{array} \\
\text { AUtoprint } & \begin{array}{l}\text { Set or display the host or terminal } \\
\text { Baud rate }\end{array} \\
\text { BYpass } & \begin{array}{l}\text { Connect terminal port to host port } \\
\text { Breakpoint } \\
\text { Clet trigger point(s) for Breakpoint }\end{array} \\
\text { Deposit } & \begin{array}{l}\text { Clear Breakpoint function } \\
\text { Deposit byte value into range of } \\
\text { shared memory }\end{array} \\
\text { Dlagonstic } & \begin{array}{l}\text { On-board test routine for system } \\
\text { checkout }\end{array} \\
\text { Go } & \begin{array}{l}\text { Start program execution } \\
\text { On-screen Help menu } \\
\text { List }\end{array}
$$ <br>
List data in shared memory <br>
ListUnassemble <br>
List shared memory in mnemonic <br>
form <br>
Load hex object file from terminal <br>
or host port <br>
Modify on-chip RAM or Registers <br>
during Breakpt <br>
Modify on-chip RAM or registers <br>

as bytes\end{array}\right\}\)| Modify on-chip RAM or registers |
| :--- |
| as words |
| One-line assembler |
| ModifyByte |

PHYSICAL SIZE
$12^{\prime \prime} \times 12^{\prime \prime}$
POWER REQUIREMENTS
+5 V @ 1.5A
ORDER P/N:
HPC-MOLE-EVALO (17 MHz Evaluation Package)
HPC-MOLE-DEVLO ( 17 MHz Development Package)
HPC-MOLE-EVAL PACKAGE CONTAINS
HPC Development Board
HPC Development Board User's Manual
ISE Cable w/connector for PGA socket
Development Board Communications Soft-
ware
(MS-DOS)
HPC Assembler/Linker/Evaluation Software HPC Software User's Manual
C Compiler Evaluation Module Software
HPC C Compiler User's Manual HPC46083/46043/46003 User's Manual HPC46083/46043/46003 Datasheet Dial-A-Helper User's Manual
HPC-MOLE-DEVL PACKAGE CONTAINS HPC Development Board
HPC Development Board User's Manual ISE Cable w/connector for PGA socket Development Board Communications Software
(MS-DOS)
HPC FULL Assembler/Linker/Librarian Software

HPC Software User's Manual
C Compiler Evaluation Module Software HPC C Compiler User's Manual HPC46083/46043/46003 User's Manual HPC46083/46043/46003 Datasheet Dial-A-Helper User's Manual

## New Development Tools for National Semiconductor Microcontrollers

National Semiconductor has an on-going program to improve development support for National Semiconductor microcontrollers, including both hardware and software tools. This program includes products both from third party tool suppliers and from National Semiconductor. The following is a brief description of some of these new, upcoming products. Please contact the factory for current status on these new tools.

## HPC DEVELOPMENT SYSTEM

The HPC Development System, upon release, will supercede the HPC-MOLE, and is an in-system emulator supporting the full HPC product range at speeds up to 20 MHz . It provides all of the features of the existing system, including real-time trace and hardware breakpoints, as well as the following enhancements:

- 64 k bytes user memory, which may be "mapped" on or off as required
- Fully enclosed system, complete with power supply
- External emulation pod providing optimal AC emulation to target system and allowing easy upgrading to new HPC family members


## 30 MHz DESIGNER KIT

This kit (Order No.: MOLE-HPC-DEVLI) is an upgraded version of the original HPC designer kit, which will continue in production. The new kit provides the following enhancements over the original designer kit:

- 30 MHz 1 waitstate or 20 MHz 0 waitstate operation
- 60k bytes user memory
- Enhanced monitor commands
- Special connector facilitating use of a logic analyzer to add real-time trace capability.


## LOGIC ANALYZER DISASSEMBLER

As part of the 30 MHz designer kit, Newlett-Packard has made available a disassembler package for the HPC running on the HP1650 or HPC16500 logic analyzers. The analyzer plus disassembler may be used to add a powerful real-time trace capability to the 30 MHz designer kit. The combination of these products is particularly powerful in measuring the execution time of HPC programs.

## ENHANCED LINKER

The HPC Linker (LNHPC) will be enhanced to provide improved support for the use of expanded memory (greater than 64k bytes) with HPC devices. The new version of LNHPC will greatly simplify the linking procedure.

## Development Systems

## HOW TO ORDER DEVELOPMENT SYSTEMS

Development systems are available for a variety of microcontrollers. To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.
Included, along with the cross assembler, in the software package are two file conversion routines to convert the assembler output (LM) to HEX and to convert HEX to LM. Also included in the software package is a COMM program which facilitates the downloading and uploading between the host and the development, and adds the capability to make the host act as a terminal.

| Development Tools Selection Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Microcontroller | Order Part Number | Description | Includes | Manual Number |
| HPC | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-HPC-PB1* | Personality Board | HPC Personality Board Users Manual | 420410477-001 |
|  | MOLE-HPC-IBMR | Relocatable Assembler Software for IBM | HPC Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424410836-001 \\ & 420040416-001 \end{aligned}$ |
|  | MOLE-HPC-IBM-CR | C Compiler for IBM | HPC C Compiler Users Manual and Software Disk Assembler Software for IBM MOLE-HPC-IBM | 424410883-001 |
|  | HPC-VMS-C | C Compiler/ Relocatable Assembler/Linker for VAX/VMS | Manuals and Software | 424410883-001 |
|  | HPC-UNX-C | C Compiler/ Relocatable Assembler/Linker for VAX/UNIX | Manuals and Software | Future Product |
|  | 424410897-001 | Users Manual |  | 424410897-001 |
| COP820/840 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB1 | Personality Board | COP820/840 Personality Board Users Manual | 420410806-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424410527-001 \\ & 420040416-001 \end{aligned}$ |
|  | 420410703-001 | Users Manual |  | 420410703-001 |
| COP888 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COP8-PB2 | Personality Board | COP888 Personality Board Users Manual | 420420084-001 |
|  | MOLE-COP8-IBM | Assembler Software for IBM | COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424410527-001 \\ & 420040416-001 \end{aligned}$ |
|  | 420411060-001 | Users Manual |  | 420411060-001 |
| COP400 | MOLE-BRAIN | Brain Board | Brain Board Users Manual | 420408188-001 |
|  | MOLE-COPS-PB1 | Personality Board | COP400 Personality Board Users Manual | 420408189-001 |
|  | MOLE-COPS-IBM | Assembler Software for IBM | COP400 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual | $\begin{aligned} & 424409479-001 \\ & 420040416-001 \end{aligned}$ |
|  | 424410284-001 | Users Manual |  | 424410284-001 |

## Designer Kits

HOW TO ORDER DESIGNER KITS
Designer Kits are self contained development systems that contain all of the components, manuals and software to design a microcontroller based system. Just add an IBM-PC or compatible PC, +5V DC 1.5 Amps power supply and RS232 cables.

Several different kits are offered. The Evaluation package contains evaluation software that allows limited code to be developed. The Development package has no restrictions on the assembler software.

| Microcontroller | Order <br> Part Number | Description | Includes <br> Number |  |
| :---: | :--- | :--- | :--- | :---: |
| HPC <br> 17 MHz | MOLE-HPC-EVALO | HPC Designer's Kit <br> Evaluation Version | HPC-DB1 Board <br> Evaluation Compiler, <br> Assembler/Linker, <br> Manuals | $420410901-1$ |
|  | MOLE-HPC-DEVLO | HPC Designer's Kit <br> Development Version | HPC-DB1 Board <br> Evaluation Compiler, <br> FULL Assembler/Linker, <br> Manuals | $420410901-1$ |

Development System Accessories and Replacement Parts

| Part Type | Order Part <br> Number | Description |
| :--- | :--- | :--- |
| EMULATOR CABLES | MOLE-CBL-68PGA | Cable used for in-system emulation of the HPC in a <br> 68 PGA package. For HPC development systems. |
| 68-Pin PGA Cable | MOLE-CBL-44PCC | Cable used for in-system emulation of the COP8 in a <br> 44 PLCCC package. For COP8 development systems. |
| 44-Pin PLCC Cable | MOLE-CBL-28PCC | Cable used for in-system emulation of the COP8 in a <br> 28 PLCC package. For COP8 development systems. |
| 28-Pin PLCC Cable | MOLE-CBL-40DIP | Cable used for in-system emulation of the COP8 in <br> 40-pin DIP packages. For COP8 development <br> systems. |
| 40-Pin DIP Cable | MOLE-CBL-28DIP | Cable used for in-system emulation of COP4 and <br> COP8 devices in the 28-pin DIP package. For use <br> with COP4 and COP8 development systems. |
| 28-Pin DIP Cable | MOLE-CBL-24DIP | Cable used for in-system emulation of COP4 and <br> COP8 devices in the 24-pin DIP package. For use <br> with COP4 and COP8 development systems. |
| 24-Pin DIP Cable | MOLE-CBL-20DIP | Cable used for in-system emulation of COP4 and <br> COP8 devices in the 20-pin DIP package. For use <br> with COP4 and COP8 development systems. |
| 20-Pin DIP Cable |  |  |

Designer Kits (Continued)
Development System Accessories and Replacement Parts (Continued)

| Part Type | Order Part Number | Description |
| :---: | :---: | :---: |
| SUPPORT PRODUCTS |  |  |
| COP4 PIGS | $\begin{aligned} & \text { COP420P } \\ & \text { COP444CP } \\ & \text { COP444LP } \end{aligned}$ | Piggy-back emulator products designed to provide programmable form, fit and function emulation for the COP 4 XXC products in a 28 -lead DIP package. An 8k $\times 8$ EPROM sits piggy-back in a socket on top of a hybrid packaged 28 -lead COP4 controller (see datasheet). |
| COP820/840 PIG | $\begin{aligned} & \text { COP820CP-X } \\ & \text { COP840CP-X } \end{aligned}$ | A piggy-back emulator product designed to provide programmable form, fit and function emulation for the COP820 and COP840 products in a 28 -lead DIP package (see datasheet). |
| COP8720 Programmer | MOLE-COP8-PROG | Adapter board for use in programming the COP8720, 8721 or 8722 devices on the development system-Brain board. |
| COP888 PIG | COP888CLP-X COP888CGP-X COP888CFP-X | A piggy-back emulator product designed to provide programmable form, fit and function emulation for the COP888 family (see datasheet). |
| COP888 Emulator | COP888CLMH COP888CGMH COP888CFMH | A form, fit, function programmable emulator for 44lead COP888 devices (see datasheet). |
| HPC Emulator | HPC16083MH | A form, fit and function programmable emulator for the 68-lead PLCC HPC16083 device used in singlechip mode. Programmed with an adapter board on the development system-Brain. |
| HPC16083MH Programmer | MOLE-HPC-PROG | Adapter board for programming the HPC16083MH. |
| SYSTEM HARDWARE |  |  |
| MOLE-Brain | MOLE-BRAIN | Main board component of the Microcontroller OnLine Emulator Development System. |
| MOLE SOFTWARE SUPPORT FOR THE IBM-PC |  |  |
| HPC Assembler-IBM | MOLE-HPC-IBMR | Relocating ASMHPC Assembler/Linker/Librarian. |
| HPC C Compiler-IBM | MOLE-HPC-IBM-CR | CCHPC C Compiler. Includes the HPC Assembler. |
| HPC C Compiler-VAX/VMS | HPC-VMS-C | CCHPC C Compiler. Includes HPC Assembler. |
| HPC C Compiler-VAX/UNIX | HPC-UNX-C | CCHPC C Compiler. Includes HPC Assembler. |
| HPC Evaluation Software | MOLE-HPC-IBMEVL | HPC Evaluation software. Includes: ASMHPC and CCHPC evaluation modules and manuals. |
| COP8 Assembler | MOLE-COP8-IBM | COP800 Assembler. |
| COP4 Assembler | MOLE-COPS-IBM | COP400 Assembler. |
| Dial-A-Helper | MOLE-DIAL-A-HLP | Dial-A-Helper manual and communications software. |

## HPC ${ }^{\text {TM }}$ Software Support Package



TL/DD/9727-1

Choice of host systems
—IBM ${ }^{\circledR}$ XT/AT PC-DOS
_ VAXTM VMSTM

- VAX UNIX ${ }^{\circledR}$

CCHPC C Compiler
— ANSI Draft Standard C (February 1986)

- Additional storage class modifiers supported
- Additional statement types included
- Supports embedded assembly code
-Supports multiple source files
LIBHPC Librarian
- Supports user developed library modules


## General Description

The HPC software support packages provide development system support for the HPC family of 16-bit single chip microcontrollers. Two software packages are offered that support the HPC: HPC Assembler/Linker/ Librarian and HPC C Compiler. Both packages are available for a choice of host systems: IBM XT/AT PC DOS, VAX VMS and VAX UNIX.
The assembler produces relocatable object modules from the HPC macro assembly language instructions.

- ASM HPC Assembler
- Macro and conditional assembly
- Instruction size optimization
-Symbol table and cross reference output
-Object files are linkable and relocatable
- LNHPC Linker
- Links multiple relocatable object modules
- Selects required modules from library files

The object modules are then linked and located to absolute memory locations. The absolute object module may be downloaded to the HPC Development System for debugging.
The C compiler generates assembly source. The C Compiler may optionally pass symbolic information through the assembler and linker to the absolute object module.

## HPC C Compiler-CCHPC Introduction

The HPC C Compiler (CCHPC) is a full and complete implementation of ANSI Draft Standard C (Feb 1986) for freestanding environment. Certain additions are included to take advantage of special features of the HPC (for the specific needs of microcontrollers). The enhancements include the support of two non-standard statement types (loop and switchf), non-standard storage class modifiers and the ability to include assembly code in-line. The compiler supports enumerated types of structures by value, functions returning structures, function prototyping and argument checking.
Symbol Names, both internal and external, are 32 characters. Numerics are 16 -bit for short or int, 32 -bit for long, and 8 -bit for char, all as either signed or unsigned; floating point is offered as float or double, both using IEEE format.

All data types, storage classes and modifiers are supported. Additional storage class modifiers are provided:
BASEPAGE place static variable in faster and more efficient on-chip basepage memory.
NOLOCAL declare function without local variables, thus no stack frame.
INTERRUPTn declare function to execute in response to specific interrupt(s).
ACTIVE declare function to be accessed via faster and more efficient function call mechanism.
All statement types are supported, and two additions are provided:
loop (count) simpler, more efficient for looping command.
switchf (value) faster form of switch command without constraint checking.

## CCHPC SPECIFICATIONS

Note: Enhancements are boldface.

```
Name length
Numbers
    Integer, Signed and Unsigned
            Short and Long
    Floating, Single and Double
Preprocessor
    #include
    #define #define() #undef
    #if #ifdef #ifndef #if defined #else #elif #endif
Declarations
    auto register const volatile BASEPAGE
    static static global static function NOLOCAL INTERRUPTn ACTIVE
    extern extern global extern function
    char short int long signed unsigned float double void
    struct union bit field enum
    pointer to array of function returning
    type cast typedef initialization
Statements
    ; {...} expression; assignment; structure assignments ;
    while ()...; do ... while (); for(; ; ;)...; loop ()...;
    if ()... else...; switch ()...; case:...; default:...; switchf ()...;
    return; break; continue; goto...; ...:
Operators
    primary: function() array[] strucL_union. struct_pointer ->
    unary: * & + - 1 ~ + + .. sizeof (typecast)
    arithmetic: * / % + - << >>
    relational: < > <= >= == !=
    boolean: & ^ | && |
    assignment: = += - = *= /= %= >>= <<= &= ^= |=
    misc.: ?: ,
Functions
    arguments: Numbers, Pointers, Structures
    return values: Numbers, Pointers, Structures
    forward reference (argument checking)
Library Definition Limited-Freestanding environment
Embedded Assembly Code
```

All operators are supported, and anachronisms have been eliminated (as per the standard). Structure assignment, structure arguments, and structure functions are also supported. Forward reference functions and argument type checking is supported.
Assembly code may be embedded within C programs between special delimiters.

## COMPILER COMMAND FEATURES

The CCHPC runs under different host operating systems. Depending on the host system and the CCHPC command line options, ordering of the elements and their syntax may vary. In all cases, the command line consists of the command name, options or switches, and the filename to be compiled.
The compiler output, in the form of ASMHPC assembler source statements, is put in a file with the extension ".asm'.
The following is a description of the CCHPC options or switches:
Include C code in assembler code output-Assembler output file contains the C source code lines as comments.
Invoke C preprocessor before compilation-Allows the $C$ preprocessor invocation to be skipped.
Invoke an alternative $C$ preprocessor before com-pilation-Allows an alternative preprocessor to be used.
Setting the stack size-This switch takes a numeric argument in the form of a C constant. If the module being compiled contains the function main, the compiler uses the number as the size of the program's execution stack, in words. The option is ignored if the module does not contain main.
Creating 8-blt wide code-This switch creates code that can be executed from 8-bit wide memory by avoiding the use of instructions that fetch 16-bit operands (such as JIDW). This option DOES NOT allow the use of 16-bit values or data in 8-bit memory.
Placing string Ilterals In ROM-The ANSI draft language standard calls for string literals, and individual copies for each usage of the literal to be stored in RAM. This switch allows CCHPC to override this requirement for efficiency, saving startup time, RAM and ROM space. Turn off compiler warning messages.
Indicating directorles for Include flles-This switch takes a string argument which is passed to the C preprocessor. The C preprocessor uses it as a directory to search for include files.
Defining symbol names-This switch passes the string argument to the C preprocessor. It instructs the preprocessor to perform the same function as the \# define, allowing the symbol definitions to be moved to the invocation line.

Undefining symbol names-Similarly, this switch passes a string argument to the $C$ preprocessor. It removes any previous definitions.
Permit old-fashioned constructs-Certain anachronisms from Kernighan and Ritchie $C$ that are not permitted in ANSI C will be accepted by the compiler if this option is specified. This option is a convenience for users porting a C program to CCHPC from a Kernighan and Ritchie compiler.
Set chip revision level-This switch is used to generate code to work around bugs in specified chip revisions.
Generate symbolic debug information-This option causes the compiler to create symbolic debug information which is passed to the output assembly file.

## BASIC DEFINITIONS

Names may be arbitrarily long, but only the first 32 characters are significant. Case distinctions are respected.
Constants may be of type decimal, octal, hex, character and string.
Escape sequences for new line, horizontal and vertical tab, backspace, carriage return, form feed, alert, backslash, single quote, double quote, octal and hexadecimal numbers are supported.
Comments imbedded in the source code begin with "/*" and end with "*/". Comments can not be nested.
CCHPC supports the following Data types:

| Name | Size in Bits |
| :--- | :--- |
| char | 8 |
| short | 16 |
| int | 16 |
| enum | 8 or 16 |
| long | 32 |
| signed char | 8 |
| signed short | 16 |
| signed int | 16 |
| signed long | 32 |
| unsigned char | 8 |
| unsigned short | 16 |
| unsigned int | 16 |
| unsigned long | 32 |
| float | 32 |
| double | 32 |
| long double | 32 |
| struct | sum of component sizes |
| union | maximum of component sizes |

The type "char" is treated as signed. Unsigned operations are treated the same as signed operation, except for multiplication, division, remainder, right shifts and comparisons. For signed integers, the compiler uses an arithmetic right shift. For unsigned integers, a logical shift is used when shifting right.

## HPC C Compiler-CCHPC Introduction (Continued)

Keywords const and volatile can be applied to any data. Const indicates that the symbol refers to a location which is read-only. If the symbol is in static or global storage, it will be assigned to ROM memory. Volatile indicates that optimization must not change or reduce the accesses to the symbol.
Since the HPC supports 8-bit operations, CCHPC does not automatically promote "char" types to "int" when evaluating expressions. For a binary operation, the compiler promotes a "char" to an "int" only if the other operand is a 16 -bit (or more) value or if the result of the operation is required to be a 16-bit (or more) value. The use of 8 -bit operations yields efficient code without compromising the correctness of the result.
CCHPC uses the standard C preprocessor and any standard preprocessor functions, including " \# define", "\# include" and macros with arguments are supported.
A program is set of intermixed variable and function definitions. Variables must always be defined before use, functions may be defined in any order.
Variable initialization is performed according to the draft ANSI standard rules.
Standard C operators, and their hierarchy are as described in the ANSI standard draft.
CCHPC allows the programmer to imbed assembler code directly in the C source. All data between "/\$" and " $\$ /$ " is copied directly to the assembler output file generated by CCHPC.

## CCHPC IMPLEMENTATION DEPENDENT CONSIDERATIONS

## Memory

CCHPC is designed to execute in a 16-bit environment. Special care must be taken when using CCHPC in an 8-bit HPC system.

## Storage Classes

CCHPC supports the following storage classes:
auto
static
register
typedef
extern
Due to HPC architectural features, the "register" storage class is limited. A variable can be assigned a "register" only if it is of type pointer and only if a register is available. The first "register" pointer variable encountered is assigned to the HPC B register, the second to the HPC $X$ register and any subsequent ones are treated as "auto" (unless NOLOCAL is in effect, in which case it will be treated as "static").
The default storage class for global declarations is "static". The default storage class for declarations within functions is "auto".

Storage Class Modiflers
To make maximum efficient use of HPC architectural features CCHPC supports the notion of "storage class modifiers". A storage class modifier may appear with or in place of a storage class. Following is the set of storage class modifiers:

| Keyword | Applicable to |
| :--- | :--- |
| BASEPAGE | variable |
| ACTIVE | function |
| NOLOCAL | function |
| INTERRUPTn | function |
| (where $n=1$ to 7) |  |

Storage class modifiers may be supplied with each variable or function declaration. The effect of each storage class modifier is described in the following:
BASEPAGE-The variable will be allocated in the BASE section. Accessing a basepage variable is more efficient than accessing any other type of variable but the amount of basepage storage is limited.
ACTIVE-The address of the function is placed in the 16 word JSRP table. Calls to the function will require 1 byte of code. The most frequently called functions should be considered for designation as ACTIVE functions for maximum code efficiency.
NOLOCAL-The functions local variables are not allocated on the run-time stack. Instead, they are allocated in static storage. Access to local variables in a NOLOCAL function will be more efficient since access can be direct rather than indexed from the frame pointer. If a function has no arguments or local variables, then entry and exit from the function will be much more efficient since there will be no need to adjust the frame pointer on entry and exit of the function.
INTERRUPTn-These modifiers can be used to set interrupt vectors (one through seven) to point to a particular function. Any function which has an INTERRUPT storage class modifier has special entry and exit code generated. This code will push all HPC registers (A, B, K, X, PSW and word at RAM address 0 ) onto the stack before executing normal function entry code. Exit code restores all registers before returning from the interrupt.

## C Stack Formation

The Stack Pointer (SP) is initialized to the start address assigned by the linker. The Stack Pointer always points to the next free location at the top of the stack.
Within a function, the compiler maintains a Frame Pointer which is used to access function arguments and local automatic variables. The Frame Pointer location is reserved by the compiler at location Oxbe.

## HPC C Compiler-CCHPC Introduction (Continued)

To call a function, the compiler pushes arguments onto the stack in reverse order, performs a jump subroutine to the function, then decrements the Stack Pointer by the number of bytes pushed onto the stack. Since all stack pushes are 16-bits, any 8-bit arguments are automatically promoted to 16-bits. On function entry, the compiler creates new stack and frame pointers for the function. On exit, the stack and frame pointers are restored to the values they had on entry to the function.

## Using In-LIne Assembler Code

CCHPC allows in-line assembler code to be entered in the body of a C function. The assembler code can access any of the currently active variables or can get the address of a variable.

## Efficlency Considerations

HPC code size and execution time can be optimized by making maximum use of BASEPAGE variables. When BASEPAGE is full, static variables are next most efficient. The least efficient variables are automatic since they require an indirect indexed access. Minimizing the use of longs and floats will improve efficiency. The HPC architecture strongly supports unsigned arithmetic, so the programmer should use unsigned variables except for cases that absolutely require signed arithmetic. The compiler does not attempt to identify common subexpressions for computation only once, so this must be done by the programmer.

## Statements and Implementation

The following C statements are supported by CCHPC: expression;
if
if . . . else
while
do ... while
for ...
break
goto
continue
return
return..
case ...
default
switch . . .
switchf . . .
loop
The switch statement will generate an efficient jump table for a set of cases if the cases are sufficiently close, or it will generate individual tests for each case. The switchf statement is the same as the switch statement except that when a jump table is generated for the switchf statement the compiler does not generate the code necessary to check the bounds of the value to be switched on. This creates a more efficient form of the switch statement but the programmer must insure that the value being switched on is in range.

The loop statement is an extension to the ANSI standard. Loop allows the programmer to create a code efficient loop by using the HPC DECSZ instruction. The loop statement may be nested. A break statement inside the loop will cause an immediate exit from the loop.

## Run-TIme Notes

During evaluation of complex expressions, the compiler uses the stack to store intermediate results.
All HPC C programs start with a call to the function "main" with no arguments. Before calling "main", runtime start-up code initializes RAM. The initial values of static or global variables with initialization are stored in ROM and copied to the appropriate variables in RAM. Static or global variables without initialization are cleared to zero. The function "main" must be defined. When "main" returns to the run-time start-up routine it executes the HALT macro provided which puts the chip in an infinite loop.
Since the run-time stack is of fixed size and there is no check for stack overflow, it is up to the programmer to insure that the stack area is large enough to prevent stack overflow.
Memory location zero is reserved by the compiler.
The HPC C Compiler User's Manual provides additional information on the features and functions of CCHPC.

## HPC Cross Assembler-ASMHPC

## INTRODUCTION

The HPC cross-assembler (ASMHPC) is a cross-assembler for the NSC HPC family of microcontrollers. ASMHPC translates symbolic input files into object modules and generates an output listing of the source statements, machine code, memory locations, error messages, and other information useful in debugging and verifying programs.
ASMHPC has the following useful features-

- Macro capability that allows common code sequences to be coded once.
- Conditional code assembly is supported.
- Translates symbolic assembly code modules into object code. Object modules are linkable and relocatable.
- Symbolic names may be defined for any HPC register, memory location or I/O port. Symbols may be defined as byte or word size.
- Symbol table and cross-reference output is provided.
- Full set of Assembler directives are provided for ease of generating vector tables for interrupts, short subroutine calls, jump indirects and other data generation within the object program.
- Data and code sections are user definable. Sections may be relocatable or absolute. Sections

HPC Cross Assembler-ASMHPC (Continued)
may be assigned to 8 -bit memory to support the HPC 8-bit mode. Data sections may be assigned to basepage RAM on the HPC to maximize efficient access to variables.

- Accepts assembly source code generated by the HPC C Compiler, CCHPC.
- Full set of Assembler controls for greater flexibility in debugging modules and programs created by ASMHPC.


## ASSEMBLY LANGUAGE ELEMENTS

## Assembly Language Statement

Assembly language statements are comprised of four fields of information.
Label field-This is an optional field. It may contain a symbol used to identify a statement referenced by other statements. A symbol used in this manner is called a label.

Operation field-This field contains an identifier which indicates what type of statement is on the line. The identifier may be an instruction mnemonic or an assembler directive. The operation field is required on all assembler statement lines, except those lines which consist of only a label and/or comment.
Operand field-The operand field contains entries that identify data to be acted upon by the operation defined in the operation field. Operand examples are source or target addresses for data movement, immediate data for register initialization, etc.
Comment field-Comments are optional descriptive notes that are included in the program and listings for programmer reference and program documentation. Comments have no effect on the asembled object module file.

## Character Set

Each assembly language statement is written using the following characters:

## Letters-A through Z (a through z)

Numbers-0 through 9
Special Characters-! $\$ \%^{\prime}()^{*}+,-. / ;::=>\& \# ? \_b^{\wedge}$
Note: Upper and lower case are distinct; $b^{\wedge}$ indicates a blank.

## Location Counter

There is a separate location counter for each program section, and the counter is relative to the start of that section. The assembler uses the location counter in determining where the current statement goes in the current program section. If the program section is relocatable, the linker does the final job of assigning an absolute address to the instruction.

## Symbols and Labels

Symbols and labels are used to provide a convenient name for values and statements. Symbols and labels have the same rules for construction, only their use distinguishes a symbol from a label.

Rules for symbol or label construction are:

1. The first character must be either a letter, a question mark (?), an underscore ( $\_$), a dollar sign (\$) or a period (.).
2. All other characters may be any alphanumeric character, dollar sign (\$), question mark (?) or underscore (_).
3. The maximum number of characters in a symbol or label may be selected by the user with the SIZESYMBOL control. The default is 64 .
4. Symbols starting with dollar sign (\$) are local symbols and are defined only within a local region.
5. Labels and symbols are case sensitive.

## Operand Expression Evaluation

The expression evaluator in the assembler evaluates an expression in the operand field of a source program. The expressions are composed of combinations of terms and operators. An expression may consist of a single term or may consist of two or more terms combined using operators. Terms are-numbers in decimal, hexadecimal, octal or binary, string constants, labels and symbols or the location counter symbol. Each term has four attributes: its' value, relocation type, memory type and size. The relocation type is either absolute or relocatable. The memory type indicates whether the term represents a BASE, RAM8, ROM8, RAM16, ROM16 or null (in the case of an absolute term). The size of a term is null, byte or word.
The operators allowed in ASMHPC are: arithmetic, logical, relational, upper and lower byte extraction and untype operators. Arithmetic operators are $+,-,{ }^{*}, /$, MOD, SHL, ROL and ROR. The logical operators are NOT, AND, OR and XOR. The relational operators are EQ, NE, GT, LT, GE and LE. Upper and lower extraction operators are HIGH and LOW. The untype operator is \&.
Parentheses are permitted in expressions. Parentheses in expressions override the normal order of evaluation, with the expression(s) within parentheses being evaluated before the outer expressions.
Numbers are represented in ASMHPC in 16-bit 2's complement notation. Signed numbers in this representation have a range of -32768 ( $x^{\prime} 8000$ ) to +32767 ( $x^{\prime} 7 F F F$ ). Unsigned numbers are in the range of 0 to 65535 . String constants are internally represented in the 8-bit ASCII code. All expression evaluation is done treating terms as unsigned numbers, for example, -1 is treated as having the value $x^{\prime}$ FFFF. The magnitude of the expression must be compatible with the memory storage available for the expression. For example, if the expression is to be stored in an 8 bit memory location, then the value of the evaluated expression must not exceed $x^{\prime} F F$.

HPC Cross Assembler-ASMHPC (Continued)

## ASSEMBLY PROCESS

The ASMHPC assembler performs its functions by reading the assembly language statements sequentially from the beginning of a module or a program to the end, generating the object code and a program as it proceeds.
The ASMHPC assembler is a multi-pass assembler which allows it to resolve forward referenced symbols and labels efficiently. The number of passes can be selected using the PASS control. This allows the user to select the level of optimization of forward referenced instructions.

## MACROS

Macros help make an assembly language program easier to create, read and maintain. A macro definition is an assembly statement or statements that are referred to by a macro name. The macro may have parameters that are operated upon by the assembly statements. ASMHPC will substitute the macro definition for the macro name with the appropriate parameters during the assembly process. Repetitive or similar code can be defined as macros and the programmer can use the macros to build a library of basic routines. Variables unique to particular applications can be defined in and passed to a particular macro when called by main programs.

## Defining a Macro

Macros must be defined before they are used in a program. Macro definitions do not generate code. Code is generated only when the macros are called by the assembly program. Macro definitions have a Macro name by which the macro will be referred in the program, declaration of any parameters to be used in the macro, assembler statements that are contained in the macro body and directives that define the boundaries of the macro.
Following is the macro definition structure:

```
.MACRO mname [,parameters]
```

- 
- 
- 

macro body
-
-
-
. ENDM
where:

- .MACRO is the assembler directive which initiates the macro definition.
- mname is the name of the macro. Multiple macros can have the same name. The last macro defined is the macro definition used. Macro definitions are retained in the macro definition table; if the current
macro is deleted by the .MDEL directive, the previous definition becomes active. If mname is the same as a valid instruction mnemonic, the macro name is used in place of the normal instruction.
- Parameters are the optional list of parameters used in the macro. Parameters are delimited from mname and additional parameters with commas.
- The macro body is a sequence of assembly language statements and may consist of simple text, text with parameters, and/or macro-time operators.
- .ENDM identifies the end of the macro and must be used to terminate the macro definition.


## Calling a Macro

Once a macro has been defined, it may be called by a program to generate code. A macro is called by placing the macro name in the operation field of the assembly language statement, followed by the actual value of the parameters to be used (if any). The form of a macro call is:
mname [parameters]
where:

- mname is the previously assigned name in the macro definition and
- parameters are the optional list of input parameters. When a macro is defined without parameters, the parameter list is omitted from the call.
The macro call as well as the expanded macro assembly code will appear on the assembler listing if the appropriate controls are enabled.


## Using Parameters

The power of a macro can be increased with the use of optional parameters. The parameters allow variable values to be declared when the macro is called.
When parameters are included in a macro call, the following rules apply to the parameter list:

1. One comma and zero or more blanks delimit parameters.
2. A semicolon terminates the parameter list and starts the comment field.
3. Single quotes (') may be included as part of a parameter except as the first character of a parameter.
4. A parameter may be enclosed in single quotes ('), in which case the quotes are removed and the string is used as the parameter. This function allows blanks, commas, or semicolon to be included in the parameter. To include a quote in a quoted parameter, include two quotes (').
5. Missing or null parameters are treated as strings of length zero.
The macro operator @ references the parameter list in macro call. Using the operator @ in an expression, the number of parameters can be used to control conditional macro expansion. The @ operator may also be

## HPC Cross Assembler-ASMHPC (Continued)

used with a constant or symbol to reference the individual parameters in the macro parameter list. These capabilities eliminate the need for naming each parameter in the macro definition, which is useful when there are long parameter lists. Using the @ parameter count operator it is possible to create macros which have a variable number of parameters.
The macro operator for concatenation is ${ }^{\wedge}$. In a macro expansion the ${ }^{\wedge}$ operator is removed and the strings on each side of the operator concatenated after parameter substitution. This operator provides the ability of creating variable labels through the use of macros.

## Local Symbols

When a label is defined within a macro, a duplicate definition results with the second and each subsequent call of the macro. This problem can be avoided by using the .MLOC directive to declare labels local to the macro definition.

## Conditional Expansion

The conditional assembly directives allow the user to generate different lines of code from the same macro simply by varying the parameter values used in the macro calls.

## Nested Macro Calls

Nested macro calls are supported. A macro definition may call another macro. The number of allowable levels of nesting depends on the sizes of the parameter lists, but at least ten is typical.
A logical extension of the nested macro call is the recursive macro call, that is a macro that calls itself. This is allowed, but the programmer must insure that the call does not create an infinite loop.

## Nested Macro Definitions

A macro definition may be nested within another macro. Such a macro is not defined until the outer macro is expanded and the nested macro is executed. This allows the creation of special purpose macros based on the outer macro parameters. Using the .MDEL directive and the nested macro capability a macro can be defined only within the range of the macro that uses it.

## Macro Comments

All lines within a macro definition are stored with the macro, however, any text following "; ;" is removed before being stored. This text will appear on the listing of the macro definition but will not appear on the macro expansion.

## ASSEMBLY LISTING

The listing generated by ASMHPC contains program assembly language statements, line numbers, page numbers, error messages and a list of the symbols used in the program. The listing of assembly language statements which generate machine code includes the hexadecimal address of memory locations used
for the statement and the contents of these locations. To the left of the instruction, an " $R$ " indicates a relocatable argument in this instruction, " $X$ " indicates an external argument, " $C$ " indicates a complex argument and " + " indicates macro expansion.
The assembler listing optionally includes an alphabetical listing of all symbols used in the program together with their values, absolute or relocatable type, word or byte or null type, section memory type and public or external. Optionally a cross reference of all symbol usage by source line number is given; the defining line number is preceded by a "-".
The total number of errors and warnings, if any, is printed with the listing. Errors and warnings associated with assembly language statements are flagged with descriptive messages on the appropriate statement lines.

## Directives

Directive statements control the assembly process and may generate data in the object program. The directive name may be preceded by one or more labels, and may be followed by a comment. The directive's name occupies the operation field. Some directives require an operand field expression.

## Assembler Controls

An assembler control is a command that may be used in the source program on a control line or on the invocation line as an option. A control line is indicated by a \# in column 1 of the source line. Comments may be included on a control line by preceding the comment with a semicolon. Invocation line controls are masters and override the same controls in the program source. Examples of assembler control capabilities are: format control of the assembly listing, enable/disable listing of conditional code and conditional directives, listing of comment lines, macro expansion lines, macro object lines only. Cross references and symbol tables can be generated in the listing file, macro local symbols and constants can be put into the symbol table, number of assembler passes specified, assembler controls saved and restored...

## ASSEMBLER INVOCATION

ASMHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for ASMHPC invocation are: the name of the assembly program(s) or module(s) to be assembled, list of assembler options and the name of a command file that contains additional invocation line source filenames and/or options. An assembler invocation line option is an assembler control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the ASMHPC HELP menu is displayed.

## HPC Cross-Linker-LNHPC

## INTRODUCTION

The HPC cross-linker (LNHPC) links object files generated by ASMHPC. The result is an absolute load module in various formats, such as the MOLE ".Im" format, INTEL Hex or COFF formats. LNHPC combines a number of ASMHPC relocatable object modules into a single absolute object module with all the relocatable addresses assigned. All external symbol references between modules are resolved, and library object modules are linked as required.
LNHPC creates two outputs:

1. An absolute object module file that can be downloaded to the HPC Development System for emulation and debugging. The output could also be used by the HPC Source Level Debugger if the SYMBOL option was used on CCHPC to create symbolic information.
2. A load map that shows the result of the link with an optional cross reference listing.

## LNHPC MEMORY ALLOCATION

The Linker places each section in memory based on the attributes of the section and the memory that is available. Available memory is specified by the RANGE command. Each section has the following attributes:
Memory type-BASE, ROM8, ROM16, RAM8, RAM16
Size-determined from the object modules
Absolute-section was specified as absolute in assembler
Fixed--starting address was specified by the SECT command
Ranged-memory range was specified by the SECT command.
Memory is allocated section by section. Sections are allocated in the following order:

1. Each absolute or fixed section is placed in memory at its specified address.
2. Each ranged section is placed in memory within the specified range, regardless of whether this memory has been allocated in the Range Definition. An error will occur if the section can not be located.
3. All remaining sections are allocated as follows: As each section is processed, the ranges for its memory type are examined to find enough free space to allocate the section. Each range is examined in order. The first space large enough to contain the section is used. At this point, the memory allocated is marked used. If not enough memory is available to allocate the section, an error message is displayed. For efficiency, sections which may contain
word aligned data (ROM16, RAM16, BASE which are word aligned) are allocated first. The user will benefit if the word aligned data is placed in these sections and byte data in other sections.
The load map shows the following:

- Range definitions showing the memory ranges specified by the /RANGE option or by the default.
- The Memory Order Map showing the starting and ending addresses of each contiguous range of memory used.
- The Memory Type Map showing how memory is allocated organized by the memory type.
- The Total Memory Map showing the allocation of all ROM and all RAM.
- The Section Table showing each section in the link, along with its starting and ending address. Section attributes are also displayed.


## LINKER INVOCATION

LNHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for LNHPC invocation are-the name of the object file(s), module(s) or libraries to be linked, list of linker options and the name of a command file that contains additional invocation line source filenames and/or options. A linker invocation line option is a linker control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the LNHPC HELP menu is displayed.

## HPC Cross-Librarian-LIBHPC

## introduction

The HPC cross-librarian (LIBHPC) reads object modules produced by ASMHPC and combines them into one file called a library. The linker can then search the library for any undefined external symbols and link the object module associated with the external symbol. LNHPC will only link in those library object modules required to satisfy external references to maximize efficient use of memory space. LIBHPC is a librarian utility that is provided to allow the user to develop standard modules and place them in libraries. The user may add, delete and list modules in a library file. A library of typical C functions is supplied with the HPC C Compiler (CCHPC). This library is an example of the type of library that could be created for an HPC application program. It is intended to be used as a template for the user to create a custom library specific to the application for maximum code efficiency.

## HPC Cross-Librarian-LIBHPC (Continued)

## LIBRARIAN INVOCATION

LIBHPC invocation will vary somewhat depending upon the host operating system being used. All systems have a similar invocation line format. The arguments for LIBHPC invocation are-the name of the library file to process, list of librarian options and the
name of a command file that contains additional invocation line source filenames and/or options. A librarian invocation line option is a librarian control that is specified in a manner consistent with the requirements of the operating system. When specifying a filename, the name may include a directory path. If no arguments are specified on the invocation line, the LIBHPC HELP menu is displayed.

## ISDN Basic Rate Interface Software for the HPC16400 High Performance Data Communications Microcontroller

## General Description

The ISDN Basic Rate Interface Software Package implemented on the National Semiconductor HPCTM Microcontroller Family contains the software elements that are necessary to implement CCITT standards Q. 921 and Q. 931 as approved by T1D1 for North America.
The software package is designed to be easily unbundled and used independently by a software developer. Each layer or function is written as a separate software task. This modular design and well defined task interface make it easy to interface application dependent software to the modules provided. The coding standards for software development have been designed to ensure development of consistent, structured code, which can be easily used and maintained over the life of the code.

This software is supplied as a disk set and is used in conjunction with HPC development tools and software.

## Features

- Multi-tasking executive
- Preemptive scheduling
- Modular software design
- Multiple timer facility
- HPC physical layer I/O interface
- Layer 2 link access procedure for the D channel (LAPD)
- Layer 2 link access procedure for the $B$ channel (LAPB)
- Layer 3 protocol control procedure for a terminal endpoint
- Layer management entity support
- Demonstration Call Control Task
- Task_View task exerciser and debugger
- Message trace capability
- Split frame message formatting
- Source code in C language


## Block Diagram

HPC ISDN Software


### 1.0 Architectural Description

### 1.1 INTRODUCTION

This description defines the software required to implement the ISDN Basic Rate Interface on the HPC family of microcontrollers, including the HPC16400 which has onboard hardware specifically designed for Data Communication and ISDN applications.
The software consists of the following main parts, shown in overview in Figure 1.1:

- HPC Executive, providing an operating environment and services for the ISDN software and for additional application software written by OEM users of the HPC.
- I/O Drivers, interfacing to the DMA/HDLC controllers on the HPC16400 and to the TP3420 "S" Interface Device.
- Data Link Layer Software, implementing the CCITT Q. 921 and X. 25 link access procedures (LAPD and LAPB).
- Network Layer Software, implementing the Protocol Control Procedures defined in the CCITT Q. 931 standard.
- Demonstration Call Control Module, allowing a development engineer at a terminal to make and receive ISDN phone calls which exercise the above software.
- Tracer Module, allowing a development engineer at a terminal to monitor the operation of the above software.
- Management Entity Module


### 1.2 SOFTWARE ARCHITECTURAL PRINCIPLES

### 1.2.1 Modular Multitasking Environment

Eack layer or function is written as a separate software task. Intertask communications and the interface between tasks
and $\mathrm{I} / \mathrm{O}$ drivers is by means of mail messages and semaphores, which are managed by the multi-tasking HPC Executive.
This modular design and well defined intertask interface make it easy for users to interface application-dependent software to the modules provided. The services of the HPC Executive (mail, semaphores, timers, memory management) facilitate the writing of software tasks and I/O drivers. These services are available to all tasks and to interrupt-level drivers.

### 1.2.2 Event-Driven State-Machine Architecture

Telecommunication software typically involves many invocations of the same code (one per call, one per logical connection, etc.) and requires a particular software architecture: tasks must be structured as event-driven state machines. Each task has one or more mailboxes and operates by picking up mail, one message at a time, from the mail queue, and processing the message to completion before returning for the next mail message.
Each "entity" within a task (each call, each logical connection, etc.) has a state block, indicating its current state. After picking up a mail message, the task identifies the entity involved in the message, accesses the state block for that entity, processes the message based on the state of the entity, and finally sets the state block to the new state of the entity.


TL/DD/10077-2
FIGURE 1.1 HPC16400 Software for ISDN

### 1.0 Architectural Description (Continued)

### 1.2.3 Coding Standards

The coding standards for software development have been designed to ensure development of consistent, structured code, which can be easily used and easily maintained over the life of the code.

### 1.3 HPC EXECUTIVE

The HPC Executive provides an operating environment for the Layer 2 and Layer 3 tasks, the application tasks, the various support tasks, and the I/O drivers which interface to the hardware. It provides the following services to the tasks and I/O drivers:

- Scheduling of tasks that are ready to run, based on task priority. Preemptive scheduling and time slicing can be optionally enabled.
- Task-task and driver-task communication, by means of mail messages, which can be sent and picked up, and semaphores, which can be signaled and awaited.
- Timers, which are equivalent to mail messages with a specified delay and which allow tasks and drivers to time their activities and time out when an expected event does not occur.
- Memory management, to allocate and deallocate fixedsize buffers as needed by tasks and drivers.
Application tasks and I/O drivers developed by users of the HPC can easily be inserted in the HPC Executive environment and can take full advantage of its services.


### 1.4 ISDN TELECOMMUNICATIONS STANDARDS

### 1.4.1 CCITT Standards

The Layer 2 Task implements CCITT specification Q. 921 (LAPD) and Layer 2 (LA (B) of CCITT specification x.25. The last CCITT published version of specification Q. 921 is the 1984 Red Book with subsequent CCITT produced revisions. The Layer 2 Task LAPD implementation is based on the version issued in December 1986, CCITT Document COM XI-R 43-E, with the minor revisions issued in September 1987, Temporary Document 644-E Rev. 1. This version is expected to be very close to the next CCITT published version, The 1988 Blue Books. The Layer 2 Task LAPB implementation is based on the 1984 Red Book.
The Layer 3 Task implements the Protocol Control Procedures of CCITT Specification Q.931. Since this specification was still subject to revision, the software is based on the latest version of Q. 931 distributed at the ECSA/ANSI T1D1 meeting in September 1987. This version is significantly changed from the 1984 Red Books.
However it is expected to be close to the next CCITT published version, the 1988 Blue Books.
In terms of the September 1987 T1D1 version of the specification, the Layer 3 Task implements the circuit-switched procedures described in Section 5. The Layer 3 Task implements the Protocol Control procedures and some of the Resource Management. The Call Control Task implements a demonstration version of the Call Control Procedures and the balance of the Resource Management.
In terms of the specification and description language (SDL) diagrams in the Q. 931 specification, the Layer 3 Task implements Figure 38 ( 26 pages).
The establishment and release of logical links are fully covered in the Layer 2 specifications (Q.921), but the Layer 3 aspects of this are not handled in the version of Q. 931 on which the Layer 3 Task is based. Therefore, additional Layer

3 states and SDL diagrams have been created and additional software has been written to handle this requirement.

### 1.5 ISDN TELECOMMUNICATIONS SOFTWARE

The software packages described below are designed to be easily "unbundled" and used independently by a software developer.

### 1.5.1 Layer 1 I/O Driver

The Layer 1 I/O Driver controls the HPC MICROWIRE/ PLUSTM interface, and the onboard Serial Decoder. This driver is responsible for the hardware initialization, the control of the Serial Decoder, the activation and the deactivation of the Layer 1 I/O device. Use of the HPC Executive mail and semaphore services makes this driver simple to implement and easy to enhance by users that require additional Layer 1 hardware interfaces.

### 1.5.2 Layer 2 I/O Driver

The Layer 2 I/O Driver controls the HDLC/DMA controllers onboard the HPC16400, and interfaces this hardware to the Layer 2 Task. This driver is responsible for the hardware initialization, the reception of frames toward the HPC, the transmission of frames away from the HPC, and appropriate error handling. Use of the HPC Executive mail and semaphore services makes this driver simple to implement and easy to replace with alternative drivers that a user may wish to develop.

### 1.5.3 Layer 2 Task

The Layer 2 Task implements the full LAPD protocol defined in Q.921, providing error free in-sequence transmission, reception and multiplexing of messages received by an HDLC controller connected to the D signaling channel. The event-driven state machine architecture, described above, enables a single software module to support simultaneous activity on multiple logical connections. The Layer 2 Task also supports X. 25 LAPB processing for messages received by a second HDLC controller connected to a bearer $B$ channel.

### 1.5.4 Layer 3 Task

The Layer 3 Task implements the user side of the Protocol Control Procedures of Q.931, which are used to setup, answer, suspend, resume, and disconnect a call. Specifically, it implements all of Figure 2/Q. 931 of Q.931. The eventdriven state machine architecture, described above, enables a single software module to support simultaneous activity relating to calls on both bearer B channels.

### 1.5.5 Demonstration Call Control Task

The latest versions of Q. 931 separate the Layer 3 procedures into Protocol Control Procedures and Call Control Procedures. Call Control Procedures are application dependent. These procedures handle bearer channel selection and actual establishment of the voice channel. As Q. 931 notes, these procedures can also be considered to be part of the Applications Layer. The Call Control Task implements a minimal subset of the Call Control Procedures, for demonstration purposes. In an actual application, this task will be replaced by an application-specific task, tailored to the capabilities of the actual terminal equipment (number of terminals, handsets, etc.).

### 1.5.6 Management Entity Task

The Management Entity Task, which is only generically defined in Q. 921 and Q.931, handies housekeeping functions

### 1.0 Architectural Description (Continued)

for all layers. These functions include TEI negotiation with the network management entity, and the handling of unrecoverable errors. This task implements as much of the management entity as is currently defined and in addition whatever is necessary for the operation of the other tasks.

### 1.5.7 Tracer Task

The Tracer Task serves two purposes; to demonstrate the lower ISDN layers via a menu-driven telephone emulation mode, and to trace system mail message traffic.

### 1.5.8 Task_Vlew Task Exerciser and Debugger

Task_View is a special-purpose task that can be inserted into the multi-tasking Executive environment in place of the Tracer Task. It reads and interprets a user supplied ASCII scenario file. Under control of this senario file, Task_View sends mail messages to a specified mailbox (or mailboxes), where they are read by the task under test. Mail messages sent by the task under test in response to this input are then displayed by Task_View. In this way the task may be exercised and debugged.

### 2.0 Functional Description

### 2.1 INTRODUCTION

This description defines the functional requirements of the ISDN Basic Rate Interface Software Package implemented on the National Semiconductor HPC Microcontroller Family. Specifically, the HPC16400 Software Package implements or supports the following high-level functions:

- Multi-Tasking Executive
- HPC Physical Layer I/O Interface
- Layer 2 Link Access Procedure for the D Channel (LAPD)
- Layer 2 Link Access Procedure for the B Channel (LAPB)
- Layer 3 Protocol Control Procedure for a Terminal Endpoint
- Management Entity Support
- Call Control Demonstration Task
- Message Trace Capability

The HPC ISDN Software Package has been divided into several functional software elements, as illustrated in the HPC ISDN Functional Block Diagram, Figure 2.1. These functional elements correspond to software modules. The purpose of this section is to introduce the various software elements, to define their interactions, and to relate their functionality to the appropriate ISDN standards, where applicable.
The HPC ISDN Software Package will require additional software drivers and application-specific tasks prior to serving as a useful ISDN Terminal Endpoint (TE) entity. The HPC ISDN software has been coded and documented to allow easy integration of additional application code.
The HPC ISDN Software elements illustrated in Figure 2.1 have been divided into the following categories.

- HPC Executive
- I/O Device Drivers
- ISDN Layer Protocol Tasks
- Application Tasks
- System Utilities

The HPC Executive contains software elements that are necessary for HPC ISDN Applications. These elements include a Multi-Tasking Scheduler, a Memory Manager, a Timer Manager and a Mail Manager. The HPC Executive software elements are tightly coupled, and streamlined for the National Semiconductor HPC family of controllers.
The I/O Device Drivers interface the HPC hardware elements to the HPC ISDN Software. The Layer 1 Driver implements the ISDN PHYSICAL Layer 1 requirements for the HPC ISDN system. The Layer 2 Driver interfaces the HPC DMA/HDLC controller channels to the Layer 2 Link Access


TL/DD/10077-3
FIGURE 2.1 HPC ISDN Software Functional Block Dlagram

### 2.0 Functional Description (Continued)

Procedures. The Terminal Device Driver interfaces the HPC on-board UART to the ISDN Software. Device initialization sequences, service request tasks and accompanying interrupt service routines are all defined in the I/O Device Driver section of this document.
The Layer Protocol Tasks implement the ISDN DATA LINK Layer 2 and the NETWORK Layer 3 requirements for the HPC ISDN system. These tasks are designed to be hardware configuration and application independent. The Layer 2 Task provides both the "USER SIDE" and the "NETWORK SIDE" implementation of the CCITT Specification Q.921. The Layer 3 Task provides the "USER SIDE" implementation of CCITT Specification Q. 931 .
The Layer 2 Task has been designed to use many of the same routines to implement the link access procedures on either the signaling $D$ channel or the bearer $B$ channel (LAPD or LAPB). Design decisions have also been made to facilitate the implementation of V.120, the new rate adaption scheme that processes LAPD frames on a bearer B channel.

The Management Entity Task and the Call Control Task are Application (Specific) Tasks that are closely coupled to the specific system hardware configuration and the Central Office Network Entity Software. These tasks are provided for demonstration purposes to drive the ISDN layer entities. Application users must either replace or extensively rewrite these tasks to match their particular ISDN Application environment.
The System Utilities include the power-up reset Main Task, the NMI handler, the Timer interrupt handler, and the Watchdog Task.
The Tracer utility provides the capability of on-line tracing of intertask mail messages and task states. Tracer is primarily a passive task; it displays messages that it receives from other tasks. Tracer also provides a user interface for Telephone Simulation.
The remainder of this document is devoted to defining each of the software elements at the functional level. Where applicable, specific ISDN standard documents such as CCITT Q.921, Q. 931 and X. 25 will be referenced, rather than duplicating the information here.

### 2.2 HPC EXECUTIVE

The HPC Executive provides a multitasking environment within which the ISDN and applications tasks can run and it provides various system services to those tasks. The services of the Executive are available to both tasks and interrupt service routines.

### 2.2.1 Tasks, Priorities, and the Ready Queue

A task is a subroutine which can be run (called) by the Executive. Tasks are managed by the Executive as Task Control Blocks (TCB's). A task's TCB contains all the parameters needed by the Exeuctive to handle the task, in particular, the task's priority and its current starting address.
Tasks which are not blocked waiting for a semaphore or for mail are considered to be ready to run and their TCB's are queued on the Ready Queue, in the order of the tasks' priorities. The Task Scheduler runs the task at the head of the Ready Queue, i.e., the highest priority task that is ready to run. In this way the processor is always given to the highest priority task that is ready to run.

Once a task is started, it continues to run until it does a Semaphore Wait, ReadMail, or Return or, until a higher priority task is put on the Ready Queue, at which time the scheduler has the opportunity to once again choose the task at the head of prioritized Ready Queue and run that task.
A task may change the priority of any task, including itself. The priority change takes place immediately, to the extent that the target task's TCB is updated with the new priority and the queue in which the target task's TCB is waiting is resorted to reflect the new priority.
If the target task is in the Ready Queue and its new priority is higher than the priority of the running task, then the target task will run once all protected sections are exited. See Section 2.2.3, below.

### 2.2.2 Semaphores

A semaphore is a global variable, accessed through the Executive, which can be Signaled (incremented) by one task and Waited on by another task. A semaphore is typically used to manage the sharing between tasks of some resource, e.g., an I/O device, mail messages, etc. At any moment the value of a semaphore may be positve, negative, or zero. A positive value indicates the number of resources available, a negative value indicates the number of tasks waiting for resources and a zero value indicates that there are no resources available and no tasks waiting for them.
When a task Waits on a semaphore, if the semaphore has a nonzero positive value, the task will immediately go on the Ready Queue and the semaphore value will be decremented by one. On the other hand, if the semaphore has a zero or negative value, the task will be queued on the semaphore and the semaphore value will be decremented by one. When a task Signals a semaphore, the semaphore's value is incremented by one and the highest priority task waiting on the semaphore is put on the Ready Queue.
A common use for a semaphore is the management of a non-shareable resource, such as an I/O device. When the device is available, the associated semaphore has the value +1 . When a task wishes to obtain exclusive use of the device, it Waits on the semaphore, which is then decremented to 0 , with the task going immediately back on the Ready Queue. If another task then attempts to use the device, its Wait call will cause it to be placed on the Semaphore Queue and the value of the semaphore will be decremented to -1 . Other tasks may also Wait on the semaphore, each decrementing its value by one. The negative value of the semaphore indicates the number of tasks Waiting for the device. The waiting tasks are ordered in the semaphore queue according to their priority. When the first task is done with the device, it Signals the semaphore, which moves the first waiting task to the Ready Queue and increments the semaphore or, if there are no waiting tasks, returns the semaphore to its original value of +1 .

### 2.2.3 Preemptive Scheduling

Preemptive scheduling enables the executive to respond quickly to high priority events. If a task that is waiting on a Semaphore Queue modes to the Ready Queue and if that task is of higher priority than the currently running task, then, as soon as the currently running task emerges from all critical sections and non-preempt sections, the currently running task will stop running. The task that was moved to the Ready Queue will run. The preempted task will be placed on the Ready Queue in the normal manner.

### 2.0 Functional Description (Continued)

Executive functions allow preemption to be selectively turned on or off by task or for an entire application.

### 2.2.4 Time Slicing

Time slicing modifies the task scheduling algorithm as follows: at each "tick" of the timer clock (the clock which also controls the time-out timers), if the currently running task has the same priority as the task at the head of the Ready Queue, then, if the currently running task is not in a non-preempt section, it will stop running and the task at the head of the Ready Queue will run. The task that stops running is placed on the Ready Queue in the normal manner, i.e., after all tasks of equal priority. Time slicing enables the Executive to share the processor equally between tasks of equal priority.

### 2.2.5 Mallboxes and Mail Messages

The main form of intertask communication is the sending and receiving of mail. Mailboxes exist independently of tasks; any task may send mail to any mailbox and any task may read mail from any mailbox. However, in a typical system, each task has one mailbox from which it reads all its mail and to which other tasks send mail destined for that task.
Mail is prioritized. When a task calls upon the Executive to perform a SendMail, it specifies the priority of the message, which is inserted in the specified mailbox queue sorted by priority.

### 2.2.6 Timers

The Executive includes a timing facility specifically designed to handle the time-outs typical of telecom protocols and other real-time applications.
Timers are essentially a form of delayed mail. When a task sets a timer, the task provides a mailbox identifier, a mail message, and a time delay value. When the specified time delay is up, i.e. when the timer "expires", the mail message is mailed to the specified mailbox. When a task sets a timer, it receives a timer ID, which can be used to cancel the timer, if necessary, before it expires.

### 2.2.7 Memory Management

The memory manager is responsible for allocating and deallocating fixed-size memory blocks from fixed-size pools, which are completely defined at compile time. A memory pool may reside in extended memory.

### 2.2.8 System Module and Interface Module

The Multi-Tasking Executive Software is available either as source code or as object code. The interface module, which must be modified to insert application tasks, is always supplied as source code.

### 2.3 I/O DEVICE DRIVERS

I/O Device Drivers serve as interface routines between the HPC hardware machinery and the HPC Executive and Application Tasks. "Input" operations (data heading toward Application Tasks) are typically fielded by an Interrupt Service Routine (ISR). The ISR may SEND information to the appropriate task via the system mail facility, or it may signal the appropriate semaphore to schedule an I/O task. "Output" operations (data heading away from Application Tasks) are typically fielded by Service Request (SRQ) Tasks. SRQ Tasks communicate directly with the hardware control registers to initiate output operations. These tasks often work
closely with their accompanying ISR for output initiation and completion. Higher layer tasks send mail messages to he SRQ Tasks, using the system mail facility to queue messages pending output.
The HPC ISDN Software includes three I/O Device Drivers: the Layer 1 Driver, the Layer 2 Driver and the Terminal Driver. The functionality of these drivers is defined below. Details of particular Device Driver ISR and SRQ Task interactions are defined in the Software User's Manual.

### 2.3.1 Layer 1 I/O Device Driver

The Layer 1 I/O Device Driver provides implementation of the ISDN PHYSICAL Layer 1 for the HPC environment. This Device Driver controls the NSC MICROWIRE/PLUS Interface to the NSC TP3420 "S" Interface Device (SID), and the HPC16400 onboard, Serial Decoder. Control of a COMBOTM Codec, a display, and a keypad has been implemented later by either adding to this driver, or using it as a model for additional drivers.
The primary responsibility of this driver is to initialize and control the SID. The higher layer ISDN tasks mail activation and deactivation messages to the Layer 1 Service Request Task. This task sends the appropriate command to the SID via the MICROWIRE/PLUS Interface. The SID interrupts the HPC whenever it changes state. The Layer 1 Interrupt Service Routine fields responses when the SID changes state and mails the information to the Layer 2 Controller Task and to the Management Entity Task.
The Serial Decoder is initialized to MODE 4, with the ISDN D Channel terminated by DMA/HDLC Channel \# 1, and Bearer Channel B2 terminated by DMA/HDLC Channel \#2. The SID can swap B1 and B2 internally to allow voice or data on either channel.
The Layer 1 I/O Device Driver can communicate with any other Task via the System Mail Utilities.

### 2.3.2 Layer 2 I/O Device Driver

The Layer 2 I/O Device Driver interfaces the two HPC16400 onboard DMA/HDLC channels; one to the 16 kbit per second " $D$ " signaling channel, and one to the 64 kbit per second bearer (B2) channel. The Layer 2 Service Request Task receives Physical Layer (PH) Primitives from the Layer 2 Controller Task via the system mail utility. The Layer 2 Interrupt Service Routine handles block messages received from the DMA Controller and mails them as Physical Layer (PH) Data Primitives to the Layer 2 Controller Task. This generic mail message interface allows an Application User to easily introduce external DMA and HDLC Controllers, and accompanying device drivers, that either replace or complement the existing onboard controllers.
HDLC/DMA Channel \#1 is attached to the ISDN signaling D channel, and will be referred to as the LAPD Channel. HDLC/DMA Channel \#2 is attached to bearer channel B2, and will be referred to as the LAPB Channel. The two channels operate independently of each other as much as possible. Since they share the same interrupt hardware, the Layer 2 Interrupt Service Routine must poll the Message Pending Register and the Error Status Register to determine the source of each interrupt. Both HDLC/DMA channels use the HPC field separation feature for transmission and reception of data. This feature relieves some memory concerns, since it allows small memory buffers to be used for mes-

### 2.0 Functional Description (Continued)

sages that only have headers. In the transmit direction this feature allows large contiguous buffers to be broken up into smaller send buffers without having to copy them following a header. Issues specific to the HDLC/DMA Channels are defined below.
HDLC/DMA Channel \#2, the LAPB Channel, requires frame sizes to be nominally 130 bytes, 2 bytes of header and 128 bytes of information. Provision can be made for messages with up to 1026 bytes, 2 bytes header and 1024 bytes of information.
The presentation of data between the Layer 2 Driver and Layer 2 Controller is identical regardless of which channel the frames are associated with.

### 2.3.3 Terminal Device Driver and Tracer

The Terminal Device Driver interfaces to the HPC onboard UART. The associated SRQ Driver Task, referred to as Tracer, serves primarily as a high-level demonstration vehicle. Tracer can field mail messages from any other task in the system, as well as keystroke mail messages from its accompanying ISR. Tracer's responsibilities include the following functions:

- Management of the Telephone Simulation User Interface,
- Display Management of the System Trace Mail Messages,
- Proper Display of Task-Related Information

The Telephone Simulation function of Tracer allows the user to enter "telephony-like" keystroke characters, that are passed to Tracer, then on to the ISDN layer tasks for processing. Menu responses are fielded by Tracer to select various levels of the Trace function, as well as to enter and exit the Telephone Simulation mode.
Depending on the level of trace that is selected, Tracer receives mail messages from the system tasks and properly formats them on the CRT display. Tracer offers various levels of trace capability. Trace can be turned off all together, in which case only the application layer Telephone Simulation inputs will be displayed. Trace can display all messages from every layer, or it can be set to "zoom" to display only the messages at a particular layer. Messages will generally have address fields and data fields.
The Terminal Driver's Interrupt Service Routine (ISR) handies keyboard characters from the UART and mails them to the Tracer SRQ Task for further processing. The ISR also handles transmission completion of a character that has been sent to the CRT.
The data structures and hardware interface requirements for the Terminal Device Driver, and capabilities of Tracer, are defined in the Software User's Manual.

### 2.4 ISDN LAYER PROTOCOL TASKS

The ISDN Layer Protocol Tasks provide implementation of the DATA LINK Layer 2 and the NETWORK Layer 3 in accordance with the protocol definitions of the CCITT Specifications. The two Layer Protocol Tasks (the Layer 2 Controller Task and the Layer 3 Controller Task) are designed to satisy the ISDN Basic Rate Interface (BRI) Terminal Equipment requirements. They are independent of user applications and hardware environment. The PHYSICAL Layer 1 implementation is defined in the I/O Device Driver section of this document. Implementation of layers above the NETWORK Layer 3 are specific to user applications. Two such
layer tasks are provided, the Demonstration Call Control Task and the Management Entity Task. These tasks are defined in the Application Task section of this document.
The purpose of the Layer 2 Controller Task is to provide the NETWORK Layer 3 with an error free, sequenced data frame service. The Layer 2 Controller Task uses CCITT Specifications Q. 921 and X. 25 and the primary functional specifications. The Layer 2 Controller Task satisifies the Link Access Procedures for both the D Channel and the B Channel (LAPD and LAPB). Design considerations have also been included for the future implementation of V.120, the new CCITT rate adaption scheme.
The Layer 2 Controller Task's data frame delivery service allows the Layer 3 Controller Task to confidently setup and teardown user voice and data calls on the available facilities. The Layer 3 Controller Task uses CCITT Specification Q. 931 as the primary functional specification. Note that the X. 25 Layer 3 packet processor task is not included in the initial software package.
The Layer Protocol Tasks require a somewhat non-conventional task architecture in order to simultaneously manage a significant number of multiple logical connections. This event-driven state-machine architecture requires that a state memory block be created and maintained for each logical connection. When a Layer Protocol Task "wakes up" due to the arrival of mail, the message's address is interrogated to determine which logical connection is to receive the mail. The particular logical connection's state block is retrieved and the mail message is processed per the CCITT Specification requirements, depending on the state of the particular logical connection. Typically, processing the mail message results in sending a Primitive message to another task, and updating the logical connection's state block. The Layer Protocol Task then returns to its mail box to pick up any subsequent mail.
The interface between all of the ISDN Layer Tasks is deliberately achieved via the System Mail Utilities. This ensures a distinct, uniform layering mechanism in the event that application programmers wish to replace layers with their own implementations.

### 2.4.1 Layer 2 Controller Task

The primary job of the ISDN Data Link Layer 2 is to deliver error-free, sequenced data frames to the Network Layer 3. The Layer 2 Controiler Task implements the following Layer 2 Link Access Procedures (LAP) for the HPC ISDN Software Package:

- LAPB per the X. 25 CCITT Specification.
- LAPD per the Q. 921 CCITT Specification.
- V. 120 Terminal Adaption capability.

Since the Q. 921 LAPD requirements were derived from the X. 25 LAPB requirements, most of the same Layer 2 Controller Task routines can be used to implement both LAPB and LAPD. Design considerations have been made to allow future implementation of V.120.
The Layer 2 Controller Task communicates with the Layer 2 DMA/HDLC Controller Device Driver Task and the Management Entity Task, via the System Mail Utilities. These tasks interrogate the mail message headers to determine whether to process the frames using LAPB or LAPD procedures. The

### 2.0 Functional Description (Continued)

LPAD frames are mailed to the Q. 931 Layer 3 Controller Task, while the LAPB frames are mailed to the X. 25 Layer 3 Task.
The HPC16400 HDLC hardware handles the Layer 2 HDLC Procedures, which includes bit stuffing, address recognition, and Frame Check Sequence generation and detection. The Layer 2 Controller Task is responsible for the Layer 2 "Data Link Procedure", which includes the following functions:

- Data Transmission
- Protocol Exception Management
- LAPD-Specific Functions.

To accomplish these functions the Layer 2 Controller supports the full set of Layer 2 Peer-to-Peer messages defined in the CCITT Specification Q.921. These messages are listed below and defined further in the Software User's Manual.
UI Unnumbered Information Frames
UA Unnumbered Acknowledge
SABM(E) Set Asynchronous Balanced Mode (Extended)
DISC Disconnect Command
DM Disconnect Mode
1 Acknowledged Information Frames
RR Receiver Ready
RNR Receiver Not Ready
REJ Request Recrimination of Frames
FRMR Unrecoverable Error, Frame Reject
The Layer 2 Controller Task also supports the primitives required to communicate with the other ISDN tasks.

### 2.4.1.1 Layer 2 Data Transmission

Layer 2 peer-to-peer Data Transmission is supported with two modes: Unacknowledged Data Mode and Multi-Frame Acknowledged Data Mode. The Unacknowledged Data Mode is used primarily for setting up logical connections and for peer-to-peer Management Entity communication. This mode uses the Unnumbered Information (UI) and the Unnumbered Acknowledge (UA) messages. The MultiFramed Acknowledged Mode is established by the Set Asynchronous Balanced Mode (SABM) command. This mode provides the mechanism for acknowledgement of data frame transport in each direction. The Multi-Frame Acknowledged Mode is terminated with the Disconnect (DISC) command. The response to the DISC message can be either an Unnumbered Acknowledge (UA) message or a Disconnect Mode (DM) message. The actual Layer 2 data frames are transmitted in the Information (I) messages, while in the Multi-Framed Acknowledged Mode.
The Layer 2 Controller is responsible for avoiding message congestion and buffer overflow. A Layer 2 entity can issue the Receive Ready (RR) command to its peer to indicate that it is ready to continue data transmission. Likewise, the Layer 2 Controller can issue the Receiver Not Ready (RNR) command to its peer to indicate that it is not ready for data transmission.

### 2.4.1.2 Layer 2 Protocol Exception Management

The Layer 2 Controller Task is responsible for handling exceptions to the Data Link Protocol. These exceptions are of
two types: recoverable and unrecoverable. Recoverable exceptions in the receive direction are typically failed frames, which are handled by requesting the retransmission of the failed frame with the Reject (REJ) command. Recoverable exceptions in the transmit direction include the expiry of a Layer 2 Timer. Timer expiry requires the retransmission of the frame that was not acknowledged in time, and all subsequent frames. Timer expiry also prompts a message to the Management Entity. Unrecoverable exceptions result in the Frame Reject (FRMR) response. A message to the Management Entity Task is also sent in this case.

### 2.4.1.3 Layer 2 LAPD-Specific Functions

The following Layer 2 Controiler Task functions are LAPD specific. These functions involve establishing and maintaining multiple logical data link connections. Note that a LAPB connection will be maintained as a special independent logical connection.
A two byte address is required for each logical data link. This address is referred to as the Data Link Connection Identifier (DLCl). The DLCl consists of a Service Access Point Identifier (SAPI) and a Terminal Endpoint Identifier (TEI). The Layer 2 Controller Task is responsible for supporting the TEI Assignment Procedure and the TEI Verification Procedure. These procedures are both initiated by the Management Entity. The Layer 2 Controller Task supports both the Automatic and Non-Automatic TEI Assignment Procedures.
Establishment of the LAPD multi-frame acknowledged data transmission mode requires an extended command (SABME) to prompt the peer entity that the frames are intended for a particular logical data connection identified by the accompanying DLCI. The Layer 2 Controller Task maintains each logical link's state and data frames independently , as explained earlier in this section.
The Layer 3 Controller Task addresses and maintains independent logical connections via an identifier called a Connection Endpoint Suffix (CES). Since the CES is different from the Layer 2 Terminal Endpoint Identifier (TEI), a mapping function is required. The Layer 2 Controller Task maintains a CES-TEI translation procedure to properly address Layer 3 logical entities.

### 2.4.2 Layer 3 Controller Task

The Layer 3 Controller Task implements the application independent portion of the ISDN NETWORK Layer 3 protocol, per the Q. 931 CCITT Specification. The primary responsibility of the Layer 3 Controller Task is to establish a network access connection link between a terminal and its peer in the Central Office.
The Layer 3 Controller Task communicates with both the Layer 2 Controller Task and the Call Control Task by sending primitives via the System Mail Utilities. The Layer 3 Controller Task also communicates with the Management Entity Task. The HPC ISDN Layer 3 Controller Task is responsible for the following NETWORK functions:

- Call Establishment and Clearing
- Call Suspension and Resumption
- Call Status and Notification
- Protocol Exception Management.


### 2.0 Functional Description (Continued)

The Layer 3 Controller Task supports all the Network Layer Peer-to-Peer messages defined in the CCITT Specification Q.931, i.e.:

- Call Establishment and Clearing Messages:

ALERT Alerting

| CALL PROC | Call Proceeding |
| :--- | :--- |
| CONN | Connect |
| CONN ACK | Connect Acknowledge |
| INFO | Information |
| PROG | Progress |
| SETUP | Setup |
| SETUP ACK | Setup Acknowledge |
| DISC | Disconnect |
| REL | Release |
| REL COM | Release Complete |

- Call Suspension and Resumption Messages

RESUME Resume
RESUME ACK Resume Acknowledge
RESUME REJ Resume Reject
SUSPEND Suspend
SUSPEND ACK. Suspend Acknowledge
SUSPEND REJ Suspend Reject

- Miscellaneous Messages

| NOTIFY | Notify |
| :--- | :--- |
| STATUS | Status |
| STATUS EN | Status Enquiry |
| USER INFO | User Information |

### 2.4.2.1 Call Establishment And Clearing

The Layer 3 Controller Task's primary responsibility is to establish and clear user network connections on available bearer channel facilties. The Q. 931 CCITT Specifications include Call Establishment and Clearing of both circuitswitched and packet-switched calls. Initially, the HPC ISDN Software Package only supports circuit-switched call procedures on Basic Rate Interface (BRI) Bearer Channels. The Layer 3 Controller Task is responsible for Call Reference assignment and maintenance. The Layer 3 Controller Task supports Call Establishment using both the Overlap and Non-Overlap (enbloc) addressing modes.
The procedure for establishing and clearing network connections is defined in CCITT Specification Q.931. It is important to note that the Layer 3 Controller Task maintains an associated state block for each network connection. Primitive mail messages arriving at the Layer 3 Controller Task will be interrogated to determine which network connection is to receive the mail. The mail message is processed depending on the state of the network connection. This processing typically includes the transmission of a Primitive to another Layer Task, and the appropriate update of the network connection state block.

### 2.4.2.2 Call Suspension And Resumption

Call Suspension (SUSPEND) requires that the Bearer Channel facility and the Call Reference for a call be temporarily relinquished. The network connection is left intact, but in the suspend state. The RESUME command reactivates the call by obtaining a Bearer Channel facility and establishing a new Call Reference. The Suspend function is somewhat analogous to the call HOLD feature.

### 2.4.2.3 Call Status And Notification

The Network can request the status of a network connection at any time via the USER INFO, NOTIFY and STATUS Commands. The information includes Service Validation and Channel Configuration.

### 2.4.2.4 Layer 3 Protocol Execption Management

The Layer 3 Controller is responsible for handling exceptions to the Network Control Protocol. The primary Layer 3 Controller Task protocol exception is the expiry of the Layer 3 timer. Such an exception requires the retransmission of the particular command and may prompt a message to the Management Entity Task.

### 2.4.2.5 Timer Support

The Layer 3 Controller supports the following system timers per CCITT Specification Q.931:
T303 SETUP ACK Timer
T305 DISCONNECT ACK Timer
T308 RELEASE ACK Timer
T313 CONNECT ACK Timer

### 2.4.2.6 SDL Updates

The Layer 3 Controller Task very closely follows the SDL procedures illlustrated in CCITT Specification Q.931, with a few enhancements. These enhancements are listed here and fully defined in the Software User's Manual.
a. Three new SDL States have been added to accommodate establishing the Data Link corresponding to a particular CES. The new states are:

- IDLESTATE
- RELEASEWAIT
- ESTABLISHWAIT
b. The Q. 931 NULLSTATE SDL now accepts a new command, CCBROADCASTRESP. This command is sent from the Call Control Task to allow transistion from the NULLSTATE(0) to the CALLPRESENT State(6) during a Network Originated call via the Broadcast mechanism.


### 2.5 APPLICATION TASKS

The Application Tasks are very dependent on both the terminal equipment configuration and the far-end Network Entity software implementation. The HPC ISDN Software Package includes two sample Application Tasks: the Demonstration Call Control Task and the Management Entity Task. Both of these tasks can be replaced or updated when ported to a particular application. These tasks are included in the HPC ISDN Software Package primarily to verify the operation of the OSI Layer Protocol Tasks and the HPC Device Drivers.

### 2.5.1 Demonstration Call Control Task

The Demonstration Call Control Task is closely coupled to the specific facilities of an application. The interaction between the Layer 3 Controller Task and Call Control is defined in CCITT Specification Q.931. In the HPC ISDN Application, the Call Control Task communicates with the Layer 3 Controller Task and the Tracer Task. The availability of two circuit switched voice bearer channels is simulated in the Call Control Task. The Call Control Task sends standard Terminal Equipment prompts and messages to the Tracer Task where they are displayed on a UART driven CRT. The Call Control Task has the following responsibilities:

- B Channel Resource Management


### 2.0 Functional Description (Continued)

- Connection Endpoint Suffix (CES) Allocation
- Conversion between L3 Primitives and Terminal Action. The Call Control Task and the Layer 3 Controller Task communicate via the NL_DATA_REQ and NL__DATA__IND Primitives. The messages that are supported between these tasks are listed below.
- Commands from Call Control to Layer 3

| CC__SETUP_REQ | Setup Request |
| :---: | :---: |
| CC__SETUP_RESP | Setup Response |
| CC__SETUP_REJ_REQ | Setup Reject |
| CC_INFO_REQ | Information |
| CC__DISCONNECT_REQ | Disconnect |
| CC__RELEASE_REQ | Release |
| CC_ALERTING_REQ | Alerting |
| CC__BROADCAST_RESP | Broadcast Response |
| CC_CALLPROC_REQ | Call Proceeding |
| CC__PROGRESS_REQ | Progress |
| CC_NOTIFY_REQ | Notify |
| CC__RESUME__RQ | Resume |
| CC_RESUME_REJ | Resume Reject |
| CC_SUSPEND_REQ | Suspend Request |
| CC_SUSPEND_REJ | Suspend Reject |
| Command from Layer 3 to | Call Control |
| CC__SETUP_IND | Setup |
| CC_SETUP_CONF | Setup Confirm |
| CC_SETUP_COMP_IND | Setup Complete |
| CCI_NFO_IND | Information Indication |
| CC_ALERTING_IND | Alerting |
| CC_PRROGRESS_IND | Progress |
| CC_DISCONNECT_IND | Disconnect |
| CC_RELEASE_IND | Release |
| CC_CALLPROC_IND | Call Proceeding |
| CC_RELEASE_CONF | Release Confirm |
| CC_STATUS_IND | Status Indication |
| CC__ERORR_IND | Error Indication |
| CC__RESUME_CONF | Resume Confirm |

The Call Control Task also communicates with the Tracer Task using single byte keystroke like commands. These commands are packaged mail messages containing two bytes: the first byte is the Sender Task's ID, the second byte is the keystroke command. The following messages are sent between Call Control and Tracer:

- Keystroke Commands from Tracer to Call Control Task

| TR__ON_HOOK | ON Hook |
| :---: | :---: |
| TR__OFF_HOOK | OFF Hook |
| TR_DIGIT_1 | Digit 1 |
| TR__DIGIT_2 | Digit 2 |
| TR_DIGIT_3 | Digit 3 |
| TR__DIGIT__4 | Digit 4 |
| TR_DIGIT__5 | Digit 5 |
| TR_DIGIT__6 | Digit 6 |
| TR__DIGIT_ 7 | Digit 7 |
| TR_LDIGIT__8 | Digit 8 |
| TR__DIGIT__9 | Digit 9 |


| TR__DIGIT__0 | Digit 0 |
| :--- | :--- |
| TR_DIGIT_STAR | Digit * |
| TR__DIGIT__POUND | Digit \# |

- Commands from Call Control Task to Tracer

| TR__IDLE | Idle, ON HOOK |
| :--- | :--- |
| TR__DIALTONE | Dial Tone |
| TR_DIALING | Dialing |
| TR__RINGING | Ringing |
| TR_BUSY | Busy |
| TR_CONVERSATION | Conversation |
| TR_RINGBACK | Ringback |
| TR__ERROR | Error |

### 2.5.2 Management Entity Task

The Management Entity Task is closely coupled to the accompanying Network Management Entity design and to the terminal hardware configuration. Implementation design decisions have been made that make the Management Entity Task unique to a particular application, while still following the general requirements of the CCITT Specifications. Modifications will be required in the Management Entity Task prior to its successful operation in a particular application environment. The Management Entity Task that is included in the HPC ISDN Software Package presumes a particular hardware configuration and Central Office Software implementation.
The Management Entity Task communicates with the Layer 3 Controller Task, the Layer 2 Controller Task, and the Layer 1 Device Driver Task via the System Mail Utilities.
The Management Entity Task has the following responsibilities:

- Initialization of the Terminal Equipment
- Configuration of the Terminal Equipment
- TEI Assignment and Verification
- Multiple Error Notification
- Unrecoverable Error Notification
- Activation/Deactivation of the Terminal Equipment.


### 2.6 SYSTEM UTILITIES

The system utilities initializes the HPC system upon powerup, and provide support for various machine specific features of the HPC.

### 2.6.1 Power-Up Reset Maln Task

This task is the entry point upon system power-up. The Main Task is responsible for:

- Initializing the general HPC Hardware.
- Initializing the HPC Executive Data Structures.
- Queuing up the Tasks on the Ready Queue.

The Main Task starts with the highest priority, 255. After running, the Main Task has served its purpose and is removed from the system by waiting on a semaphore which is typically never signaled.

### 2.6.2 Nonmaskable Interrupt (NMI) Handler

Since terminal power is generally a concern, the HPC can go into an idle, low-power mode when the Terminal Equipment is idle. In this mode the HPC is awakened via an NMI, prompted by a local off hook indication, or by a far-end line

### 2.0 Functional Description (Continued)

signal detection signal from the SID. Conditions for determining when to go in and out of idle mode are application dependent.

### 2.6.3 Timer Interrupt Handler

The Timer Interrupt Handler fields interrupts from two of the HPC onboard timers. Timer TO, the Watchdog Timer, overflows every 65536 clock counts. When this occurs the Timer Interrupt Handler mails a message to start the Watchdog Task. Timer T1, the ISDN Software Timer, overflows every 10 ms . The ISDN Software Clock is incremented every tenth Timer T1 overflow, resulting in an ISDN Clock with 100 ms resolution, which is used by the Executive Timer facility.

### 2.6.4 Watchdog Task

A special task is performed by the HPC's watchdog feature to verify system sanity. The Watchdog Task waits for a mail message that is sent by the Timer Interrupt Handler when Timer T0 overflows. This operation requires that the Watchdog Task be regularly scheduled by the HPC Executive. The Watchdog Task is assigned the highest task priority, 255.

### 3.0 Ordering Information

### 3.1 LICENSE AGREEMENT

A license agreement is required for the use and sale of the National Semiconductor ISDN Software. Contact your local National Semiconductor field sales office for more information or contact the factory direct at:

## National Semiconductor

ISDN Software Support
M/S 16-174
2900 Semiconductor Drive
Santa Clara, CA 95051
(408) 721-5719

### 3.2 SOFTWARE ORDER INFORMATION

ISDN software is available in either Object or Source Code format. A Demonstration package is also available. Manuals are included with the Demonstration package and with the Executive and Basic Rate Interface Software packages.
Basic Rate Interface (BRI) software is available for several different central office switches. The generic BRI includes a generalized CCITT Switch Interface.
Each BRI Package contains the following modules:
Layer 1 Driver (controls S device)
Layer 2 Driver (controls DMA/HDLC)
Layer 2 Controller (Q.921)
Layer 3 Controller (Q. 931 Protocol Control)
Management Entity (Q. 921 and Q.931)
Call Control (Demonstration Application)
Tracer (Demonstration and Development Tool)
The Multi-Tasking Executive contains two modules:
Executive Core Module
Executive Interface Module

The Executive Interface Module is always supplied as source code to allow modification to insert application tasks.
A Multi-Tasking Executive is required to run the Basic Rate Interface.

## Order Part Number Description

Multi-Tasking Executive
HPC-ISDN-EXEC-O Multi-Tasking Executive Object Code Basic Rate Interface
HPC-ISDN-BRI-S Basic Rate Interface (Generic) Source Code
HPC-ISDN-BRID-S Basic Rate Interface (DMS-100) Source Code
HPC-ISDN-BRI5-S Basic Rate Interface (5ESS) Source Code

## Demonstration Package

HPC-ISDN-PCDEMO ISDN Basic Rate Interface Demonstration (includes Multi-Tasking Executive and Basic Rate Interface Software Manuals)

### 4.0 Other Related Information

### 4.1 DEVICE INFORMATION

Additional technical information on devices referenced in this datasheet is available from National:

HPC16400 High Performance microController
HPC16083 High Performance microController
TP3076 COMBO IITM
TP3420 CCITT S/T Interface

### 4.2 DEVELOPMENT SUPPORT INFORMATION

Development tools are available for the HPC Family of Microcontrollers. These tools support the ISDN development environment. ISDN software must be ordered separately.

### 4.2.1 ISDN Demonstration KIt

A kit is available that demonstrates the software and hardware discussed in this datasheet. Included in this kit is a TP3500 development board featuring the HPC16400, TP3070 COMBO II, TP3420 "SID" and ISDN Basic Rate Interface software in ROM. A complete set of manuals are included. This demonstration kit may be ordered from National, part number.

ISDN-TP3500-Kit

### 4.2.2 Development Systems

Several different Microcontroller-On-Line-Emulator Development Systems are available for hardware and software development of the HPC Family of Microcontrollers. Complete information on Development Systems and Accessories may be found in the Microcontroller Development Support Datasheet.

## Section 8 <br> Appendices/ <br> Physical Dimensions

## Section 8 Contents

Industry Package Cross Reference ..... 8-3
Surface Mount ..... 8-5
PLCC Packaging ..... 8-25
TapePak Packaging ..... 8-29
Physical Dimensions ..... 8-30
Bookshelf
Distributors

Industry Package Cross-Reference Guide

|  |  | NSC | Signetics | Intel | Motorola | 1 | RCA | Hitachi | NEC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PCC | v | A | N | FN | FN | Q | CP | L |
|  | LCC <br> Leadless Ceramic Chip Carrier | E | G | R | U | $\begin{aligned} & \text { FK/ } \\ & \text { FG/FH } \end{aligned}$ | BJ | CG | K |
|  | PGA <br> Ceramic <br> Pin Grid Array | U |  | CG |  |  |  |  |  |

## National Semiconductor

## Surface Mount

Cost pressures today are forcing many electronics manufacturers to automate their production lines. Surface mount technology plays a key role in this cost-savings trend because:

1. The mounting of devices on the PC board surface eliminates the expense of drilling holes;
2. The use of pick-and-place machines to assemble the PC boards greatly reduces labor costs;
3. The lighter and more compact assembled products resulting from the smaller dimensions of surface mount packages mean lower material costs.
Production processes now permit both surface mount and insertion mount components to be assembled on the same PC board.

## SURFACE MOUNT PACKAGING AT NATIONAL

To help our customers take advantage of this new technology, National has developed a line of surface mount packages. Ranging in lead counts from 3 to 360, the package offerings are summarized in Table .
Lead center spacing keeps shrinking with each new generation of surface mount package. Traditional packages (e.g., DIPs) have a 100 mil lead center spacing. Surface mount packages currently in production (e.g., SOT, SOIC, PCC, LCC, LDCC) have a 50 mil lead center spacing. Surface mount packages in production release (e.g., PQFP) have a 25 mil lead center spacing. Surface mount packages in development (e.g., TAPEPAK ${ }^{\circledR}$ ) will have a lead center spacing of only 12-20 mils.

TABLE I. Surface Mount Packages from National

| Package Type | Small Outline <br> Transistor (SOT) | Small Outine IC (SOIC) | Plastic Chip Carrier (PCC) | Plastic Quad Flat Pack (PQFP) | TAPEPAK ${ }^{\text {® }}$ (TP) | Leadless Chip Carrier (LCC) (LDCC) | Leaded Chip Carrier |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Package Material | Plastic | Plastic | Plastic | Plastic | Plastic | Ceramic | Ceramic |
| Lead Bend | Gull Wing | Gull Wing | J-Bend | Gull Wing | Gull Wing | - | Gull Wing |
| Lead Center Spacing | 50 Mils | 50 Mils | 50 Mils | 25 Mils | 20, 15, 12 Mils | 50 Mils | 50 Mils |
| Tape \& Reel Option | Yes | Yes | Yes | tbd | tbd | No | No |
| Lead Counts | SOT-23 <br> High Profile SOT-23 <br> Low Profile | $\begin{aligned} & \text { SO-8(*) } \\ & \text { SO-14(*) } \\ & \text { SO-14 Wide(*) } \\ & \text { SO-16(*) } \\ & \text { SO-16 Wide(*) } \\ & \text { SO-20(*) } \\ & \text { SO-24(*) } \end{aligned}$ | $\begin{aligned} & \text { PCC-20(*) } \\ & \text { PCC-28(*) } \\ & \text { PCC-44(*) } \\ & \text { PCC-68 } \\ & \text { PCC-84 } \\ & \text { PCC-124 } \end{aligned}$ | PQFP-84 <br> PQFP-100 <br> PQFP-132 <br> PQFP-196(*) <br> PQFP-244 | $\begin{aligned} & \text { TP-40 (*) } \\ & \text { TP-68 } \\ & \text { TP-84 } \\ & T P-132 \\ & T P-172 \\ & T P-220 \\ & T P-284 \\ & T P-360 \end{aligned}$ | $\begin{aligned} & \text { LCC-18 } \\ & \text { LCC-20(*) } \\ & \text { LCC-28 } \\ & \text { LCC-32 } \\ & \text { LCC-44 (*) } \\ & \text { LCC-48 } \\ & \text { LCC-52 } \\ & \text { LCC-68 } \\ & \text { LCC-84 } \\ & \text { LCC-124 } \end{aligned}$ | $\begin{aligned} & \text { LDCC-44 } \\ & \text { LDCC-68 } \\ & \text { LDCC-84 } \\ & \text { LDCC-124 } \end{aligned}$ |

[^13]
## LINEAR PRODUCTS IN SURFACE MOUNT

Linear functions available in surface mount include:

- Op amps
- Comparators
- Regulators
- References
- Data conversion
- Industrial
- Consumer
- Automotive

A complete list of linear part numbers in surface mount is presented in Table III. Refer to the datasheet in the appropriate chapter of this databook for a complete description of the device. In addition, National is continually expanding the list of devices offered in surface mount. If the functions you need do not appear in Table III, contact the sales office or distributor branch nearest you for additional information.
Automated manufacturers can improve their cost savings by using Tape-and-Reel for surface mount devices. Simplified handling results because hundreds-to-thousands of semiconductors are carried on a single Tape-and-Reel pack (see ordering and shipping information-printed later in this sec-tion-for a comparison of devices/reel vs. devices/rail for those surface mount package types being used for linear products). With this higher device count per reel (when compared with less than a 100 devices per rail), pick-and-place machines have to be re-loaded less frequently and lower labor costs result.
With Tape-and-Reel, manufacturers save twice-once from using surface mount technology for automated PC board assembly and again from less device handling during shipment and machine set-up.

## BOARD CONVERSION

Besides new designs, many manufacturers are converting existing printed circuit board designs to surface mount. The resulting PCB will be smaller, lighter and less expensive to manufacture; but there is one caveat-be careful about the thermal dissipation capability of the surface mount package. Because the surface mount package is smaller than the traditional dual-in-line package, the surface mount package is not capable of conducting as much heat away as the DIP (i.e., the surface mount package has a higher thermal resist-ance-see Table II).
The silicon for most National devices can operate up to a $150^{\circ} \mathrm{C}$ junction temperature (check the datasheet for the rare exception). Like the DIP, the surface mount package can actually withstand an ambient temperature of up to $125^{\circ} \mathrm{C}$ (although a commercial temperature range device will only be specified for a max ambient temperature of $70^{\circ} \mathrm{C}$ and an industrial temperature range device will only be specified for a max ambient temperature of $85^{\circ} \mathrm{C}$ ). See AN-336, "Understanding Integrated Circuit Package Power Capabilities', (reprinted in the appendix of each linear databook volume) for more information.

TABLE II: Surface Mount Package
Thermal Resistance Range*

| Package | Thermal Resistance ${ }^{* *}$ <br> $\left(\theta_{\mathrm{J} A},{ }^{\circ} \mathbf{C} / \mathrm{W}\right)$ |
| :--- | :---: |
| SO-8 | $120-175$ |
| SO-14 | $100-140$ |
| SO-14 Wide | $70-110$ |
| SO-16 | $90-130$ |
| SO-16 Wide | $70-100$ |
| SO-20 | $60-90$ |
| SO-24 | $55-85$ |
| PCC-20 | $70-100$ |
| PCC-28 | $60-90$ |
| PCC-44 | $40-60$ |

*Actual thermal resistance for a particular device depends on die size. Refer to the datasheet for the actual $\theta_{\mathrm{j} A}$ value.
**Test conditions: PCB mount (FR4 material), still air (room temperature), copper traces ( $150 \times 20 \times 10$ mils).
Given a max junction temperature of $150^{\circ} \mathrm{C}$ and a maximum allowed ambient temperature, the surface mount device will be able to dissipate less power than the DIP device. This factor must be taken into account for new designs.
For board conversion, the DIP and surface mount devices would have to dissipate the same power. This means the surface mount circuit would have a lower maximum allowable ambient temperature than the DIP circuit. For DIP circuits where the maximum ambient temperature required is substantially lower than the maximum ambient temperature allowed, there may be enough margin for safe operation of the surface mount circuit with its lower maximum allowable ambient temperature. But where the maximum ambient temperature required of the DIP current is close to the maximum allowable ambient temperature, the lower maximum ambient temperature allowed for the surface mount circuit may fall below the maximum ambient temperature required. The circuit designer must be aware of this potential pitfall so that an appropriate work-around can be found to keep the surface mount package from being thermally overstressed in the application.

## SURFACE MOUNT LITERATURE

National has published extensive literature on the subject of surface mount packaging. Engineers from packaging, quality, reliability, and surface mount applications have pooled their experience to provide you with practical hands-on knowledge about the construction and use of surface mount packages.
The applications note AN-450 "Surface Mounting Methods and their Effect on Product Reliability" is referenced on each SMD datasheet. In addition, "Wave Soldering of Surface Mount Components" is reprinted in this section for your information.

## Amplifiers and Comparators

| Part Number | Part Number |
| :--- | :--- |
| LF347WM | LM392M |
| LF351M | LM393M |
| LF451CM | LM741CM |
| LF353M | LM1458M |
| LF355M | LM2901M |
| LF356M | LM2902M |
| LF357M | LM2903M |
| LF444CWM | LM2904M |
| LM10CWM | LM2924M |
| LM10CLWM | LM3403M |
| LM308M | LM4250M |
| LM308AM | LM324M |
| LM310M | LM339M |
| LM311M | LM365WM |
| LM318M | LM607CM |
| LM319M | LMC669BCWM |
| LM324M | LMC669CCWM |
| LM339M | LF441CM |
| LM346M |  |
| LM348M |  |
| LM358M |  |
| LM359M |  |

## Regulators and References

| Part Number | Part Number |
| :--- | :--- |
| LM317LM | LM2931M-5.0 |
| LF3334M | LM3524M |
| LM336M-2.5 | LM78L05ACM |
| LF336BM-2.5 | LM78L12ACM |
| LM336M-5.0 | LM78L15ACM |
| LM336BM-5.0 | LM79L05ACM |
| LM337LM | LM79L12ACM |
| LM385M | LM79L15ACM |
| LM385M-1.2 | LP2951ACM |
| LM385BM-1.2 |  |
| LM2951CM |  |
| LM385M-2.5 |  |
| LM385BM-2.5 |  |
| LM723CM |  |
| LM2931CM |  |

## Data Acquisition Circuits

| Part Number | Part Number |
| :--- | :--- |
| ADC0802LCV | ADC1025BCV |
| ADC0802LCWM | ADC1025CCV |
| ADC0804LCV | DAC0800LCM |
| ADC0804LCWM | DAC0801LCM |
| ADC0808CCV | DAC0802LCM |
| ADC0809CCV | DAC0806LCM |
| ADC0811BCV | DAC0807LCM |
| ADC0811CCV | DAC0808LCM |
| ADC0819BCV | DAC0830LCWM |
| ADC0819CCV | DAC0830LCV |
| ADC0820BCV | DAC0832LCWM |
| ADC0820CCV | DAC0832LCV |
| ADC0838BCV |  |
| ADC0838CCV |  |
| ADC0841BCV |  |
| ADC0841CCV |  |
| ADC0848BCV |  |
| ADC0848CCV |  |
| ADC1005BCV |  |
| ADC1005CCV |  |

## Industrial Functions

| Part Number | Part Number |
| :--- | :--- |
| AH5012CM | LM13600M |
| LF13331M | LM13700M |
| LF13509M | LMC555CM |
| LF13333M | LM567CM |
| LM555CM | MF4CWM-50 |
| LM556CM | MF4CWM-100 |
| LM567CM | MF6CWM-50 |
| LM1496M | MF10CCWM |
| LM2917M | MF6CWM-100 |
| LM3046M | MF5CWM |
| LM3086M |  |
| LM3146M |  |

## Commercial and Automotive

| Part Number | Part Number |
| :--- | :--- |
| LM386M-1 | LM1837M |
| LM592M | LM1851M |
| LM831M | LM1863M |
| LM832M | LM1865M |
| LM833M | LM1870M |
| LM837M | LM1894M |
| LM838M | LM1964V |
| LM1131CM | LM2893M |
|  | LM3361AM |
|  | LM1881M |

## Hybrids

| Part Number | Part Number |
| :--- | :--- |
| LH0002E | LH0032E |
| LH4002E | LH0033E |

## A FINAL WORD

National is a world leader in the design and manufacture of surface mount components.
Because of design innovations such as perforated copper leadframes, our small outline package is as reliable as our DIP-the laws of physics would have meant that a straight "junior copy" of the DIP would have resulted in an "S.O." package of lower reliability. You benefit from this equivalence of reliability. In addition, our ongoing vigilance at each step of the production process assures that the reliability we designed in stays in so that only devices of the highest quality and reliability are shipped to your factory.
Our surface mount applications lab at our headquarters site in Santa Clara, California continues to research (and publish) methods to make it even easier for you to use surface mount technology. Your problems are our problems.
When you think "Surface Mount"-think "National"!

## Ordering and Shipping Information

When you order a surface mount semiconductor, it will be in one of the several available surface mount package types. Specifying the Tape-and-Reel method of shipment means that you will receive your devices in the following quantities per Tape-and-Reel pack: SMD devices can also be supplied in conventional conductive rails.

| Package | Package <br> Designator | Max/Rail | Per Reel* |
| :--- | :---: | :---: | :---: |
| SO-8 | M | 100 | 2500 |
| SO-14 | M | 50 | 2500 |
| SO-14 Wide | WM | 50 | 1000 |
| SO-16 | M | 50 | 2500 |
| SO-16 Wide | WM | 50 | 1000 |
| SO-20 | M | 40 | 1000 |
| SO-24 | M | 30 | 1000 |
| PCL-20 | V | 50 | 1000 |
| PCL-28 | V | 40 | 1000 |
| PCL-44 | V | 25 | 500 |
| PQFP-196 | VF | TBD | - |
| TP-40 | TP | 100 | TBD |
| LCC-20 | E | 50 | - |
| LCC-44 | E | 25 | - |

*Incremental ordering quantities. (National Semiconductor reserves the right to provide a smaller quantity of devices per Tape-and-Reel pack to preserve lot or date code integrity. See example below.)
Example: You order 5,000 LM324M ICs shipped in Tape-and-Reel.

- Case 1: All 5,000 devices have the same date code
- You receive 2 SO-14 (Narrow) Tape-and-Reel packs, each having 2500 LM324M ICs
- Case 2: 3,000 devices have date code A and 2,000 devices have date code B
- You receive 3 SO-14 (Narrow) Tape-and-Reel packs as follows:
Pack \# 1 has 2,500 LM324M ICs with date code A Pack \#2 has 500 LM324M ICs with date code A
Pack \#3 has 2,000 LM324M ICs with date code B


## Short-Form Procurement Specification

TAPE FORMAT
$\rightarrow$ Direction of Feed

|  | Trailer (Hub End)* |  | Carrier* | Leader (Start End)* |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Empty Cavities, min (Unsealed Cover Tape) | Empty Cavities, min (Sealed Cover Tape) | Filled Cavities (Sealed Cover Tape) | Empty Cavities, min (Sealed Cover Tape) | Empty Cavities, min (Unsealed Cover Tape) |
| Small Outline IC |  |  |  |  |  |
| SO-8 (Narrow) | 2 | 2 | 2500 | 5 | 5 |
| SO-14 (Narrow) | 2 | 2 | 2500 | 5 | 5 |
| SO-14 (Wide) | 2 | 2 | 1000 | 5 | 5 |
| SO-16 (Narrow) | 2 | 2 | 2500 | 5 | 5 |
| SO-16 (Wide) | 2 | 2 | 1000 | 5 | 5 |
| SO-20 (Wide) | 2 | 2 | 1000 | 5 | 5 |
| SO-24 (Wide) | 2 | 2 | 1000 | 5 | 5 |
| Plastic Chip Carrier IC |  |  |  |  |  |
| PCC-20 | 2 | 2 | 1000 | 5 | 5 |
| PCC-28 | 2 | 2 | 750 | 5 | 5 |
| PCC-44 | 2 | 2 | 500 | 5 | 5 |

[^14]
## Short-Form Procurement Specification (Continued)

device orientation


TL/XX/0026-8

## MATERIALS

- Cavity Tape: Conductive PVC (less than $10^{5} \mathrm{Ohms} / \mathrm{Sq}$ )
- Cover Tape: Polyester
(1) Conductive cover available
- Reel:
(1) Solid 80 pt fibreboard (standard)
(2) Conductive fibreboard available
(3) Conductive plastic (PVC) available

TAPE DIMENSIONS ( 24 Millimeter Tape or Less)


Short－Form Procurement Specification（Continued）

|  | W | P | F | E | $\mathrm{P}_{2}$ | $\mathrm{P}_{0}$ | D | T | $\mathrm{A}_{0}$ | $\mathrm{B}_{0}$ | $K_{0}$ | $\mathrm{D}_{1}$ | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small Outline IC |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SO－8 <br> （Narrow） | $12 \pm .30$ | $8.0 \pm .10$ | $5.5 \pm .05$ | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | 1．55士．05 | ． $30 \pm .10$ | $6.4 \pm .10$ | $5.2 \pm .10$ | $2.1 \pm .10$ | $1.55 \pm .05$ | 30 |
| SO－14 <br> （Narrow） | 16土．30 | $8.0 \pm .10$ | $7.5 \pm .10$ | 1．75土．10 | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | $6.5 \pm .10$ | $9.0 \pm .10$ | $2.1 \pm .10$ | $1.55 \pm .05$ | 40 |
| $\begin{aligned} & \text { SO-14 } \\ & \text { (Wide) } \end{aligned}$ | 16土．30 | 12．0土． 10 | $7.5 \pm .10$ | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | 10．9 $\pm .10$ | $9.5 \pm .10$ | $3.0 \pm .10$ | 1．55土．05 | 40 |
| SO－16 <br> （Narrow） | $16 \pm .30$ | $8.0 \pm .10$ | 7．5土．10 | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | $6.5 \pm .10$ | $10.3 \pm .10$ | $2.1 \pm .10$ | 1．55士． 05 | 40 |
| $\begin{aligned} & \text { SO-16 } \\ & \text { (Wide) } \end{aligned}$ | $16 \pm .30$ | 12．0土． 10 | $7.5 \pm .10$ | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | 1．55 $\pm .05$ | ． $30 \pm .10$ | 10．9土． 10 | 10．76土．10 | $3.0 \pm .10$ | $1.55 \pm .05$ | 40 |
| $\begin{aligned} & \text { SO-20 } \\ & \text { (Wide) } \end{aligned}$ | $24 \pm .30$ | 12．0土． 10 | 11．5土．10 | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | 10．9 $\pm .10$ | $13.3 \pm .10$ | $3.0 \pm .10$ | 2．05 $\pm .05$ | 50 |
| $\begin{aligned} & \text { SO-24 } \\ & \text { (Wide) } \end{aligned}$ | $24 \pm .30$ | 12．0土．10 | 11．5土． 10 | $1.75 \pm .10$ | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | 10．9 $\pm .10$ | $15.85 \pm .10$ | $3.0 \pm .10$ | 2．05士． 05 | 50 |

## Plastic Chip Carrier IC

| PCC－20 | $16 \pm .30$ | 12．0土． 10 | $7.5 \pm .10$ | $1.75 \pm .1$ | $2.0 \pm .05$ | $4.0 \pm .10$ | $1.55 \pm .05$ | ． $30 \pm .10$ | $9.3 \pm .10$ | $9.3 \pm .10$ | $4.9 \pm .10$ | $1.55 \pm .05$ | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCC－28 | $24 \pm .30$ | 16 | 11.5 | 1.75 | 2.0 | 4.0 | 1.55 | ． $30 \pm$ | $13.0 \pm$ | $13.0 \pm$ | 4.9 | 2.05 | 50 |

Note 1：$A_{0}, B_{0}$ and $K_{0}$ dimensions are measured 0.3 mm above the inside wall of the cavity bottom．
Note 2：Tape with components shall pass around a mandril radius R without damage．
Note 3：Cavity tape material shall be PVC conductive（less than $10^{5} \mathrm{Ohms} / \mathrm{Sq}$ ）．
Note 4：Cover tape material shall be polyester（ $\mathbf{3 0 - 6 5}$ grams peel－back force）．
Note 5： $\mathrm{D}_{1}$ Dimension is centered within cavity．
Note 6：All dimensions are in millimeters．

## REEL DIMENSIONS



TL／XX／0026－10
STARTM＊Surface Mount Tape and Reel

Short-Form Procurement Specifications (Continued)

|  |  | A (Max) | B (MIn) | C | D (MIn) | N (Min) | G | T (Max) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm Tape | SO-8 (Narrow) | $\frac{(13.00)}{(330)}$ | $\frac{.059}{1.5}$ | $\frac{.512 \pm .002}{13 \pm 0.05}$ | $\frac{.795}{20.2}$ | $\frac{1.969}{50}$ | $\frac{0.488}{12.4}{ }^{+.000}+20$ | $\frac{.724}{18.4}$ |
| 16 mm Tape | SO-14 (Narrow) SO-14 (Wide) SO-16 (Narrow) SO-16 (Wide) PCC-20 | $\frac{(13.00)}{(330)}$ | $\frac{.059}{1.5}$ | $\frac{.512 \pm .002}{13 \pm 0.05}$ | $\frac{.795}{20.2}$ | $\frac{1.969}{50}$ | $\frac{0.646_{-}^{+.078}}{16.4}{ }_{-0}^{+2}$ | $\frac{.882}{22.4}$ |
| 24 mm Tape | SO-20 (Wide) SO-24 (Wide) PCC-28 | $\frac{(13.00)}{(330)}$ | $\frac{.059}{1.5}$ | $\frac{.512 \pm .002}{13 \pm 0.05}$ | $\frac{.795}{20.2}$ | $\frac{1.969}{50}$ | $\frac{0.960}{24.4}{ }_{-0}^{+.0000}$ | $\frac{1.197}{30.4}$ |
| 32 mm Tape | PCC-44 | $\frac{(13.00)}{(330)}$ | $\frac{.059}{1.5}$ | $\frac{.512 \pm .002}{13 \pm 0.05}$ | $\frac{.795}{20.2}$ | $\frac{1.969}{50}$ | $\frac{1.276}{32.4}{ }_{-0}^{+.000}+2{ }^{+2}$ | $\frac{7.512}{38.4}$ |

Units: $\frac{\text { Inches }}{\text { Millimeters }}$

## Material: Paperboard (Non-Flaking)

## LABEL

Human and Machine Readable Label is provided on reel. A variable (C.P.I) density code 39 is available. NSC STD label (7.6 C.P.I.)

## FIELD

Lot Number
Date Code
Revision Level
National Part No. I.D.
Qty.

## EXAMPLE



TL/XX/0026-11
Fields are separated by at least one blank space.
Future Tape-and-Reel packs will also include a smaller-size bar code label (high-density code 39) at the beginning of the tape. (This tape label is not available on current production.) National Semiconductor will also offer additional labels containing information per your specific specification.

## Wave Soldering of Surface Mount Components

## ABSTRACT

In facing the upcoming surge of "surface mount technology", many manufacturers of printed circuit boards have taken steps to convert some portions of their boards to this new process. However, as the availability of surface mount components is still limited, may have taken to mixing the lead-inserted standard dual-in-line packages (DIPs) with the surface mounted devices (SMDs). Furthermore, to take advantage of using both sides of the board, surface-mounted components are generally adhered to the bottom side of the board while the top side is reserved for the conventional lead-inserted packages. If processed through a wave solder machine, the semiconductor components are now subjected to extra thermal stresses (now that the components are totally immersed into the molten solder).
A discussion of the effect of wave soldering on the reliability of plastic semiconductor packages follows. This is intended to highlight the limitations which should be understood in the use of wave soldering of surface mounted components.

## ROLE OF WAVE-SOLDERING IN APPLICATION OF SMDs

The generally acceptable methods of soldering SMDs are vapor phase reflow soldering and IR reflow soldering, both requiring application of solder paste on PW boards prior to placement of the components. However, sentiment still exists for retaining the use of the old wave-soldering machine.

## Wave Soldering of Surface Mount Components (Continued)

The reasons being:

1) Most PC Board Assembly houses already possess wave soldering equipment. Switching to another technology such as vapor phase soldering requires substantial investment in equipment and people.
2) Due to the limited number of devices that are surface mount components, it is necessary to mix both lead inserted components and surface mount components on the same board.
3) Some components such as relays and switches are made of materials which would not be able to survive the temperature exposure in a vapor phase or IR furnace.

## PW BOARD ASSEMBLY PROCEDURES

There are two considerations in which through-hole ICs may be combined with surface mount components on the PW Board:
a) Whether to mount ICs on one or both sides of the board.
b) The sequence of soldering using Vapor Phase, IR or Wave Soldering singly or combination of two or more methods.
The various processes that may be employed are:
A) Wave Solder before Vapor/IR reflow solder.

1. Components on the same side of PW Board.

Lead insert standard DIPS onto PW Board Wave solder (conventional)
Wash and lead trim
Dispense solder paste on SMD pads
Pick and place SMDs onto PW Board
Bake
Vapor phase/IR reflow
Clean
2. Components on opposite side of PW Board.

Lead insert standard DIPs onto PW Board
Wave Solder (conventional)
Clean and lead trim
Invert PW Board
Dispense solder paste on SMD pads
Dispense drop of adhesive on SMD sites (optional for smaller components)
Pick and place SMDs onto board
Bake/Cure
Invert board to rest on raised fixture
Vapor/IR reflow soldering
Clean
B) Vapor/IR reflow solder then Wave Solder.

1. Components on the same side of PW Board.

Solder paste screened on SMD side of Printed Wire Board
Pick and place SMDs
Bake
Vapor/IR reflow
Lead insert on same side as SMDs
Wave solder
Clean and trim underside of PCB
C) Vapor/IR reflow only.

1. Components on the same side of PW Board.

Trim and form standard DIPs in "gull wing" configuration
Solder paste screened on PW Board
Pick and place SMDs and DIPs
Bake
Vapor/IR reflow
Clean
2. Components on opposite sides of PW Board.

Solder paste screened on SMD-side of Printed Wire Board
Adhesive dispensed at central location of each component
Pick and place SMDs
Bake
Solder paste screened on all pads on DIP-side or alternatively apply solder rings (performs) on leads
Lead insert DIPs
Vapor/IR reflow
Clean and lead trim
D) Wave Soldering Only

1. Components on opposite sides of PW Board.

Adhesive dispense on SMD side of PW Board
Pick and place SMDs
Cure adhesive
Lead insert top side with DIPs
Wave solder with SMDs down and into solder bath Clean and lead trim
All of the above assembly procedures can be divided into three categories for I.C. Reliability considerations:

1) Components are subjected to both a vapor phase/IR heat cycle then followed by a wave-solder heat cycle or vice versa.
2) Components are subjected to only a vapor phase/IR heat cycle.
3) Components are subjected to wave-soldering only and SMDs are subjected to heat by immersion into a solder pot.
Of these three categories, the last is the most severe regarding heat treatment to a semiconductor device. However, note that semiconductor molded packages generally possess a coating of solder on their leads as a final finish for solderability and protection of base leadframe material. Most semiconductor manufacturers solder-plate the component leads, while others perform hot solder dip. In the latter case the packages may be subjected to total immersion into a hot solder bath under controlled conditions (manual operation) or be partially immersed while in a 'pallet' where automatic wave or DIP soldering processes are used. It is, therefore, possible to subject SMDs to solder heat under certain conditions and not cause catastrophic failures.

## Wave Soldering of Surface Mount Components (Continued)

## THERMAL CHARACTERISTICS OF MOLDED INTEGRATED CIRCUITS

Since Plastic DIPs and SMDs are encapsulated with a thermoset epoxy, the thermal characteristics of the material generally correspond to a TMA (Thermo-Mechanical Analysis) graph. The critical parameters are (a) its Linear thermal expansion characteristics and (b) its glass transition temperature after the epoxy has been fully cured. A typical TMA graph is illustrated in Figure 1. Note that the epoxy changes to a higher thermal expansion once it is subjected to temperatures exceeding its glass transition temperature. Metals (as used on lead frames, for example) do not have this characteristic and generally will have a consistent Linear thermal expansion over the same temperature range.
In any good reliable plastic package, the choice of lead frame material should be such to match its thermal expansion properties to that of the encapsulating epoxy. In the event that there is a mismatch between the two, stresses can build up at the interface of the epoxy and metal. There now exists a tendency for the epoxy to separate from the metal lead frame in a manner similar to that observed on bimetallic thermal range.
In most cases when the packages are kept at temperatures below their glass transition, there is a small possibility of separation at the expoxy-metal interface. Howerver, if the package is subjected to temprature above its glass-transition temperature, the epoxy will begin to expand much faster than the metal and the probability of separation is greatly increased.

## CONVENTIONAL WAVE-SOLDERING

Most wave-soldering operations occur at temperatures between $240-260^{\circ} \mathrm{C}$. Conventional epoxies for encapsulation have glass-transition temperature between $140-170^{\circ} \mathrm{C}$. An I.C. directly exposed to these temperatures risks its long term functionality due to epoxy/metal separation.
Fortunately, there are factors that can reduce that element of risk:

1) The PW board has a certain amount of heat-sink effect and tends to shield the components from the temperature of the solder (if they were placed on the top side of the board). In actual measurements, DIPs achieve a temperature between $120-150^{\circ} \mathrm{C}$ in a 5 -second pass over the solder. This accounts for the fact that DIPs mounted in the conventional manner are reliable.
2) In conventional soldering, only the tip of each lead in a DIP would experience the solder temperature because the epoxy and die are standing above the PW board and out of the solder bath.

## EFFECT ON PACKAGE PERFORMANCE BY EPOXY-METAL SEPARATION

In wave soldering, it is necessary to use fluxes to assist the solderability of the components and PW boards. Some facilities may even process the boards and components through some form of acid cleaning prior to the soldering temperature. If separation occurs, the flux residues and acid residues (which may be present owing to inadequate cleaning) will be forced into the package mainly by capillary action as the residues move away from the solder heat source. Once the package is cooled, these contaminants are now trapped within the package and are available to diffuse with moisture from the epoxy over time. It should be noted that electrical tests performed immediately after soldering generally will give no indication of this potential problem. In any case, the end result will be corrosion of the chip metallization over time and premature failure of the device in the field.

## VAPOR PHASE/IR REFLOW SOLDERING

In both vapor phase and IR reflow soldering, the risk of separation between epoxy/metal can also be high. Operating temperatures are $215^{\circ} \mathrm{C}$ (vapor phase) or $240^{\circ} \mathrm{C}$ (IR) and duration may also be longer ( $30 \mathrm{sec}-60 \mathrm{sec}$ ). On the same theoretical basis, there should also be separation. However, in both these methods, solder paste is applied to the pads of the boards; no fluxes are used. Also, the devices are not immersed into the hot solder. This reduces the possibility of solder forcing itself into the epoxy-lead frame interface. Furthermore, in the vapor phase system, the soldering environment is "oxygen-free" and considered "contaminant free". Being so, it could be visualized that as far as reliability with respect to corrosion, both of these methods are advantageous over wave soldering.

## BIAS MOISTURE TEST

A bias moisture test was designed to determine the effect on package performance. In this test, the packages are pressured in a stream chamber to accelerate penetration of moisture into the package. An electrical bias is applied on the device. Should there be any contaminants trapped within the package, the moisture will quickly form an electrolyte and cause the electrodes (which are the lead fingers), the gold wire and the aluminum bond-pads of the silicon device to corrode. The aluminum bond-pads, being the weakest link of the system, will generally be the first to fail.
This proprietary accelerated bias/moisture pressure-test is significant in relation to the life test condition at $85^{\circ} \mathrm{C}$ and


TL/XX/0026-12
FIGURE 1. Thermal Expansion and Glass Transition Temperature

Wave Soldering of Surface Mount Components (Continued)
$85 \%$ relative humidity. Once cycle of approximately 100 hours has been shown to be equivalent to 2000 hours in the 85/85 condition. Should the packages start to fail within the first cycle in the test, it is anticipated that the boards with these components in the harsh operating environment ( $85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}$ ) will experience corrosion and eventual electrical failures within its first 2000 hours of operation.
Whether this is significant to a circuit board manufacturer will obviously be dependent on the products being manufactured and the workmanship or reliability standards. Generally in systems with a long warranty and containing many components, it is advisable both on a reputation and cost basis to have the most reliable parts available.

## TEST RESULTS

The comparison of vapor phase and wave-soldering upon the reliability of molded Small-Outline packages was performed using the bias moisture test (see Table IV). It is clearly seen that vapor phase reflow soldering gave more consistent results. Wave-soldering results were based on manual operation giving variations in soldering parameters such as temperature and duration.

TABLE IV. Vapor Phase vs. Wave Solder

```
1. Vapor phase ( }60\textrm{sec}.\mathrm{ exposure @ 215}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ )
    = 9 failures/1723 samples
    = 0.5% (average over 32 sample lots)
2. Wave solder (2 sec total immersion @ 260}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ )
    = 16 failures/1201 samples
    = 1.3% (average over 27 sample lots)
Package: SO-14 lead
Test: Bias moisture test 85% R.H.,
    85}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ for 2000 hours
Device: LM324M
```

In Table V we examine the tolerance of the Small-Outlined (SOIC) package to varying immersion time in a hot solder pot. SO-14 lead molded packages were subjected to the bias moisture test after being treated to the various soldering conditions and repeated four (4) times. End point was an electrical test after an equivalent of 4000 hours 85/85 test. Results were compared for packages by itself against packages which were surface-mounted onto a FR-4 printed wire board.

## TABLE V. Summary of Wave Solder Results ( $85 \%$ R.H. $/ 85^{\circ} \mathrm{C}$ Blas Moisture Test, 2000 hours) (\# Failures/Total Tested)

|  | Unmounted | Mounted |
| :--- | :---: | :---: |
| Control/Vapor Phase <br> 15 sec @ 215 | $0 / 114$ | $0 / 84$ |
| Solder Dip <br> 2 sec @ 260 | $2 / 144(1.4 \%)$ | $0 / 85$ |
| Solder Dip <br> 4 sec @ 260 | - | $0 / 83$ |
| Solder Dip <br> 6 sec @ 260 | $13 / 248(5.2 \%)$ | $1 / 76(1.3 \%)$ |
| Solder Dip <br> 10 sec @ 260 | $14 / 127(11.0 \%)$ | $3 / 79(3.8 \%)$ |
| Package: SO-14 lead <br> Device: |  |  |

Since the package is of very small mass and experiences a rather sharp thermal shock followed by stresses created by the mismatch in expansion, the results show the package being susceptible to failures after being immersed in excess of 6 seconds in a solder pot. in the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In any case, because of the repeated treatment, the package had failures when subjected in excess of 6 seconds immersion in hot solder. The safety margin is therefore recommended as maximum 4 seconds immersion. If packages were immersed longer than 4 sec onds, there is a probable chance of finding some long term reliability failures even though the immediate electrical test data could be acceptable.
Finally, Table VI examines the bias moisture test performed on surface mount (SOIC) components manufactured by various semiconductor houses. End point was an electrical test after an equivalent of 6000 hours in a 85/85 test. Failures were analyzed and corrosion was checked for in each case to detect flaws in package integrity.

TABLE VI. U.S. Manufacturers Integrated Circults Reliability in Various Solder Environments
(\# Failure/Total Tested)

| Package <br> SO-8 | Vapor <br> Phase <br> 30 sec | Wave <br> Solder <br> 2 sec | Wave <br> Solder <br> 4 sec | Wave <br> Solder <br> 6 sec | Wave <br> Solder <br> 10 sec |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Manuf A | $8 / 30^{*}$ | $1 / 30^{*}$ | 0.30 | $12 / 30^{*}$ | $16 / 30^{*}$ |
| Manuf B | $2 / 30^{*}$ | $8 / 30^{*}$ | $2 / 30^{*}$ | $22 / 30^{*}$ | $20 / 30^{*}$ |
| Manuf C | $0 / 30$ | $0 / 29$ | $0 / 29$ | $0 / 30$ | $0 / 30$ |
| Manuf D | $1 / 30^{*}$ | $0 / 30$ | $12 / 30^{*}$ | $14 / 30^{*}$ | $2 / 30^{*}$ |
| Manuf E | $1 / 30^{* *}$ | $0 / 30$ | $0 / 30$ | $0 / 30$ | $0 / 30$ |
| Manuf F | $0 / 30$ | $0 / 30$ | $0 / 30$ | $0 / 30$ | $0 / 30$ |
| Manuf G | $0 / 30$ | $0 / 30$ | $0 / 30$ | $0 / 30$ | $0 / 30$ |

*Corrosion-failures
**No Visual Defects-Non-corrosion failures
Test: Accelerated Bias Moisture Test; $85 \%$ R.H. $/ 85^{\circ} \mathrm{C}, 6000$ equivalent hours.

## SUMMARY

Based on the results presented, it is noted that surfacemounted components are as reliable as standard molded DIP packages. Whereas DIPs were never processed by being totally immersed in a hot solder wave during printed circuit board soldering, surface mounted components such as SOICs (Small Outline) are expected to survive a total immersion in the hot solder in order to capitalize on maximum population on boards. Being constructed from a thermoset plastic of relatively low Tg compared to the soldering temperature, the ability of the package to survive is dependent on the time of immersion and also the cleanliness of material. The results indicate that one should limit the immersion time of package in the solder wave to a maximum of 4 seconds in order to truly duplicate the reliability of a DIP. As the package size is reduced, as in a SO-8 lead, the requirement becomes even more critical. This is shown by the various manufacturers' performance. Results indicate there is room for improvement since not all survived the hot solder immersion without compromise to lower reliability.

## Small Outline (SO) Package Surface Mounting MethodsParameters and Their Effect on Product Reliability

The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.
COMPONENT SIZE COMPARISON


Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.
SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. Figure $A$ is a summary of accelarated bias moisture test performance on 30 V bipolar and 15V CMOS product assembled in SO and DIP (control) packages.


TL/XX/0026-15
FIGURE A

In order to achieve reliability performance comparable to DIPs-SO packages are designed and built with materials and processes that effectively compensate for their small size.
All SO packages tested on $85 \%$ RA, $85^{\circ} \mathrm{C}$ were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in Figure $A$ no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated $85 \% / 85^{\circ} \mathrm{C}$ testing.

## SURFACE-MOUNT PROCESS FLOW

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.
Usual variations encountered by users of SO packages are:

- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.
In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.
PRODUCTION FLOW
Basic Surface-Mount Production Flow



## Mixed Surface-Mount and Axial-Leaded Insertion

 Components Production Flow

TL/XX/0026-17

Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure $B$ illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).


TL/XX/0026-18
FIGURE B
For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.
Normally, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching $160^{\circ} \mathrm{C}$, Figure C . At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature ( $\mathrm{T}_{\mathrm{g}}$ ) of epoxy (typically $160-165^{\circ} \mathrm{C}$ ), the thermal expansion rate of the encapsulant increases sharply, and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface.


FIGURE C

When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws.
Most soldering processes involve temperatures ranging up to $260^{\circ} \mathrm{C}$, which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.
Figure $D$ is a summary of accelerated bias moisture test performance on the 30 V bipolar process.
Group 1 - Standard DIP package
Group 2 - SO packages vapor-phase reflow soldered on PC boards
Group 3-6 SO packages wave soldered on PC boards
Group 3-dwell time 2 seconds
4 - dwell time 4 seconds
5 - dwell time 6 seconds
6 - dwell time 10 seconds


TL/XX/0026-20
FIGURE D
It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.
When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

## PICK AND PLACE

The choice of automatic (all generally programmable) pick-and-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication.

The basic component-placement systems available are classified as:
(a) In-line placement

- Fixed placement stations
- Boards indexed under head and respective components placed
(b) Sequential placement
— Either a $X-Y$ moving table system or a $\theta, X-Y$ moving pickup system used
-Individual components picked and placed onto boards
(c) Simultaneous placement
- Multiple pickup heads
- Whole array of components placed onto the PCB at the same time
(d) Sequential/simultaneous placement
- X-Y moving table, multiple pickup heads system
- Components placed on PCB by successive or simultaneous actuation of pickup heads
The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

Pick and Place Action


## BAKE

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.
The functions of this step are:

- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided sur-face-mounted board is held upside down going into a va-por-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- Initiates activator cleaning of surfaces to be soldered.
- Prevents moisture absorption.

The process is moreover very simple. The usual schedule is about 20 minutes in a $65^{\circ} \mathrm{C}-95^{\circ} \mathrm{C}$ (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following reasons:

- The flux will degrade and affect the characteristics of the paste.
- Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems.


## REFLOW SOLDERING

There are various methods for reflowing the solder paste, namely:

- Hot air reflow
- Infrared heating (furnaces)
- Convectional oven heating
- Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but va-por-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

## HOT GAS REFLOW/INFRARED HEATING

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.
The boards are preheated to about $100^{\circ} \mathrm{C}$ and then subjected to an air jet at about $260^{\circ} \mathrm{C}$. This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.
Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under 1 R radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

## VAPOR-PHASE REFLOW SOLDERING

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.
The commonly used fluids (supplied by 3 M Corp) are:

- FC-70, $215^{\circ} \mathrm{C}$ vapor (most applications) or FX-38
- FC-71, $253^{\circ} \mathrm{C}$ vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:

- Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.
Dwell time in the vapor is generally on the order of 15-30 seconds (depending on the mass of the boards and the loading density of boards on the belt).


The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to $215^{\circ} \mathrm{C}$. SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.


Solder Joints on a SO-14 Package on PCB


TL/XX/0026-25

## PRINTED CIRCUIT BOARD

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.
The package can be reliably mounted onto substrates such as:

- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:

- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.
The mask also protects circuits from processing chemical contamination and corrosion.
If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.
Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.
General requirements for solder mask:
- Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.


## SOLDER PASTE SCREEN PRINTING

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.


TL/XX/0026-26
The typical lithographic "footprints" for SO packages are illustrated below. Note that the $0.050^{\prime \prime}$ lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.
Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a $V$-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.
The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:

- Use stainless-steel, wire-mesh screens, \#80 or \#120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5-5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200-325.
- Emulsion thickness of $0.005^{\prime \prime}$ usually used to achieve a solder paste thickness (wet) of about $0.008^{\prime \prime}$ typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed $1 / 8^{\prime \prime}$, to avoid damage to screens and minimize distortion.


## SOLDER PASTE

Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:

- Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.
- Uniform particle distribution. Solder globules should be spherical in shape with uniform diameters and minimum amount of elongation (visual under 100/200 $\times$ magnification). Uneven distribution causes uneven melting and subsequent expulsion of smaller solder balls away from their proper sites.

RECOMMENDED SOLDER PADS FOR SO PACKAGES


- Composition, generally $60 / 40$ or $63 / 37 \mathrm{Sn} / \mathrm{Pb}$. Use $62 / 36$ $\mathrm{Sn} / \mathrm{Pb}$ with $2 \% \mathrm{Ag}$ in the presence of Au on the soldering area. This formulation reduces problems of metal leaching from soldering pads.
- RMA flux system usually used.
- Use paste with aproximately $88-90 \%$ solids.

Comparison of Particle Size/Shape of Various Solder Pastes

$200 \times$ Kester (63/37)


## CLEANING

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering.
Important considerations in cleaning are:

- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose)
Freon TE35/TP35 (cold-dip cleaning)
Freon TES (general purpose)
It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1,1,1-Trichloroethane
Kester 5120/5121

- A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.
The dangers of an inadequate cleaning cycle are:
- Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).


## REWORK

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.
When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the

Hot-Alr Solder Rework Station


Hot-Alr Rework Machine

lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

## WAVE SOLDERING

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.
Two options are used:

- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding $25 \%$ width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surfacemounted components are immersed into the molten solder.
Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.
The controls required for wave soldering are:
- Solder temperature to be $240-260^{\circ} \mathrm{C}$. The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about $100^{\circ} \mathrm{C}$ just before entering the solder wave.
- Due to the closer lead spacings ( $0.050^{\prime \prime}$ vs $0.100^{\prime \prime}$ for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.

(a) Same Side

(b) Opposite Sides


TL/XX/0026-37

A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder bumps.

## AQUEOUS CLEANING

- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature $130^{\circ} \mathrm{C}$ ), a final spray rinse (water temperature $45-55^{\circ} \mathrm{C}$ ), and a hot $\left(120^{\circ} \mathrm{C}\right)$ air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.


## SMD Lab Support

FUNCTIONS
Demonstration-Introduce first-time users to surfacemounting processes.
Service-Investigate problems experienced by users on surface mounting.
Rellability Builds-Assemble surface-mounted units for reliability data acquisition.

Techniques-Develop techniques for handling different materials and processes in surface mounting.
Equipment-In conjunction with equipment manufacturers, develop customized equipments to handle high density, new technology packages developed by National.
In-House Expertise-Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.

## Plastic Leaded Chip Carrier (PLCC) Packaging

## General Description

The Plastic Leaded Chip Carrier (PLCC) is a miniaturized low cost semiconductor package designed to replace the Plastic Dual-In-Line Package (P-DIP) in high density applications. The PLCC utilizes a smaller lead-to-lead spacing$0.050^{\prime \prime}$ versus $0.100^{\prime \prime}$ - and leads on all four sides to achieve a significant footprint reduction over the P-DIP. The rolled under J-bend leadform separates this package style from other plastic quad packages with flat or gull wing lead forms. As with virtually all packages of $0.050^{\prime \prime}$ or less lead spacing, the PLCC requires surface mounting to printed circuit boards as opposed to the more conventional thru-hole mounting of the P-DIP.

## History

The Plastic Leaded Chip Carrier with J-bend leadform was first introduced in 1976 as a premolded plastic package. The premolded version has yet to become popular but the quad format with J-Bend leads has been adapted to traditional post molded packaging technology (the same technology used to manufacture the P-DIP). In 1980 National Semiconductor developed a post molded version of the PLCC. The J-bend leadform allowed them to adopt the footprint connection pattern already registered with JEDEC for the leadless chip carrier (LCC). In 1981 a task force was organized within JEDEC to develop a PLCC registration for package I/O counts of $20,28,44,52,68,84,100$, and 124. A registered outline was completed in 1984 (JEDEC Outline MO-047) after many changes and improvements over the original proposals. This first PLCC registration covers square packages with an equal number of leads on all sides. A second registration, MO-052, was completed in 1985 for rectangular packages with I/O counts of 18, 22, 28 and 32. Since 1980 many additional semiconductor manufacturers and packaging subcontractors have developed PLCC capability. There are now well over 20 sources with the number growing steadily.

## Surface Mounting

Surface mounting refers to component attachment whereby the component leads or pads rest on the surface of the PCB instead of the traditional approach of inserting the leads into through-holes which go through the board. With surface mounting there are solder pads on the PCB which align with the leads or pads on the component. The resulting solder joint forms both the mechanical and electrical connection.

## ADVANTAGES

The primary reason for surface mounting is to allow leads to be placed closer together than the $\mathbf{0 . 1 0 0}{ }^{\prime \prime}$ standard for DIPs with through-hole mounting. Through-hole mounting on smaller than $0.100^{\prime \prime}$ spacing is difficult to achieve in production and generally avoided. The move to $0.050^{\prime \prime}$ lead spacing offered with the current generation of surface mounted components, along with a switch from a dual-in-line format to a quad format, has achieved a threefold increase in component mounting density. A need to achieve greater density is a major driving force in today's marketplace.

## MANUFACTURING TECHNIQUES

Learning how to surface mount components to printed circuit boards requires the user to become educated in new assembly processes not typically associated with throughhole insertion/wave soldering assembly methods.
Surface mounting involves three basic process steps:

1) Application of solder or solder paste to the printed circuit board.
2) Positioning of the component onto the printed circuit board
3) Reflowing of the solder or solder paste.

As with any process, there are many details involved to achieve acceptable throughput and acceptable quality. Na tional Semiconductor offers a surface mounting guide which deals with the specifics of successful surface mounting. We encourage the user to review this document and to contact us if further information on surface mounting is desired.

## Benefits of the PLCC

There are four principle advantages offered the user by switching from P-DIP to PLCC. These four advantages are outlined below as follows:

1. Increased Density-

- Typically 3-to-1 size reduction of printed circuit boards. See Figure 1 for a footprint comparison between PLCC and P-DIP. This can be as high as 6-to1 in certain applications.
- Surface mounting allows components to be placed on both sides of the board.
- Surface mount and thru-hole mount components can be placed on the same board.
- The large diameter thru-holes can be reduced in number, entirely eliminated, or reduced in size (if needed for via connection).

2. Increased Performance-

- Shorter traces on printed circuit boards.
- Better high frequency operation.
- Shorter leads in package. Figure 2 and Table I compare PLCC and P-DIP mechanical and electrical characteristics.

3. Increased Reliability-

- Leads are well protected.
- Fewer connectors.
- Simplified rework.
- Vibration and shock resistant.

4. Reduced Cost-

- Fewer or smaller printed circuit boards.
- Less hardware.
- Same low cost printed circuit board material.
- Plastic packaging material.
- Reduced number of costly plated-through-holes.
- Fewer circuit layers.


FIGURE 1. Footprint Area of PLCC vs. P-DIP


FIGURE 2. Longest Internal Lead PLCC vs. P-DIP

TABLE I. Electrical Performance of PLCC vs. P-DIP (44 I/O PLCC vs. 40 I/O P-DIP, both with Copper Leads)

| Criteria | Shortest Lead |  | Longest Lead |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PLCC | P-DIP | PLCC | P-DIP |
| Lead Resistance <br> (Measured) | $3 \Omega$ | $4 \Omega$ | $6 \Omega$ | $7 \Omega$ |
| Lead-to-Lead Capacitance <br> (Measured on Adjacent Leads) | 0.1 pF | 0.1 pF | 0.3 pF | 3.0 pF |
| Lead Self-Inductance <br> (Calculated) | 3.2 nH | 1.4 nH | 3.5 nH | 19.1 nH |



FIGURE 3. Package Outline
TABLE II. Principle Dimensions Inches/(Milimeters) (Refer to Figure 3)

| Lead Count | Total Width |  | Total Helght |  | Body Width |  | Contact Spread |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max | Min | Max | Min | Max |
| 20 | $\begin{gathered} 0.385 \mathrm{sq} . \\ (9.779) \\ \hline \end{gathered}$ | $\begin{gathered} 0.395 \mathrm{sq} . \\ (10.03) \end{gathered}$ | $\begin{gathered} 0.165 \text { sq. } \\ (4.191) \\ \hline \end{gathered}$ | $\begin{gathered} 0.180 \mathrm{sq} . \\ (4.572) \end{gathered}$ | $\begin{gathered} 0.345 \mathrm{sq} . \\ (8.763) \end{gathered}$ | $\begin{gathered} 0.355 \text { sq. } \\ (9.017) \end{gathered}$ | $\begin{gathered} 0.310 \text { sq. } \\ (7.874) \\ \hline \end{gathered}$ | $\begin{gathered} 0.330 \mathrm{sq} . \\ (8.382) \end{gathered}$ |
| 28 | $\begin{gathered} 0.485 \mathrm{sq} . \\ (12.32) \\ \hline \end{gathered}$ | $\begin{gathered} 0.495 \mathrm{sq} . \\ (12.57) \\ \hline \end{gathered}$ | $\begin{gathered} 0.165 \text { sq. } \\ (4.191) \\ \hline \end{gathered}$ | $\begin{gathered} 0.180 \mathrm{sq} . \\ (4.572) \\ \hline \end{gathered}$ | $\begin{gathered} 0.445 \mathrm{sq} . \\ (11.30) \end{gathered}$ | $\begin{gathered} 0.455 \mathrm{sq} . \\ (11.56) \\ \hline \end{gathered}$ | $\begin{gathered} 0.410 \mathrm{sq} \text {. } \\ (10.41) \\ \hline \end{gathered}$ | $\begin{gathered} 0.430 \mathrm{sq} . \\ (10.92) \\ \hline \end{gathered}$ |
| 44 | $\begin{gathered} 0.685 \text { sq. } \\ (17.40) \\ \hline \end{gathered}$ | $\begin{gathered} 0.695 \mathrm{sq} . \\ (17.65) \end{gathered}$ | $\begin{gathered} 0.165 \text { sq. } \\ (4.191) \\ \hline \end{gathered}$ | $\begin{gathered} 0.180 \text { sq. } \\ (4.572) \\ \hline \end{gathered}$ | $\begin{aligned} & 0.645 \mathrm{sq} . \\ & (16.38) \end{aligned}$ | $\begin{gathered} 0.655 \mathrm{sq} . \\ (16.64) \end{gathered}$ | $\begin{gathered} 0.610 \mathrm{sq} \text {. } \\ \text { (15.49) } \end{gathered}$ | $\begin{gathered} 0.630 \mathrm{sq} \\ (16.00) \end{gathered}$ |


| Lead Count | Total Width |  | Total Height |  | Body Width |  | Contact Spread |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | MIn | Max | Min | Max | Min | Max |
| 68 | $\begin{gathered} 0.985 \mathrm{sq} . \\ (25.02) \\ \hline \end{gathered}$ | $\begin{gathered} 0.995 \mathrm{sq} . \\ (25.27) \end{gathered}$ | $\begin{gathered} 0.165 \text { sq. } \\ (4.191) \\ \hline \end{gathered}$ | $\begin{gathered} 0.180 \mathrm{sq} . \\ (4.572) \\ \hline \end{gathered}$ | $\begin{gathered} 0.945 \text { sq. } \\ (24.00) \\ \hline \end{gathered}$ | $\begin{gathered} 0.955 \mathrm{sq} . \\ (24.26) \end{gathered}$ | $\begin{gathered} 0.910 \text { sq. } \\ (23.11) \\ \hline \end{gathered}$ | $\begin{gathered} 0.930 \text { sq. } \\ (23.62) \\ \hline \end{gathered}$ |
| 84 | $\begin{aligned} & 1.185 \mathrm{sq} . \\ & (30.10) \end{aligned}$ | $\begin{gathered} 1.195 \mathrm{sq} . \\ (30.36) \end{gathered}$ | $\begin{gathered} 0.165 \mathrm{sq} . \\ (4.191) \\ \hline \end{gathered}$ | $\begin{gathered} 0.180 \mathrm{sq} . \\ (4.572) \\ \hline \end{gathered}$ | $\begin{aligned} & 1.150 \mathrm{sq} . \\ & (29.21) \end{aligned}$ | $\begin{gathered} 1.158 \mathrm{sq} . \\ (29.41) \\ \hline \end{gathered}$ | $\begin{gathered} 1.110 \text { sq. } \\ (28.20) \\ \hline \end{gathered}$ | $\begin{gathered} 1.130 \mathrm{sq} . \\ (28.70) \end{gathered}$ |
| 124 | $\begin{gathered} 1.685 \mathrm{sq} . \\ (49.13) \end{gathered}$ | $\begin{gathered} 1.695 \text { sq. } \\ (49.39) \end{gathered}$ | $\begin{gathered} 0.180 \text { sq. } \\ (4.572) \\ \hline \end{gathered}$ | $\begin{gathered} 0.200 \text { sq. } \\ (5.080) \end{gathered}$ | $\begin{gathered} 1.650 \text { sq. } \\ (41.91) \\ \hline \end{gathered}$ | $\begin{gathered} 1.658 \mathrm{sq} \\ (42.11) \end{gathered}$ | $\begin{gathered} 1.610 \mathrm{sq} . \\ (40.90) \\ \hline \end{gathered}$ | $\begin{gathered} 1.630 \mathrm{sq} . \\ (41.40) \end{gathered}$ |

## Package Design Criteria

Experience has taught us there are certain criteria to the PLCC design which must be followed to provide the user with the proper mechanical and thermal performance. These requirements should be carefully reviewed by the user when selecting suppliers for devices in PLCC. Some of these are covered by the JEDEC registration and some are not. These important requirements are listed in Table IV.

## Reliability

National Semiconductor utilizes an assembly process for the PLCC which is similar to our P-DIP assembly process. We also utilize identical materials. This is a very important point when considering reliability. Many years of research
and development have gone into steadily improving our P-DIP quality and maintaining a leadership position in plastic package reliability. All of this technology can be directly applied to the PLCC. Table $V$ shows the results of applying this technology to the PLCC. As we make further advances in plastic package reliability, these will also be applied to the PLCC.

## Sockets

There are several manufacturers currently offering sockets for the plastic chip carrier. Following is a listing of those manufacturers. The listing is divided into test/burn-in and production categories. There may be some individual sockets that will cover both requirements.

TABLE IV. Package Design Criteria

| Criteria | Required to Comply wlth <br> JEDEC Registration |
| :--- | :---: |
| Minimum Inside Bend Radius of Lead at Shoulder Equal or Greater than Lead <br> Thickness-to Prevent Lead Cracking/Fatigue | Not Required |
| Minimum One Mil Clearance Between Lead and Plastic Body at all Points-to <br> Provide Lead Compliancy and Prevent Shoulder Joint Cracking/Fatigue | Not Required |
| Copper Leads for Low Thermal Resistance | Not Required |
| Minimum 10 Mil Lead Thickness for Low Thermal Resistance and Good <br> Handling Properties | Not Required |
| Minimum 26 Mil Lead Shoulder Width to Prevent Interlocking of Devices <br> During Handling | Yes |
| Maximum 4 Mils coplanarity Across Seating Plane of all Leads | Yes |

TABLE V. Rellability Test Data (Expressed as Fallures per Units Tested)

| Device/Package | OPL | TMCL | TMSK | BHTL | ACLV |
| :--- | :---: | :---: | :---: | :---: | :---: |
| LM324/20 Lead | $0 / 96$ | $0 / 199$ | $0 / 50$ | $0 / 97$ | $0 / 300$ |
| LF353/20 Lead | $0 / 50$ | $0 / 50$ | - | $0 / 45$ | $0 / 100$ |
| DS75451/20 Lead | $0 / 47$ | - | $0 / 50$ | $0 / 93$ | $0 / 179$ |
| DM875191/28 Lead | $0 / 154$ | $0 / 154$ | $0 / 154$ | $0 / 154$ | $0 / 154$ |
| DM875181/28 Lead | $0 / 77$ | $0 / 77$ | $0 / 77$ | $0 / 77$ | $0 / 77$ |

$O P L=$ Dynamic high temperature operating life at $125^{\circ} \mathrm{C}$ or $150^{\circ} \mathrm{C}, 1,000$ hours.
TMCL $=$ Temperature cycle, Air-to-Air, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 2,000$ cycles.
TMSK $=$ Thermal shock, Liquid-to-Liquid, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 100$ cycles.
BHTL = Biased humidity temperature life, $85^{\circ} \mathrm{C}, 85 \%$ humidity, 1,000 hours.
ACLV $=$ Autoclave, $15 \mathrm{psi}, 121^{\circ} \mathrm{C}, 100 \%$ humidity, 1,000 hours.

## Production Sockets

AMP
Harrisburg, PA
(715) 564-0100

Augat
Attleboro, MA
(617) 222-2202

Burndy
Norwalk, CT
(203) 838-4444

Methode
Rolling Meadows, IL
(312) 392-3500

Textool
Irving, TX
(214) 259-2676

Thomas \& Betts
Raritan, NJ
(201) 469-4000

## Test/Burn-In Sockets

Plastronics
Irving, TX
(214) 258-1906

Textool
Irving, TX
(214) 259-2676

## Yamaichi

c/o Nepenthe Dist. (415) 856-9332

## ADDITIONAL INFORMATION AND SERVICES

National Semiconductor offers additional Databooks which cover surface mount technology in much greater detail. We also have a surface mount laboratory to provide demonstrations and customer support, as well as technology development. Feel free to contact us about these additional resources.

The latest generation in VLSI packaging, TapePak is the package of the future-low-cost, reliable, high-leadcount packaging that's easy to handle, easy to test, and easy to mount. It's also compatible with existing surface-mount technology.
TapePak uses tape-automated bonding technology and a unique, patented outer ring to protect the leads and, at the same time, provide an effective test interface.
This outer ring is molded at the same time as the body of the package and creates test points outside the package leads. The test ring is discarded along with the tape as the package is excised by the automatic pick-and-place machine at the point of assembly.
During testing, the leads themselves never come in contact with the test socket, so lead damage and coplanarity problems are eliminated. The test ring also allows burn-in to be performed on each device.
Not only does this ring protect the leads during handling, testing and assembly, but it also allows leads to be placed on centers of 0.012 inch -0.020 inch ( $0.3 \mathrm{~mm}-0.5 \mathrm{~mm}$ ), while the test points are placed on standard centers of 0.020 inch ( 0.5 mm ), 0.025 inch ( 0.65 mm ) or 0.050 inch $(1.27 \mathrm{~mm})$. That way, the test points are compatible with existing automatic test equipment.
TapePak packages are significantly smaller than conventional and alternative surface-mount packages. TapePak lead counts range from 40 to greater than 360 , yet the largest package measures only 1.1 inches ( 28 mm ) square.

| Comparison of TapePak and Conventional Packages |  |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 40L } \\ & \text { DIP } \\ & \hline \end{aligned}$ | $\begin{gathered} 44 \mathrm{~L} \\ \text { PLCC } \end{gathered}$ | 40L <br> TapePak |
| Lead thickness (mils) | 10.0 | 10.0 | 2.8 |
| Lead pitch (mils) | 100 | 50 | 20 |
| Package length (mils) | 2050 | 650 | 350 |
| Package width (mils) | 600 | 650 | 350 |
| Package | 175 | 180 | 71 |
| Volume ratio | 24.4 | 9.1 |  |
|  | $\begin{aligned} & \text { 40L } \\ & \text { DIP } \end{aligned}$ | $\begin{gathered} 44 \mathrm{~L} \\ \text { PLCC } \end{gathered}$ | 40L TapePak |
|  |  |  |  |
|  | Long Short | Long Short | Long Short |
| Lead length (in) | $1.0 \quad 0.3$ | $0.35 \quad 0.25$ | 0.10 .1 |
| Resistance (mOhm) | $7 \quad 4$ | 43 | $2.4 \quad 2.4$ |
| Inductance ( nH ) | 226.0 | 6.55 | 1.21 .2 |
| Capacitance (pF) (lead to lead) | 0.50 .2 | 0.30 .2 | 0.20 .1 |

*Measured from seating plane to the top of the package.

A TapePak device can be less than $1 / 10$ the size of a traditional DIP and $1 / 3$ the size of other surface-mount packages such as a PLCC.
TapePak technology was designed to take full advantage of automatic assembly systems with their high speed and precision. It can be used with existing precision surface-mount assembly equipment with minimal modification. The only requirement is an accessory for removing the test ring and forming the leads at the point of assembly.
TapePak also provides a significant improvement in the electrical characteristics of each package. Lead capacitance and inductance, for example, can be reduced up to ten times that of other packages. Signal propagation time is also reduced, and thermal characteristics are improved. Because of the tremendous space savings, TapePak technology offers much greater power density per unit area as compared to DIP or alternative surface-mount packages.
Performance and reliability are improved because there are one-third fewer connections between the die and the PC board. Low-stress molding compounds also improve package reliability. TapePak devices pass stringent environmental tests, including autoclaving at $121^{\circ} \mathrm{C}$ at 15 psi and thermal shock from $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ for 1000 cycles.
No other package takes similar advantage of materials technology to provide the combination of low cost, high density, testability, damage resistance, and reliability.
TapePak has been accepted as an industry standard by the Joint Electronic Device and Engineering Council (JEDEC) and registration is in progress with the Electronic Industries Association of Japan (EIAJ). TapePak technology has also been licensed to other manufacturers for their own proprietary devices.


TL/XX/0077-1
With TapePak, there are one-third fewer connections between die and board than with traditional wire bonding.

National Semiconductor

## 20 Lead Hermetic Dual-In-Line Package (D) NS Package Number D20A



D20A (REV D)

## 24 Lead Hermetic Dual-In-Line Package (D) NS Package Number D24C



## 28 Lead Hermetic Dual-In-Line Package (D) NS Package Number D28C



## 40 Lead Hermetic Dual-In-Line Package (D) NS Package Number D40C



DHOC(REV H)

## 68 Pin Chip Carrier, Type B (E)

 NS Package Number E68B


BOTTOM VIEW

## 68 Lead Chip Carrier (E) NS Package Number EL68A



## 20 Lead ( $0.300^{\prime \prime}$ Wide) Molded Small Outline Package (M) NS Package Number M20B

## 20 Lead Molded Dual-In-Line Package (N) NS Package Number N20A



## 24 Lead Molded Dual-In-Line Package (N) NS Package Number N24A



## 28 Lead Molded Dual-In-Line Package (N) NS Package Number N28B



## 40 Lead Molded Dual-In-Line Package (N) NS Package Number N40A



## 48 Lead Molded Dual-In-Line Package (N) NS Package Number N48A



## 40 Lead TapePak ${ }^{\circledR}$ Package (TP) NS Package Number TP40A

PACKAGE CONFIGURATION AS SHIPPED


RECOMMENDED FORMED AND EXCISED
PACKAGE OUTLINE



BOTIOM YIEW $\quad \frac{0.514}{(13.06)}$

RECOMMENDED FOOTPRINT


TP40A (REV A)

## 68 Lead Pin Grid Array (U)

## NS Package Number U68C



## 28 Lead Plastic Chip Carrier (V)

 NS Package Number V28A


## 68 Lead Plastic Chip Carrier (V) NS Package Number V68A



VBBA (REV G)


Bookshelf of Technical Support Information<br>National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.<br>This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.<br>Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.<br>We are interested in your comments on our technical literature and your suggestions for improvement.<br>Please send them to:<br>Technical Communications Dept. M/S 16300<br>2900 Semiconductor Drive<br>P.O. Box 58090<br>Santa Clara, CA 95052-8090

ALS/AS LOGIC DATABOOK—1987<br>Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

# ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS-1987 <br> SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging 

## CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

## DATA ACQUISITION LINEAR DEVICES-1989

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount
DATA COMMUNICATION/LAN/UART DATABOOK—Rev. 1-1988LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTsModems • Transmission Line Drivers/Receivers
DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989
Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN TransistorsBipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron SeriesConsumer Series • Power Components • Transistor Datasheets • Process Characteristics
DRAM MANAGEMENT HANDBOOK-1988

## F100K DATABOOK-1989

Family Overview - F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

## FAST® APPLICATIONS HANDBOOK—REPRINT

Reprint of 1987 Fairchild FAST Appllcations Handbook
Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders
Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design
FAST Characteristics and Testing • Packaging Characteristics • Index

# GENERAL PURPOSE LINEAR DEVICES DATABOOK-1989 <br> Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount 

## GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

## INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

## LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LS/S/TTL DATABOOK—1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

## MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

## MEMORY DATABOOK—1988

PROMs, EPROMs, EEPROMs • Flash EPROMs and EEPROMs • TTL I/O SRAMs
ECL I/O SRAMs • ECL I/O Memory Modules

## MICROCONTROLLER DATABOOK—1989 <br> COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications <br> MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

## PROGRAMMABLE LOGIC DATABOOK \& DESIGN MANUAL-1989

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK-1989<br>Real Time Clocks and Timer Clock Peripherals • Application Notes

## RELIABILITY HANDBOOK-1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

## SERIES 32000 MICROPROCESSORS DATABOOK—1988

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals • Board Level Products Development Systems and Tools • Software Support • Application Notes • NSC800 Family

## SPECIAL PURPOSE LINEAR DEVICES DATABOOK—1989

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits • Special Function Circuits Surface Mount

## TELECOMMUNICATIONS-1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA
Huntsville
Arrow Electronics
(205) 837-6955

Bell Industries
(205) 837-1074

Hamilton/Avnet
(205) 837-7210

Pioneer Technology
(205) 837-9300

ARIZONA
Chandler
Hamilton/Avnet (602) 231-5100

Phoenix
Arrow Electronics
(602) 437-0750

Tempe
Anthem Electronics
(602) 966-6600

Bell Industries
(602) 966-7800

CALIFORNIA
Agora Hills
Zeus Components
(818) 889-3838

Anaheim
Time Electronics
(714) 934-0911

Chatsworth
Anthem Electronics
(818) 700-1000

Arrow Electronics
(818) 701-7500

Hamilton Electro Sales
(818) 700-6500

Time Electronics
(818) 998-7200

Costa Mesa
Avnet Electronics
(714) 754-6050

Hamilton Electro Sales
(714) 641-4159

Garden Grove
Bell Industries
(714) 895-7801

Gardena
Bell Industries
(213) 515-1800

Hamilton/Avnet
(213) 217-6751

Irvine
Anthem Electronics
(714) 768-4444

Ontario
Hamilton/Avnet (714) 989-4602

Rocklin
Anthem Electronics
(916) 624-9744

Bell Industries
(916) 652-0414

Sacramento
Hamilton/Avnet (916) 925-2216

San Diego
Anthem Electronics
(619) 453-9005

Arrow Electronics
(619) 565-4800 Hamilton/Avnet
619) 571-7510

Timo Electronics
(619) 586-1331

San Jose
Anthem Electronics
(408) 453-1200

Pioneer Technology
(408) 954-9100

Zous Components
(408) 998-5121

Sunnyvale
Arrow Electronics
(408) 745-6600

Bell Industries
(408) 734-8570

Hamilton/Avnet (408) 743-3355 Time Electronics (408) 734-9888

Thousand Oaks Bell Industries (805) 499-6821

Torrance Time Electronics (213) 320-0880

Tustin Arrow Electronics (714) 838-5422

Yorba Linda Zeus Components (714) 921-9000

COLORADO
Englewood Anthem Electronics (303) 790-4500 Arrow Electronics (303) 790-4444 Hamilton/Avnet (303) 799-7800

Wheatridge Bell Industries (303) 424-1985

CONNECTICUT
Cheshire Time Electronics (203) 271-3200

Danbury Hamilton/Avnet (203) 797-2800

Meriden Anthem Electronics (203) 237-2282

Norwalk Pioneer Standard (203) 853-1515

Wallingford Arrow Electronics (203) 265-7741

FLORIDA
Altamonte Springs Bell Industries (407) 339-0078 Pioneer Technology (407) 834-9090

Clearwater Pioneer Technology (813) 536-0445

Deerfield Beach Arrow Electronics (305) 429-8200 Bell Industries (305) 421-1997 Pioneer Technology (305) 428-8877

Fort Lauderdale Hamilton/Avnet (305) 971-2900

Lake Mary Arrow Electronics (407) 333-9300

Largo
Bell Industries (813) 541-4434

Oviedo
Zeus Components (407) 365-3000

St. Petersburg Hamilton/Avnet (813) 576-3930

Winter Park Hamilton/Avnet (407) 628-3888

GEORGIA
Norcross
Arrow Electronics
(404) 449-8252

Bell Industries
(404) 662-0923

Hamilton/Avnet
(404) 447-7500

Pioneer Technology
(404) 448-1711

ILLINOIS
Addison
Pioneer Electronics (312) 437-9680

Bensenville Hamilton/Avnet (312) 860-7780

Elk Grove Village Anthem Electronics (312) 640-6066 Bell Industries (312) 640-1910

Itasca
Arrow Electronics
(312) 250-0500

Urbana
Bell Industries
(217) 328-1077

Wood Dale
Time Electronics (312) 350-0610

INDIANA
Carmel
Hamilton/Avnet
(317) 844-9333

Fort Wayne
Bell Industries
(219) 423-3422

Indianapolis
Advent Electronics Inc.
(317) 872-4910

Arrow Electronics
(317) 243-9353

Bell Industries
(317) 634-8200

Pioneer Standard
(317) 849-7300

IOWA
Cedar Rapids
Advent Electronics
(319) 363-0221

Arrow Electronics
(319) 395-7230

Bell Industries
(319) 395-0730

Hamilton/Avnet
(319) 362-4757

KANSAS
Lenexa
Arrow Electronics
(913) 541-9542

Hamilton/Avnet
(913) 888-8900

Pioneer Standard
(913) 492-0500

MARYLAND
Columbia
Anthem Electronics
(301) 995-6640

Arrow Electronics
(301) 995-0003

Hamilton/Avnet
(301) 995-3500

Time Electronics
(301) 964-3090

Zeus Components
(301) 997-1118

Gaithersburg
Pioneer Technology (301) 921-0660

MASSACHUSETTS
Andover
Bell Industries
(508) 474-8880

Lexington
Pioneer Standard (617) 861-9200 Zeus Components (617) 863-8800

Norwood Gerber Electronics (617) 769-6000

Peabody
Hamilton/Avnet
(508) 531.7430

Time Electronics (508) 532-6200

Wilmington
Anthem Electronics
(508) 657-5170 Arrow Electronics (508) 658-0900

MICHIGAN
Ann Arbor
Arrow Electronics
(313) 971-8220

Betl Industries
(313) 971-9093

Grand Rapids Arrow Electronics (616) 243-0912 Hamilton/Avnet (616) 243-8805 Pioneer Standard (616) 698-1800

Livonia Pioneer Standard (313) 525-1800

Novi
Hamilton/Avnet (313) 347-4720

Wyoming
R. M. Electronics, Inc. (616) 531-9300
minnesota
Eden Prairie Anthem Electronics (612) 944-5454 Pioneer Standard (612) 944-3355

Edina
Arrow Electronics (612) 830-1800

Minnetonka Hamilton/Avnet (612) 932-0600

MISSOURI
Chesterfield Hamilton/Avnet (314) 537-1600

St. Louis
Arrow Electronics (314) 567-6888 Time Electronics (314) 391-6444

NEW HAMPSHIRE Hudson Bell Industries (603) 882-1133

Manchester
Arrow Electronics (603) 668-6968 Hamilton/Avnet (603) 624-9400

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

NEW JERSEY
Cherry Hill
Hamilton/Avnet (609) 424-0100

Fairfield
Anthem Electronics
(201) 227-7960

Hamilton/Avnet (201) 575-3390

Marlton
Arrow Electronics (609) 596-8000

Parsippany Arrow Electronics (201) 538-0900

Pine Brook
Nu Horizons Electronics (201) 882-8300 Pioneer Standard (201) 575-3510 Time Electronics (201) 882-4611

NEW MEXICO
Albuquerque
Alliance Electronics Inc.
(505) 292-3360

Arrow Electronics
(505) 243-4566

Bell Industries
(505) 292-2700

Hamilton/Avnet
(505) 765-1500

NEW YORK
Amityville
Nu Horizons Electronics (516) 226-6000

Binghamton
Pioneer
(607) 722-9300

Buffalo
Summit Electronics (716) 887-2800

Fairport
Pioneer Standard (716) 381-7070 Time Electronics (716) 383-8853

Hauppauge Anthem Electronics (516) 273-1660 Arrow Electronics (516) 231-1000 Hamilton/Avnet (516) 434.7413 Time Electronics (516) 273-0100

Port Chester Zeus Components (914) 937-7400

Rochester Arrow Electronics (716) 427-0300 Hamilton/Avnet (716) 475-9130 Summit Electronics (716) 334-8110

Ronkonkoma Zeus Components (516) 737-4500

Syracuse Hamilton/Avnet (315) 437-2641 Time Electronics (315) $432-0355$

Westbury
Hamilton/Avnet Export Div. (516) 997-6868

Woodbury
Pioneer Electronics (516) 921-8700

NORTH CAROLINA
Charlotte
Pioneer Technology
(704) 527-8188

Time Electronics
(704) 522-7600

Durham
Pioneer Technology (919) 544-5400

Raleigh
Arrow Electronics (919) 876-3132 Hamilton/Avnet (919) 878-0810

Winston-Salem Arrow Electronics (919) 725-8711

OHIO
Centerville
Arrow Electronics (513) 435-5563 Bell Industries (513) 435-8660 Bell Industries-Military (513) 434-8231

Cleveland
Pioneer
(216) 587-3600

Dayton
Hamilton/Avnet (513) 439-6700 Pioneer Standard (513) 236-9900 Zeus Components (914) 937-7400

Solon
Arrow Electronics (216) 248-3990 Hamilton/Avnet
(216) 831-3500

Westerville Hamilton/Avnet (614) 882-7004

OKLAHOMA
Tulsa Arrow Electronics (918) 252-7537 Hamilton/Avnet (918) 252-7297 Radio Inc. (918) 587-9123

OREGON
Beaverton
Almac-Stroum Electronics (503) 629-8090 Anthem Electronics (503) 643-1114 Arrow Electronics (503) 645-6456 Hamilton/Avnet (503) 627-0201

Lake Oswego Bell Industries (503) 635-6500

PENNSYLVANIA
Horsham
Anthem Electronics (215) 443-5150 Pioneer Technology (215) 674-4000

King of Prussia Time Electronics (215) 337-0900

Monroeville Arrow Electronics (412) 856-7000

Pittsburgh
Hamilton/Avnet
(412) 281-4150

Pioneer
(412) 782-2300

TEXAS
Austin
Arrow Electronics
(512) 835-4180

Hamilton/Avnet
512) 837-8911

Pioneer Standard
(512) 835-4000

Time Electronics
(512) 399-3051

Carrollton
Arrow Electronics
(214) 380-6464

Time Electronics
(214) 241-7441

Dallas
Hamilton/Avnet
(214) 404-9906

Pioneer Standard (214) 386-7300

Houston
Arrow Electronics
(713) 530-4700

Pioneer Standard
(713) 988-5555

Richardson
Anthem Electronics
(214) 238-7100

Zeus Components
(214) 783-7010

Stafford
Hamilton/Avnet
(713) 240-7733

UTAH
Midvale
Bell Industries
(801) 255-9611

Salt Lake City
Anthem Electronics
(801) 973-8555

Arrow Electronics
(801) 973-6913

Hamilton/Avnet
(801) 972-4300

West Valliey
Time Electronics
(801) 973-8181

WASHINGTON
Bellevue
Almac-Stroum Electronics
(206) 643-9992

Bothell
Anthem Electronics (206) 483-1700

Kent
Arrow Electronics
(206) 575-4420

Redmond
Hamilton/Avnet
(206) 881-6697

WISCONSIN
Brookfield Arrow Electronics (414) 792-0150

Mequon
Taylor Electric (414) 241-4321

Waukesha Bell Industries (414) 547-8879 Hamilton/Avnet (414) 784-4516

CANADA
WESTERN PROVINCES
Burnaby
Hamilton/Avnet (604) 437-6667 Semad Electronics (604) 420-9889

Calgary
Hamilton/Avnet
(403) 250-9380

Somad Electronics
(403) 252-5664

Zentronics (403) 272-1021

Edmonton Zentronics (403) 468-9306

Richmond Zentronics (604) 273-5575

Saskatoon Zentronics (306) 955-2207

Winnipog Zentronics (204) 694-1957

EASTERN PROVINCES
Brampton Zentronics (416) 451-9600

Mississauga Hamilton/Avnet (416) 677.7432

Nepean Hamilton/Avnet (613) 226-1700 Zentronics (613) 226-8840

Ottawa Semad Electronics (613) 727-8325

Pointe Claire Semad Electronics (514) 694-0860

St. Laurent Hamilton/Avnet (514) 335-1000 Zentronics (514) 737-9700

Willowdale ElectroSonic Inc. (416) 494-1666

## SALES OFFICES

ALABAMA
Huntsville
(205) 721-9367
ARIZONA
Tempe
(602) 966-4563
CALIFORNIA
Inglewood
(213) 645-4226
Roseville
(916) $786-5577$
San Diego
(619) 587-0666
Santa Clara
(408) $562-5900$
Tustin
(714) 259-8880
Woodland Hills
(818) 888-2602
COLORADO
Boulder
(303) 440-3400
Colorado Springs
(303) $578-3319$
Englewood
(303) $790-8090$
CONNECTICUT
Hamden
(203) 288-1560
FLORIDA
Boca Raton
(407) 997-8133
Orlando
(305) 629-1720
St. Petersburg
(813) 577-1380
GEORGIA
Norcross
(404) 441-2740
ILLINOIS
Schaumburg
(312) 397-8777
INDIANA
Carmel
(317) 843-7160
Fort Wayne
(219) 484-0722
IOWA
Cedar Rapids
(319) 395-0090
KANSAS
Overland Park
(913) 451-4402
MARYLAND
Hanover
(301) 796-8900
MASSACHUSETTS
Burlington
(617) 273-3170

| MICHIGAN | ONTARIO |
| :---: | :---: |
| Grand Rapids (616) 940-0588 | Mississauga (416) 678-2920 |
| W. Bloomfield (313) 855-0166 | Nopean (613) 596-0411 |
| MINNESOTA Bloomington (612) 854-8200 | OREGON <br> Portland (503) 639-5442 |
| NEW JERSEY Paramus (201) 599-0955 | PENNSYLVANIA Horsham (215) 672-6767 |
| NEW MEXICO <br> Albuquerque (505) 884-5601 | PUERTO RICO Rio Piedras (809) 758-9211 |
| NEW YORK Fairport (716) 223-7700 | QuEbec <br> Lachine <br> (514) 636-8525 |
| Liverpool <br> (315) 451-9091 | TEXAS <br> Austin |
| Melville <br> (516) 351-1000 | (512) 346-3990 <br> Houston |
| Wappinger Falls <br> (914) 298-0680 | (713) 771-3547 Richardson |
| NORTH CAROLINA | (214) 234-3811 |
| Cary <br> (919) 481-4311 | UTAH <br> Salt Lako City |
| OH1O | (801) 322-4747 |
| $\begin{aligned} & \text { Dayton } \\ & \text { (513) 435-6886 } \end{aligned}$ | WASHINGTON <br> Bellevue |
| Dublin <br> (614) 766-3679 | (206) 453-9944 |
| Independence <br> (216) 524-5577 | Brookfield <br> (414) 782-1818 |



















Whivfoum

res．finc： $1:$



yonentarobis
－－
4．
ซ․（1\％
1 TOM，

Es．






：
rim ith kustan
ride－hare





 －Tration：



 $240 \%$
2roblatelo towle

mate ：
9：）（0）




atindentorgsin．
青胙的的首：
en


bevangeterpor

18



－（0）50．尔 1
arrer situta．
（604\％

（2）

Emsthe
Brmiavab：

－जation

teltor，1006s．



3 B ：






 sidodithto




Staturk orabllm




rotiontist

Vt＝whatarabs



 mob

Thender sumpata．


（1）：

whentarnatcondary
iformediphem




11： $0 \cdot 4$ x






Whrome toftieller


At 0 －
48：

Fotidgedet
sumetorenge
ta）Chitrent：


4\％

$\therefore$－Ewate cky Pely







che
adestoma

ewnet






## National Semiconductor

## National Semiconductor Corporation

2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052f8090
Tel: (408) 721-5000
TWX: (910) 339-9240

SALES OFFICES
(Continued)

BELL INDUSTRIES Electronic Distribution Group

## 1161 N. Fairoaks Avenue

Sunnyvale, California 94089
(408) 734-8570

FAX NO. (408) 734-8875

## INTERNATIONAL OFFICES

## Electronica NSC de Mexico SA

Juventino Rosas N6. 118-2
Col Guadalupe infí
Mexico, 01020 D.F. Mexico
Tel: 52-5-524-9/02
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima, 1383
6.0 Andor-Gönj. 62

01451 Sad Paulo, SP, Brasil
Tel: (55/111) 212-5066
Fax: (55//1) 211-1181 NSBR BR
National Semiconductor GmbH
Industrjestrasse 10
D-808ø Furstenfeldbruck
West Germany
Tel: (0-81-41) 103-0
Telex: 527-649
National Semiconductor (UK) Ltd.
The Maple, Kembrey Park
\$windon, Wiltshire SN2 6UT
United Kingdom
Tel: (07-93) 61-41-41
Telex: 444-674
Fax: (07-93) 69-75-22
National Semiconductor Benelux
Vorstlaan 100
B-1170 Brussels
Belgium
Tel: (02)-6-61-06-80
Telex: 61007
National Semiconductor (UK) Ltd.
Ringager 4A, 3
DK-2605 Brondby
Denmark
Tel: (02) 43-32-11
Telex: 15-179
Fax: (02) 43-31-11

National Semiconductor S.A. Centre d'Affaires-La Boursidiere Bâtiment Champagne, B.P. 90 Route Nationale 186
F-92357 Le Plessis Robinson
France
Tel: (1) 40-94-88-88
Telex: 631065
Fax: (1) 40-94-88-11
National Semiconductor (UK) Ltd.
Unit 2A
Clonskeagh Square
Clonskeagh Road
Dublin 14
Tel: (01) 69-55-89
Telex: 91047
Fax: (01) 69-55-89
National Semiconductor S.p.A.
Strada 7, Palazzo R/3
20089 Rozzano
Milanofiori
Italy
Tel: (02) 8242046/7/8/9
National Semiconductor S.p.A.
Via del Cararaggio, 107
00147 Rome
Italy
Tel: (06) 5-13-48-80
Fax: (06) 5-13-79-47
National Semiconductor (UK) Ltd.
P.O. Box 29

N - 1321 Stabekk
Norway
Tel: (2) 12-53-70
Fax: (2) 12-53-75
National Semiconductor AB
Box 2016
Stensatravagen 13
S-12702 Skarholmen
Sweden
Tel: (08) 970190
Telex: 10731

National Semiconductor
Calle Agustin de Foxa, 27 28036 Madrid
Spain
Tel: (01) 733-2958
Telex: 46133
National Semiconductor

## Switzerland

Alte Winterthurerstrasse 53 Postfach 567
Ch-8304 Wallisellen-Zurich
Switzerland
Tel: (01) 830-2727
Telex: 828-444
National Semiconductor
Kauppakartanonkatu 7 A22
SF-00930 Helsinki
Finland
Tel: (90) 33-80-33
Telex: 126116
National Semiconductor
Postbus 90
1380 AB Weesp
The Netherlands
Tel: (0-29-40) 3-04-48
Telex: 10-956
Fax: (0-29-40) 3-04-30
National Semiconductor Japan Ltd.
Sanseido Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-ku
Tokyo 160 Japan
Tel: 3-299-7001
Fax: 3-299-7000

National Semiconductor Hong Kong Ltd.
Suite 513, 5th Floor,
Chinachem Golden Plaza
77 Mody Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: 3-7231290
Telex: 52996 NSSEA HX
Fax: 3-3112536

## National Semiconductor

(Australia) PTY, Ltd.
1st Floor, 441 St. Kilda Rd.
Melbourne, 3004
Victory, Australia
Tel: (03) 267-5000
Fax: 61-3-2677458
National Semiconductor (PTE),
Ltd.
200 Cantonment Road 13-01
Southpoint
Singapore 0208
Tel: 2252226
Telex: RS 33877

## National Semiconductor (Far East)

Ltd.
Taiwan Branch
P.O. Box 68-332 Taipei

7th Floor, Nan Shan Life Bldg.
302 Min Chuan East Road,
Taipel, Taiwan R.O.C.
Tel: (86) 02-501-7227
Telex: 22837 NSTW
Cable: NSTW TAIPEI
National Semiconductor (Far East)
Ltd.
Korea Branch
13th Floor, Dai Han Life Insurance 63 Building.
60, Yoido-dong, Youngdeungpo-ku,
Seoul, Korea 150-763
Tel: (02) 784-8051/3, 785-0696/8
Telex: 24942 NSPKLO
Fax: (02) 784-8054


[^0]:    Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4 -bit $A$ register.
    Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.
    Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
    Note 4: A JSRP transters program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.
    Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the " d " data minus 1, e.g., to toad the lower four bits of B (Bd) with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal $8\left(1000_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).
    Note 6: Machine code for operand field y for LEl instruction should equal the binary value to be latched into EN, where a "1" or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

[^1]:    Dual-In-Line Package
    

    TL/DD/9766-4
    Top View
    Order Number COP888CL-XXX/N See NS Molded Package Number N40A

[^2]:    y is VIS page, $\mathrm{y} \neq 0$.

[^3]:    *The analog switch is closed only during the sample time.

[^4]:    REVERSE NIBBLES IN UPPER BINARY BYTE
    EXTRACT ORIGINAL UPPER
    NIBBLE OF HI BYTE
    IF NIBBLE GREATER THAN
    NINE, THEN ADD SIX TO CORRECT BCD NIBBLE
    NIBBLE TO LOWER BCD BYTE
    CLEAR UPPER BCD BYTES
    INITIALIZE CNTR TO COVER
    REMAINING HI NIBBLE (ORIGINALLY LO NIBBLE)
    IN UPPER BINARY BYTE
    PROGRAM LOOP TO
    LEFT SHIFT A BIT
    OUT OF UPPER BINARY
    BYTE INTO LOW ORDER
    BIT POSITION OF BCD
    FIELD, AS LOWER TWO
    BYTES OF BCD FIELD
    ARE LEFT SHIFTED WITH
    THE LOWER BYTE BEING
    DECIMAL CORRECTED
    MIDDLE BYTE OF BCD FIELD
    NEED NOT BE DECIMAL CORRECTED, SINCE
    MAX VALUE IS 2 (256)
    DECREMENT AND TEST IF
    CNTR EQUAL TO ZERO
    INITIALIZE CNTR TO COVER
    LOWER BINARY BYTE
    PROGRAM LOOP TO
    LEFT SHIFT A BIT
    OUT OF LOWER BINARY
    BYTE INTO LOW ORDER
    BIT POSITION OF BCD
    FIELD, AS BCD FIELD
    IS LEFT SHIFTED WITH
    THE LOWER TWO BYTES
    OF THE FIELD BEING
    DECIMAL CORRECTED
    ADD (NOT ADC) HEX 66
    TO SET UP "ADD" DCOR
    DECIMAL CORRECT MIDDLE
    BYTE OF BCD FIELD
    UPPER BYTE OF BCD FIELD
    NEED NOT BE DECIMAL
    CORRECTED, SINCE MAX
    VALUE IS 6 (65535)
    DECREMENT AND TEST IF
    CNTR EQUAL TO ZERO
    RETURN FROM SUBROUTINE

[^5]:    *ICR $=$ Input Capture Registers
    HDLC $=$ High-Level Data Link Control
    PEARL $=$ Port Expanded and Recreation Logic

[^6]:    VAX UNIX will be supported in the near future. Contact field sales for more information.

[^7]:    - HPC family-core features:
    - 16-bit architecture, both byte and word
    - 16 -bit data bus, ALU, and registers
    - 64k bytes of external direct memory addressing
    -FAST-200 ns for fastest instruction when using 20.0 MHz clock
    - High code efficiency-most instructions are single byte
    $-16 \times 16$ multiply and $32 \times 16$ divide
    - Eight vectored interrupt sources
    - Four 16-bit timer/counters with 4 synchronous outputs and WATCHDOG logic
    - MICROWIRE/PLUS serial I/O interface
    - CMOS-very low power with two power save modes: IDLE and HALT
    ■ A/D-8-channel 8-bit analog-to-digital converter with conversion time minimum $6.6 \mu \mathrm{~s}$ for single conversion
    - A/D-supports conversions in "quiet mode"

[^8]:    *Note: thAE may be as long as ( $3 \mathrm{t}_{\mathrm{C}}+4 \mathrm{ws}+72 \mathrm{t}_{\mathrm{C}}+90$ ) depending on which instruction is being executed, the addressing mode and number of wait states. thae maximum value is for the optimal case. $^{\text {Hen }}$
    $\dagger$ Note: Due to emulation restrictions-actual limits will be better.

[^9]:    Note: Receiver operation is guaranteed when TRSET and TRHOLD specs are met.

[^10]:    *The specific registers and/or register names may have changed. Please contact the factory for updated information.

[^11]:    Notes: (Unless otherwise specified)

[^12]:    -This bit becomes valid immediately after loading the SIOR register of the transmitting device.
    $\dagger$ Arrows indicate points at which Sl is sampled.

[^13]:    *In production (or planned) for linear products.

[^14]:    *The following diagram identifies these sections of the tape and Pin \#1 device orientation.

