

Data Acquisition Linear Devices Databook National Semiconductor

Data Acquisition Linear Devices

Databook

- Active Filters
- Analog Switches/Multiplexers
- Analog-to-Digital Converters
- Digital-to-Analog Converters
- Sample and Hold
- Temperature Sensors
- Voltage References
- Surface Mount

For information on additional linear devices, please see the General Purpose Linear Devices and Special Purpose Linear Devices Databooks

Data Acquisition Linear Devices Databook

1989 Edition

General Information

Alphanumeric Available Hybrid Products Additional Available Linear Devices Industry Cross Reference Guide by Part Number Package Cross Reference Guide

Active Filters

Analog Switches/Multiplexers

Analog-to-Digital Converters

Digital-to-Analog Converters

Sample and Hold

Temperature Sensors

Voltage References

Surface Mount

Appendices/Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™ Anadig™ ANS-R-TRAN™ **APPSTM ASPECT™** Auto-Chem Deflasher™ **ВСР™** BI-FET™ BI-FET II™ BI-LINE™ **BIPLANTM BLCTM** BLXTM Brite-Lite™ **BTLTM** CheckTrack™ СІМ™ **CIMBUS™ CLASIC™** Clock // Chek™ **COMBO™** COMBO ITM COMBO IITM COPS™ microcontrollers Datachecker® **DENSPAKTM** DIB™ Digitalker® **DISCERNTM DISTILLTM** DNR® **DPVMTM** ELSTAR™ Embedded System Processor™ E-Z-LINK™ FACT™

FAIRCAD™ FairtechTM FAST® 5-Star Service™ **GENIX™ GNX™** HAMR™ HandiScan™ HEX 3000™ HPCTM |3|_® **ICM**™ **INFOCHEX™** Integral ISE™ Intelisplay™ **ISETM** ISE/06™ ISE/08™ ISE/16™ ISE32™ **ISOPLANAR™** ISOPLANAR-Z™ KevScan™ LMCMOS™ M²CMOS™ Macrobus™ Macrocomponent[™] MAXI-ROM® Meatr Chek™ MenuMaster™ Microbus™ data bus MICRO-DAC™ µtalker™ Microtalker™ **MICROWIRE™** MICROWIRE/PLUSTM **MOLE™**

MSTIM Naked-8TM National® National Semiconductor® National Semiconductor Corp.® NAX 800™ Nitride Plus™ Nitride Plus Oxide™ NMI.TM **NOBUS™** NSC800™ **NSCISE™** NSX-16TM NS-XC-16™ NTERCOMIM **NURAM™ OXISS™** P²CMOS™ PC Master™ Perfect Watch™ Pharma⊮Chek™ PLANTM **PLANAR™** Plus-2TM Polvcraft™ POSilink™ POSitalker™ Power + Control™ POWERplanar[™] QUAD3000™ **QUIKLOOKTM RAT™** RTX16™ SABR™ Script/Chek™

SCXTM SERIES/800TM Series 900™ Series 3000™ Series 32000® Shelfr Chek™ SofChek™ **SPIRE™** STARTM StarlinkTM **STARPLEX™** Super-Block™ SuperChip™ SuperScript™ SYS32™ TapePak® TDSTM TeleGate™ The National Anthem® Timer Chek™ **TINA™** TLC™ Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ **TRI-STATE®** TURBOTRANSCEIVER™ **VIPTM** VR32™ WATCHDOG™ **XMOS™** ХР∪тм Z STAR™ 883B/RETS™ 883S/RETS™

Teflon® and Mylar® are registered trademarks of E. I. DuPont Corporation. Z80® is a registered trademark of Zilog Corporation.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



Linear Products Introduction

National Semiconductor Corporation first established itself as the Linear Leader in 1967 with the introduction of the FIRST MONOLITHIC VOLTAGE REGULATOR ... LM100. In the 20 years since, many of our products were firsts in performance and function. Today, this catalog spans the traditional areas of Op Amps, Voltage Regulators, Voltage References and Temperature Sensors, to Data Acquisition, Communication, Automotive, and Power Plus Control. National Semiconductor intends to remain a leader in the traditional product areas while forging ahead into VLSI solutions for analog problems and analog systems.

You can rely on National LINEAR to develop the most comprehensive product offering for use in the commercial, computer, automotive, telecommunication, industrial or military business segments. More than 1,000 basic LINEAR products (5400 options) allow design engineers to find the optimum Linear IC solution from National Semiconductor.

The Linear product line is presented in 3 Databooks. All sections are referenced and cross-indexed to provide quick and easy access. The technical information and basic product specifications are presented in data sheet format, including maximum ratings, electrical characteristics, performance curves and package information.

Additional application information is available as specific application notes or completely compiled in the LINEAR APPLI-CATIONS HANDBOOK. A product cross reference to the specific application note has been provided. This handbook and the 3-volume set of Linear Data Books represent a complete base of information to the National LINEAR product line.

National Semiconductor

Product Status Definitions

Definition of Terms

Data Sheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Proliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Table of Contents

Alphanumeric Index	x
Available Hybrid Products	xiv
Additional Available Linear Devices	xvi
Cross Reference by Part Number	XXV
Package Cross Reference	XXX
Section 1 Active Filters	
Active Filters Definition of Terms	1-3
Active Filters Selection Guide	1-4
AF100 Universal Active Filter	1-5
AF150 Universal Wideband Active Filter	1-23
AF151 Dual Universal Active Filter	1-42
LMF90 4th-Order LMCMOS™ Programmable Elliptic Notch Filter	1-51
LMF100 High Performance Dual Switched Capacitor Filter	1-71
LMF120 Mask Programmable Switched Capacitor Filter	1-93
MF4 4th Order Switched Capacitor Butterworth Lowpass Filter	1-106
MF5 Universal Monolithic Switched Capacitor Filter	1-119
MF6 6th Order Switched Capacitor Butterworth Lowpass Filter	1-134
MF8 4th Order Switched Capacitor Bandpass Filter	1-152
MF10 Universal Monolithic Dual Switched Capacitor Filter	1-174
Section 2 Analog Switches/Multiplexers	
Analog Switches/Multiplexers Definition of Terms	2-3
Analog Switches/Multiplexers Selection Guide	2-4
AH0014/AH0014C DPDT, AH0015/AH0015C Quad SPST, AH0019/AH0019C Dual	
DPST-TTL/DTL Compatible MOS Analog Switches	2-5
AH5009/AH5010/AH5011/AH5012 Monolithic Analog Current Switch	2-9
AH5020C Monolithic Analog Current Switch	2-20
CD4016BM/CD4016BC Quad Bilateral Switch	2-28
CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer	2-29
CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer	2-29
CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer	2-29
CD4066BM/CD4066BC Quad Bilateral Switch	2-30
CD4529BC Dual 4-Channel or 8-Channel Analog Data Selector	2-31
LF11331/LF13331/LF11332/LF13332/LF13332/LF13333/LF13333, LF11201/LF13201/	
LF11202/LF13202 Quad SPST JFET Analog Switches	2-32
	2-43
LF13509 4-Channel Analog Multiplexer	2-43
MM54HC4016/MM74HC4016 Quad Analog Switch	2-57
	2-58
MM54HC4052/MM74HC4052 Dual 4-Channel Analog Multiplexer	2-58
MM54IIC4066 (MM74IIC4066 Qued Apples Switch	2-00
MM54HC4060/MM74HC4066 Quad Analog Switch	2-09
	2-00
Section 3 Analog-to-Digital Converters	
Analog-to-Digital Converters Definition of Terms	3-3
	3-4
	3-7
ADU0801/ADU0802/ADU0803/ADU0804/ADU0805 8-Bit µP Compatible A/D	0.10
ADCOROR / ADCOROR 9 Bit D Competible A /D Convertere with 9 Channel Multiplever	3-10
ADC0811 8 Bit Sprint L/O A /D Converter with 11 Channel Multiplexer.	3-40
	0-08

Table of Contents (Continued)

ADC0816/ADC0817 8-Bit μ P Compatible A/D Converters with 16-Channel	
Multiplexer	3-70
ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer	3-81
ADC0820 8-Bit High Speed μP Compatible A/D Converter with Track/Hold Function	3-91
ADC0829 μ P Compatible 8-Bit A/D with 11-Channel MUX/Digital Input	3-107
ADC0831/ADC0832/ADC0834 and ADC0838 8-Bit Serial I/O A/D Converters with	
Multiplexer Options	3-115
ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer	3-140
ADC0841 8-Bit µP Compatible A/D Converter	3-158
ADC0844/ADC0848 8-Bit μ P Compatible A/D Converters with Multiplexer Options	3-170
ADC0852/ADC0854 Multiplexed Comparators with 8-Bit Reference Divider	3-187
ADC1001/ADC1021 10-Bit μ P Compatible A/D Converters	3-204
ADC1005/ADC1025 10-Bit μ P Compatible A/D Converters	3-211
ADC1205/ADC1225 12-Bit Plus Sign μ P Compatible A/D Converters	3-222
ADC1210/ADC1211 12-Bit CMOS A/D Converters	3-239
ADC3511 31/2-Digit Microprocessor Compatible A/D Converter	3-250
ADC3/11 3 ³ / ₄ -Digit Microprocessor Compatible A/D Converter	3-250
ADD3501 31/2-Digit DVM with Multiplexed 7-Segment Output	3-259
ADD3/01 3 ³ / ₄ -Digit DVM with Multiplexed 7-Segment Output	3-268
DM2502/DM2503/DM2504 Successive Approximation Registers	3-278
LM131A/LM131, LM231A/LM231, LM331A/LM331 Precision Voltage-to-Frequency	0.070
	3-279
MM540905/MM740905 12-Bit Successive Approximation Register	3-290
μΑ9708 6-Channel 8-Bit μP Compatible A/D Converter	3-291
Section 4 Digital-to-Analog Converters	
Digital-to-Analog Converters Definition of Terms	4-3
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide	4-3 4-4
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide	4-3 4-4 4-6
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters 	4-3 4-4 4-6 4-21
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters	4-3 4-4 4-6 4-21 4-30
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A	4-3 4-4 4-6 4-21 4-30
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters	4-3 4-4 4-6 4-21 4-30 4-38
Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Dacuble Duffered D/A Converters	4-3 4-4 4-6 4-21 4-30 4-38
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4 70
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit μP Compatible Davida Puffered D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit μP Compatible Double-Buffered D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-89
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-89 4-104 4 115
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0800/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters DAC1265/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266 A/DAC1266 Hi Speed 12-Bit D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-89 4-104 4-115 4-124
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-89 4-104 4-115 4-124
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-89 4-104 4-115 4-124
 Digital-to-Analog Converters Definition of Terms. Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette . DAC0800/DAC0801/DAC0802 8-Bit D/A Converters . DAC0808/DAC0807/DAC0806 8-Bit D/A Converters . DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters . DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters . DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters . DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters . DAC1220/DAC12209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters . DAC1218/DAC1219 12-Bit Multiplying D/A Converters with Reference . DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters . Section 5 Sample and Hold Sample and Hold Definition of Terms . 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3
 Digital-to-Analog Converters Definition of Terms. Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters Section 5 Sample and Hold Sample and Hold Selection Guide E 10/4 C004/LF0024 Mean Particle Converters 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3 5-4 5-4
 Digital-to-Analog Converters Definition of Terms. Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1218/DAC1219 12-Bit Multiplying D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters Section 5 Sample and Hold Sample and Hold Selection Guide LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3 5-4 5-5
 Digital-to-Analog Converters Definition of Terms. Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0800/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit μP Compatible Double-Buffered D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters Section 5 Sample and Hold Sample and Hold Definition of Terms. Sample and Hold Selection Guide LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits LF13006/LF13007 Digital Gain Set LH0022 (U H00420 Carearia and Hold Circuits 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3 5-4 5-5 5-15 5-02
 Digital-to-Analog Converters Detinition of Terms. Digital-to-Analog Converters Selection Guide. * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0803/DAC0831/DAC0832 8-Bit μP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1200/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit μP Compatible Double-Buffered D/A Converters DAC1208/DAC1219 12-Bit Multiplying D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters Section 5 Sample and Hold Sample and Hold Definition of Terms Sample and Hold Selection Guide LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits LF13006/LF13007 Digital Gain Set LH0052/LH0023C/LH0043/LH0043C Sample and Hold Circuits 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3 5-4 5-5 5-15 5-22 5-22 5-01
 Digital-to-Analog Converters Definition of Terms Digital-to-Analog Converters Selection Guide * DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette DAC0800/DAC0801/DAC0802 8-Bit D/A Converters DAC0808/DAC0807/DAC0806 8-Bit D/A Converters DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 µP Compatible, Double-Buffered D/A Converters DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters DAC1200/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible Double-Buffered D/A Converters DAC1208/DAC1219 12-Bit Multiplying D/A Converters DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters Section 5 Sample and Hold Sample and Hold Definition of Terms Sample and Hold Selection Guide LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits LF13006/LF13007 Digital Gain Set LH0023/LH0023C/LH0043/LH0043C Sample and Hold Circuits LF1496 Super East 12/Bit Track Hold Amplifier * HM469 Super East 12/Bit Track Hold Amplifier 	4-3 4-4 4-6 4-21 4-30 4-38 4-56 4-79 4-79 4-79 4-79 4-79 4-104 4-115 4-124 5-3 5-4 5-5 5-15 5-22 5-31 5-22 5-31

Table of Contents (Continued)

Section 6 Temperature Sensors	
Temperature Sensors Selection Guide	6-3
LM34/LM34A/LM34C/LM34CA/LM34D Precision Fahrenheit Temperature Sensors	6-4
LM35/LM35A/LM35C/LM35CA/LM35D Precision Centigrade Temperature Sensors	6-12
LM135/LM235/LM335/LM135A/LM235A/LM335A Precision Temperature Sensors	6-21
LM3911 Temperature Controller	6-30
Section 7 Voltage Reference	
Voltage Reference Selection Guide	7-3
LH0070 Series BCD Buffered Reference	7-7
LH0071 Series Precision Buffered Reference	7-7
* LH7070 Series Precision BCD Buffered Reference	7-11
* LH7071 Series Precision Binary Buffered Reference	7-11
LM113/LM313 Reference Diode	7-16
LM129/LM329 Precision Reference	7-19
LM134/LM234/LM334 3-Terminal Adjustable Current Sources	7-24
LM136-2.5/LM236-2.5/LM336-2.5V Reference Diodes	7-32
LM136-5.0/LM236-5.0/LM336-5.0V Reference Diodes	7-39
LM168/LM268/LM368 Precision Voltage References	7-46
LM169/LM369 Precision Voltage References	7-52
LM185-1.2/LM285-1.2/LM385-1.2 Micropower Voltage Reference Diodes	7-62
LM185-2.5/LM285-2.5/LM385-2.5 Micropower Voltage Reference Diodes	7-69
LM185/LM285/LM385 Adjustable Micropower Voltage References	7-75
LM199/LM299/LM399/LM3999 Precision References	7-82
LM368-2.5 Precision Voltage Reference	7-91
Section 8 Surface Mount	
Surface Mount	8-3
AN-450 Small Outline (SO) Package Surface Mounting Methods-Parameters and Their	
Effect on Product Reliability	8-13
Section 9 Appendices/Physical Dimensions	
Appendix A General Product Marking and Code Explanation	9-3
Appendix B Application Note Referenced by Part Number	9-4
Appendix C Summary of Commercial Reliability Programs	9-10
Appendix D Military Aerospace Programs from National Semiconductor	9-11
Appendix E Understanding Integrated Circuit Package Power Capabilities	9-18
Appendix F How to Get the Right Information from a Datasheet	9-23
Appendix G Obsolete Product Replacement Guide	9-27
Physical Dimensions	9-28
Bookshelf	
Distributors	

Alpha-Numeric Index

ADC0800 8-Bit A/D Converter 3-7
ADC0801 8-Bit uP Compatible A/D Converter 3-16
ADC0802 8-Bit uP Compatible A/D Converter 3-16
ADC0902 9 Bit uP compatible A/D Converter 2 16
ADC0903 9 Bit #Compatible A/D Converter 216
ADC0906 9 Bit uP compatible A/D Converter 2 16
ADC0009 9 Dit #Compatible A/D Converter with 9 Changed Multiplever
ADC0808 6-bit µP Compatible A/D Converter with 8-Channel Multiplexer
ADC0809 6-bit µP compatible A/D converter with 8-channel Multiplexer
ADC0811 8-Bit Serial I/O A/D Converter with 11-Channel Multiplexer
ADC0816 8-Bit μ P compatible A/D converter with 16-Channel Multiplexer
ADC0817 8-Bit µP Compatible A/D Converter with 16-Channel Multiplexer
ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer
ADC0820 8-Bit High Speed µP Compatible A/D Converter with Track/Hold Function
ADC0829 µP Compatible 8-Bit A/D with 11-Channel MUX/Digital Input
ADC0831 8-Bit Serial I/O A/D Converter with Multiplexer Options
ADC0832 8-Bit Serial I/O A/D Converter with Multiplexer Options
ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer
ADC0834 8-Bit Serial I/O A/D Converter with Multiplexer Options
ADC0838 8-Bit Serial I/O A/D Converter with Multiplexer Options
ADC0841 8-Bit μP Compatible A/D Converter
ADC0844 8-Bit μ P Compatible A/D Converter with Multiplexer Options
ADC0848 8-Bit μ P Compatible A/D Converter with Multiplexer Options
ADC0852 Multiplexed Comparator with 8-Bit Reference Divider
ADC0854 Multiplexed Comparator with 8-Bit Reference Divider
ADC1001 10-Bit µP Compatible A/D Converter
ADC1005 10-Bit µP Compatible A/D Converter
ADC1021 10-Bit µP Compatible A/D Converter
ADC1025 10-Bit µP Compatible A/D Converter
ADC1205 12-Bit Plus Sign µP Compatible A/D Converter
ADC1210 12-Bit CMOS A/D Converter
ADC1211 12-Bit CMOS A/D Converter
ADC1225 12-Bit Plus Sign µP Compatible A/D Converter
ADC3511 3 ¹ / ₂ -Digit Microprocessor Compatible A/D Converter
ADC3711 3%-Digit Microprocessor Compatible A/D Converter
ADD3501 31/- Digit DVM with Multiplexed 7-Segment Output 3-259
ADD3701 33/- Digit DVM with Multiplexed 7-Segment Output 3-268
AF100 Universal Active Filter 1-5
AF150 Universal Wideband Active Filter 1.23
AF151 Dual Universal Active Filter 1.42
AHOOLDUG DEST TT /DT Compatible MOS Analog Switch 25
A HOOTE Ough DEST Dugl DEST.TTI (DTI Compatible MOS Analog Switch 2.5
Allooid Quad of Station Station Compatible MOS Analog Switch
Alloolo Monolithia Analog Current Switch 20
Al 5009 Monolithic Analog Current Switch
Aliso to Monolithic Analog Current Switch
AHSOLI Monolinic Analog Current Switch
AIDUTZ INONUMINIC Analog Current Switch
ADDUCUG INICIDIA ANAIOG CURRENT SWITCH
OD40 Todivi Quad Bilateral Switch
CD4051Bivi Single & Channel Analog Multiplexer/ Demultiplexer
CD4052BW Dual 4-Channel Analog Multiplexer/Demultiplexer
CD4053BM Triple 2-Channel Analog Multiplexer/Demultiplexer

Alpha-Numeric Index (Continued)

CD4066BM Quad Bilateral Switch	30
CD4529BC Dual 4-Channel or 8-Channel Analog Data Selector	31
DAC0630 Triple 6-Bit Video DAC with Color Pallette 4-	-6
DAC0631 Triple 6-Bit Video DAC with Color Pallette	-6
DAC0800 8-Bit D/A Converter	21
DAC0801 8-Bit D/A Converter	21
DAC0802 8-Bit D/A Converter	21
DAC0806 8-Bit D/A Converter	30
DAC0807 8-Bit D/A Converter	30
DAC0808 8-Bit D/A Converter	30
DAC0830 8-Bit µP Compatible Double-Buffered D/A Converter	38
DAC0831 8-Bit µP Compatible Double-Buffered D/A Converter	38
DAC0832 8-Bit µP Compatible Double-Buffered D/A Converter	18
DAC1000 μP Compatible, Double-Buffered D/A Converter	6
DAC1001 µP Compatible, Double-Buffered D/A Converter	6
DAC1002 μP Compatible, Double-Buffered D/A Converter	56
DAC1006 μP Compatible, Double-Buffered D/A Converter	56
DAC1007 μP Compatible, Double-Buffered D/A Converter	56
DAC1008 μP Compatible, Double-Buffered D/A Converter	6
DAC1020 10-Bit Binary Multiplying D/A Converter	'9
DAC1021 10-Bit Binary Multiplying D/A Converter	'9
DAC1022 10-Bit Binary Multiplying D/A Converter 4-7	'9
DAC1208 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1209 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1210 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1218 12-Bit Multiplying D/A Converter 4-10)4
DAC1219 12-Bit Multiplying D/A Converter 4-10)4
DAC1220 12-Bit Binary Multiplying D/A Converter 4-7	′9
DAC1221 12-Bit Binary Multiplying D/A Converter 4-7	'9
DAC1222 12-Bit Binary Multiplying D/A Converter 4-7	'9
DAC1230 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1231 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1232 12-Bit µP Compatible Double-Buffered D/A Converter	39
DAC1265 Hi-Speed 12-Bit D/A Converter with Reference	5
DAC1266 Hi-Speed 12-Bit D/A Converter 4-12	24
DM2502 Successive Approximation Register	'8
DM2503 Successive Approximation Register	'8
DM2504 Successive Approximation Register	'8
LF198 Monolithic Sample and Hold Circuit	-5
LF298 Monolithic Sample and Hold Circuit	-5
LF398A Monolithic Sample and Hold Circuit	-5
LF11201 Quad SPST JFET Analog Switch	32
LF11202 Quad SPST JFET Analog Switch	32
LF11331 Quad SPST JFET Analog Switch	32
LF11332 Quad SPST JFET Analog Switch	32
LF11333 Quad SPST JFET Analog Switch	32
LF13006 Digital Gain Set	15
LF13007 Digital Gain Set	5
LF13201 Quad SPST JFET Analog Switch	32
LF13202 Quad SPST JFET Analog Switch	32
LF13331 Quad SPST JFET Analog Switch 2-3	32

Alpha-Numeric Index (Continued)

LF13332 Quad SPST JFET Analog Switch
LF13333 Quad SPST JFET Analog Switch
LF13508 8-Channel Analog Multiplexer
LF13509 4-Channel Analog Multiplexer
LH0023 Sample and Hold Circuit
LH0043 Sample and Hold Circuit
LH0053 High Speed Sample and Hold Amplifier
LH0070 Series BCD Buffered Reference
LH0071 Series Precision Buffered Reference
LH4860 Super Fast 12-Bit Track-Hold Amplifier
LH7070 Series Precision BCD Buffered Reference
LH7071 Series Precision Binary Buffered Reference
LM34 Precision Fahrenheit Temperature Sensor
M35 Precision Centionade Temperature Sensor 6-12
LM113 Beference Diode
M129 Precision Beference 7-19
M131 Precision Voltage-to-Frequency Converter 3-279
1 M134 3-Terminal Adjustable Current Source 7-24
I M135 Precision Temperature Sensor 6-21
1 M136-2 5V Beference Dinde 7-32
I M136-5 0V Beference Diode 7-39
I M168 Precision Voltage Reference 7-46
I M169 Precision Voltage Reference 7-52
1 M185 Adjustable Micronower Voltage Reference
1 M185.1 2 Micropower Voltage Reference Diode 7-62
1 M185-2 5 Micropower Voltage Reference Diode 7-62
I M100-Zio milio Deference 7-80
1 M231 Provision Voltage-to-Frequency Converter 2-270
Lings Freedolor Vollage for requericy converter
Livizot 3- terminal Aujustable Current Source
LM235 Freusion reinperature Sensor
LM230-2.3V Helefelice Diode
LM230-5.0V Helefelice Didue
LM226 FIELDSUIT VUILAGE REFERENCE 7-40
LM265-1.2 Micropower Voltage Reference Diode
LM200-Z.5 Micropower Voltage Reference Diode
LM220 Provision Deference 7-10
LM329 Frecision Reference to Frequency Converter
LM331 Precision voltage-to-Frequency Converter
LM334 3-1 eliminal Adjustable Current Source
LM335 Precision Temperature Sensor
LM336-2.5V Relefence Dide
LM350-5.0V Relefence Dioue
LIVISUO FIEUSIUTI VUItage Reference
Liviouo-2.0 Fredision Voltage Reference
LIVISOS FIECISION VOILAGE METERENCE
LIVISOS AUJUSTADIE IVIICTOPOWER VOITAge Reference
LIVISOD-1.2 INICropower Voltage Heterence Diode
LNI385-2.5 MICropower voltage Heterence Diode
LM399 Precision Heterence

Alpha-Numeric Index (Continued)

LM3911 Temperature Controller
LM3999 Precision Reference
LMF90 4th-Order LMCMOS™ Programmable Elliptic Notch Filter
LMF100 High Performance Dual Switched Capacitor Filter
LMF120 Mask Programmable Switched Capacitor Filter
MF4 4th Order Switched Capacitor Butterworth Lowpass Filter
MF5 Universal Monolithic Switched Capacitor Filter
MF6 6th Order Switched Capacitor Butterworth Lowpass Filter
MF8 4th Order Switched Capacitor Bandpass Filter
MF10 Universal Monolithic Dual Switched Capacitor Filter
MM54C905 12-Bit Successive Approximation Register
MM54HC4016 Quad Analog Switch
MM54HC4051 8-Channel Analog Multiplexer
MM54HC4052 Dual 4-Channel Analog Multiplexer
MM54HC4053 Triple 2-Channel Analog Multiplexer
MM54HC4066 Quad Analog Switch
MM54HC4316 Quad Analog Switch with Level Translator
MM74C905 12-Bit Successive Approximation Register
MM74HC4016 Quad Analog Switch
MM74HC4051 8-Channel Analog Multiplexer
MM74HC4052 Dual 4-Channel Analog Multiplexer
MM74HC4053 Triple 2-Channel Analog Multiplexer
MM74HC4066 Quad Analog Switch
MM74HC4316 Quad Analog Switch with Level Translator
μA9708 6-Channel 8-Bit μP Compatible A/D Converter

National Semiconductor

Available Hybrid Products

Device Number	Databook
ADC1210/ADC1211	Data Acquisition Linear Devices
AF100	Data Acquisition Linear Devices
AF150	Data Acquisition Linear Devices
AF151	Data Acquisition Linear Devices
AH0014/AH0015/AH0019	Data Acquisition Linear Devices
DH0006	Individual Datasheet
DH0008	Individual Datasheet
DH0011	Individual Datasheet
DH0034	Individual Datasheet
DH0035	Individual Datasheet
DH3467	Individual Datasheet
DH3725	Individual Datasheet
LH0002	General Purpose Linear Devices
LH0003	General Purpose Linear Devices
LH0004	General Purpose Linear Devices
LH0020	General Purpose Linear Devices
LH0021/LH0041	General Purpose Linear Devices
LH0022/LH0042/LH0052	General Purpose Linear Devices
LH0023/LH0043	Data Acquisition Linear Devices
LH0024	General Purpose Linear Devices
LH0032	General Purpose Linear Devices
LH0033/LH0063	General Purpose Linear Devices
LH0036	General Purpose Linear Devices
LH0038	General Purpose Linear Devices
LH0044	General Purpose Linear Devices
LH0045	General Purpose Linear Devices
LH0053	Data Acquisition Linear Devices
LH0061	General Purpose Linear Devices
LH0062	General Purpose Linear Devices
LH0070/LH0071	Data Acquisition Linear Devices
LH0075	General Purpose Linear Devices
LH0076	General Purpose Linear Devices
LH0082	General Purpose Linear Devices
LH0084	General Purpose Linear Devices
LH0086	General Purpose Linear Devices
LH0091	Special Purpose Linear Devices
LH0094	Special Purpose Linear Devices
LH0101	General Purpose Linear Devices

Device Number	Databook
LH1605	General Purpose Linear Devices
LH2101	General Purpose Linear Devices
LH2108/LH2308	General Purpose Linear Devices
LH2110/LH2210/LH2310	General Purpose Linear Devices
LH2111/LH2211/LH2311	General Purpose Linear Devices
LH2422	Special Purpose Linear Devices
LH4001	General Purpose Linear Devices
LH4002	General Purpose Linear Devices
LH4003	General Purpose Linear Devices
LH4004	General Purpose Linear Devices
LH4006	General Purpose Linear Devices
LH4008	General Purpose Linear Devices
LH4009	General Purpose Linear Devices
LH4010	General Purpose Linear Devices
LH4011	General Purpose Linear Devices
LH4012	General Purpose Linear Devices
LH4033/LH4063	General Purpose Linear Devices
LH4101	General Purpose Linear Devices
LH4104	General Purpose Linear Devices
LH4105	General Purpose Linear Devices
LH4106	General Purpose Linear Devices
LH4117	General Purpose Linear Devices
LH4118	General Purpose Linear Devices
LH4124	General Purpose Linear Devices
LH4141	General Purpose Linear Devices
LH4161	General Purpose Linear Devices
LH4162	General Purpose Linear Devices
LH4200	General Purpose Linear Devices
LH4266	Special Purpose Linear Devices
LH4860	Data Acquisition Linear Devices
LH7001	General Purpose Linear Devices
LH7070/LH7071	Data Acquisition Linear Devices
HS7067	General Purpose Linear Devices
HS7107	General Purpose Linear Devices
MH0007	Individual Datasheet

National Semiconductor

Additional Available Linear Devices

Device

Databook

HS7067 7 Amp, Multimode, High Efficiency Switching Regulator	. General Purpose Linear Devices
HS7107 7 Amp, Multimode, High Efficiency Switching Regulator	. General Purpose Linear Devices
LF111 Voltage Comparator	. General Purpose Linear Devices
LF147 Wide Bandwidth Quad JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF155 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF156 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF157 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF211 Voltage Comparator	. General Purpose Linear Devices
LF255 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF256 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF257 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF311 Voltage Comparator	. General Purpose Linear Devices
LF347 Wide Bandwidth Quad JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF347B Wide Bandwidth Quad JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF351 Wide Bandwidth JFET Input Operational Amplifier	. General Purpose Linear Devices
LF353 Wide Bandwidth Dual JFET Input Operational Amplifier	. General Purpose Linear Devices
LF355 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF356 Series Monolithic JFET Input Operational Amplifiers	.General Purpose Linear Devices
LF357 Series Monolithic JFET Input Operational Amplifiers	. General Purpose Linear Devices
LF400 Fast Settling JFET Input Operational Amplifier	.General Purpose Linear Devices
LF401 Precision Fast Settling JFET Input Operational Amplifier	.General Purpose Linear Devices
LF411 Low Offset, Low Drift JFET Input Operational Amplifier	.General Purpose Linear Devices
LF412 Low Offset, Low Drift Dual JFET Operational Amplifier	. General Purpose Linear Devices
LF441 Low Power JFET Input Operational Amplifier	.General Purpose Linear Devices
LF442 Dual Low Power JFET Input Operational Amplifier	. General Purpose Linear Devices
LF444 Quad Low Power JFET Input Operational Amplifier	. General Purpose Linear Devices
LF451 Wide-Bandwidth JFET Input Operational Amplifier	.General Purpose Linear Devices
LF453 Wide-Bandwidth Dual JFET Input Operational Amplifier	.General Purpose Linear Devices
LF13741 Monolithic JFET Input Operational Amplifier	.General Purpose Linear Devices
LH0002 Current Amplifier	. General Purpose Linear Devices
LH0003 Wide Bandwidth Operational Amplifier	. General Purpose Linear Devices
LH0004 High Voltage Operational Amplifier	. General Purpose Linear Devices
LH0020 High Gain Operational Amplifier	. General Purpose Linear Devices
LH0021 1.0-Amp Power Operational Amplifier	. General Purpose Linear Devices
LH0022 High Performance FET Operational Amplifier	. General Purpose Linear Devices
LH0024 High Slew Rate Operational Amplifier	. General Purpose Linear Devices
LH0032 Ultra Fast FET-Input Operational Amplifier	. General Purpose Linear Devices
LH0033 Fast Buffer Amplifier	. General Purpose Linear Devices
LH0036 Instrumentation Amplifier	. General Purpose Linear Devices
LH0038 True Instrumentation Amplifier	. General Purpose Linear Devices
LH0041 0.2-Amp Power Operational Amplifier	. General Purpose Linear Devices
LH0042 Low Cost FET Operational Amplifier	. General Purpose Linear Devices
LH0044 Series Precision Low Noise Operational Amplifiers	. General Purpose Linear Devices
LH0045 Two Wire Transmitter	. General Purpose Linear Devices

Additional Available Linear Devices

Device	Databook
LH0052 Precision FET Operational Amplifier	. General Purpose Linear Devices
LH0061 0.5 Amp Wide Band Operational Amplifier	.General Purpose Linear Devices
LH0062 High Speed FET Operational Amplifier	. General Purpose Linear Devices
LH0063 Fast Buffer Amplifier	. General Purpose Linear Devices
LH0075 Positive Precision Programmable Regulator	. General Purpose Linear Devices
LH0076 Negative Precision Programmable Regulator	. General Purpose Linear Devices
LH0082 Optical Communication Receiver/Amplifier	. General Purpose Linear Devices
LH0084 Digitally-Programmable-Gain Instrumentation Amplifier	. General Purpose Linear Devices
LH0086 Digitally-Programmable-Gain Amplifier	. General Purpose Linear Devices
LH0091 True RMS to DC Converter	Specia! Purpose Linear Devices
LH0094 Multifunction Converter	Special Purpose Linear Devices
LH0101 Power Operational Amplifier	. General Purpose Linear Devices
LH1605 5 Amp, High Efficiency Switching Regulator	. General Purpose Linear Devices
LH2101A Dual High Performance Operational Amplifier	. General Purpose Linear Devices
LH2108 Dual Super Beta Operational Amplifier	. General Purpose Linear Devices
LH2110 Dual Voltage Follower	. General Purpose Linear Devices
LH2111 Dual Voltage Comparator	. General Purpose Linear Devices
LH2201A Dual High Performance Operational Amplifier	. General Purpose Linear Devices
LH2210 Dual Voltage Follower	. General Purpose Linear Devices
LH2211 Dual Voltage Comparator	. General Purpose Linear Devices
LH2301A Dual High Performance Operational Amplifier	. General Purpose Linear Devices
LH2308 Dual Super Beta Operational Amplifier	. General Purpose Linear Devices
LH2310 Dual Voltage Follower	. General Purpose Linear Devices
LH2311 Dual Voltage Comparator	. General Purpose Linear Devices
LH2422 CRT Video Driver Amplifier	Special Purpose Linear Devices
LH4001 Wideband Current Buffer	. General Purpose Linear Devices
LH4002 Wideband Video Buffer	. General Purpose Linear Devices
LH4003 Precision RF Closed Loop Buffer	. General Purpose Linear Devices
LH4004 Wideband FET Input Buffer/Amplifier	. General Purpose Linear Devices
LH4006 Precision RF Closed Loop Buffer	. General Purpose Linear Devices
LH4008 Fast Buffer	. General Purpose Linear Devices
LH4009 Fast Buffer	. General Purpose Linear Devices
LH4010 Fast FET Buffer	. General Purpose Linear Devices
LH4011 Fast Open Loop Buffer	. General Purpose Linear Devices
LH4012 Wideband Buffer	. General Purpose Linear Devices
LH4033C Fast and Ultra Fast Buffer Amplifiers	. General Purpose Linear Devices
LH4063C Fast and Ultra Fast Buffer Amplifiers	. General Purpose Linear Devices
LH4101 Wideband High Current Operational Amplifier	. General Purpose Linear Devices
LH4104 Fast Settling High Current Operational Amplifier	. General Purpose Linear Devices
LH4105 Precision Fast Settling High Current Operational Amplifier	. General Purpose Linear Devices
LH4106 ±5V High Speed Operational Amplifier	. General Purpose Linear Devices
LH4117 Precision RF Amplifier	. General Purpose Linear Devices
LH4118 Low Gain Wide Band RF Amplifier	. General Purpose Linear Devices
LH4124C High Slew Rate Operational Amplifier	. General Purpose Linear Devices
LH4141C 0.2 Amp Power Operational Amplifier	. General Purpose Linear Devices
LH4161 High Speed Operational Amplifier	.General Purpose Linear Devices
LH4162 Dual High Speed Operational Amplifier	. General Purpose Linear Devices
LH4200 General Purpose GaAs FET Amplifier	. General Purpose Linear Devices
LH4266 SPDT RF Switch	Special Purpose Linear Devices
LH7001 Positive/Negative Adjustable Regulator	. General Purpose Linear Devices
LM10 Operational Amplifier and Voltage Reference	. General Purpose Linear Devices
LM11 Operational Amplifier	. General Purpose Linear Devices

n	-	*-	L	-	-	۱.
U	а	La	D	o	О	ĸ

Device	Databook
LM12(L) 150W Operational Amplifier	General Purpose Linear Devices
LM78G 4-Terminal Adjustable Regulator	General Purpose Linear Devices
LM78L00 Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM78LXX Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM78MG 4-Terminal Positive Regulator	General Purpose Linear Devices
LM78MXX Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM78S40 Universal Switching Regulator Subsystem	General Purpose Linear Devices
LM78XX Series Voltage Regulators	. General Purpose Linear Devices
LM79G 4-Terminal Adjustable Regulator	. General Purpose Linear Devices
LM79LXXAC Series 3-Terminal Adjustable Negative Regulators	. General Purpose Linear Devices
LM79M00 Series 3-Terminal Negative Regulators	General Purpose Linear Devices
LM79MG 4-Terminal Positive Regulator	. General Purpose Linear Devices
LM79XX Series 3-Terminal Negative Regulators	. General Purpose Linear Devices
LM101A Operational Amplifier	. General Purpose Linear Devices
LM102 Voltage Follower	. General Purpose Linear Devices
LM104 Negative Regulator	General Purpose Linear Devices
LM105 Voltage Regulator	General Purpose Linear Devices
LM106 Voltage Comparator	. General Purpose Linear Devices
LM107 Operational Amplifier	. General Purpose Linear Devices
LM108 Operational Amplifier	General Purpose Linear Devices
LM108A Operational Amplifier	General Purpose Linear Devices
LM109 5-Volt Regulator	General Purpose Linear Devices
LM110 Voltage Follower	General Purpose Linear Devices
LM111 Voltage Comparator	General Purpose Linear Devices
LM112 Operational Amplifiers	General Purpose Linear Devices
LM117 3-Terminal Adjustable Regulator	General Purpose Linear Devices
LM117HV 3-Terminal Adjustable Regulator	General Purpose Linear Devices
LM118 Operational Amplifiers	General Purpose Linear Devices
LM119 High Speed Dual Comparator	General Purpose Linear Devices
LM120 Series 3-Terminal Negative Regulator	General Purpose Linear Devices
LM122 Precision Timer	Special Purpose Linear Devices
LM123 3-Amp, 5-Volt Positive Regulator	General Purpose Linear Devices
LM124 Low Power Quad Operational Amplifiers	General Purpose Linear Devices
LM125 Voltage Regulator	General Purpose Linear Devices
LM126 Voltage Regulator	General Purpose Linear Devices
LM133 3-Amp Adjustable Negative Voltage Regulator	General Purpose Linear Devices
LM137 3-Terminal Adjustable Negative Regulator	General Purpose Linear Devices
LM137HV 3-Terminal Adjustable Negative Regulator (High Voltage)	. General Purpose Linear Devices
LM138 3-Amp Adjustable Power Regulator	General Purpose Linear Devices
LM139 Low Power Low Offset Voltage Quad Comparator	General Purpose Linear Devices
LM140 Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM140L Series 3-Terminal Positive Regulators	. General Purpose Linear Devices
LM143 High Voltage Operational Amplifier	. General Purpose Linear Devices
LM144 High Voltage, High Slew Rate Operational Amplifier	General Purpose Linear Devices
	. General Purpose Linear Devices
LMI 46 Programmable Quad Operational Amplifier	General Purpose Linear Devices
LIVI 140 Quad 741 Operational Amplitiers	General Purpose Linear Devices
LIVITAS WIDE BARD Decompensated (Av(MIN) = 5)	General Purpose Linear Devices
M158 Low Power Dual Operational Amplifier	Concret Purpose Linear Devices
I M160 High Speed Differential Comparator	Concret Purpose Linear Devices
M161 High Speed Differential Comparator	Concret Purpose Linear Devices
	General Purpose Linear Devices

Device	Databook
LM193 Low Power Low Offset Voltage Dual Comparator	.General Purpose Linear Devices
LM194 SuperMatch Pair	Special Purpose Linear Devices
LM195 Ultra Reliable Power Transistor	Special Purpose Linear Devices
LM196 10 Amp Adjustable Voltage Regulator	.General Purpose Linear Devices
LM201A Operational Amplifier	. General Purpose Linear Devices
LM204 Negative Regulator	.General Purpose Linear Devices
LM205 Voltage Regulator	General Purpose Linear Devices
LM206 Voltage Comparator	General Purpose Linear Devices
1 M207 Operational Amplifier	General Purpose Linear Devices
I M208 Operational Amplifier	General Purpose Linear Devices
I M208A Operational Amplifier	General Purpose Linear Devices
I M210 Voltage Follower	General Purpose Linear Devices
I M211 Voltage Comparator	General Purpose Linear Devices
I M212 Operational Amplifiers	Conoral Purpose Linear Devices
I M218 Operational Amplifiers	Conoral Purpose Linear Devices
LM210 Uigh Speed Duel Comparator	Concret Purpose Linear Devices
LM219 Flight Speed Dual Comparator	General Purpose Linear Devices
LN221 Precision Preampliner	General Purpose Linear Devices
LM224 Low Power Quad Operational Ampliners	General Purpose Linear Devices
LM239 Low Power Low Offset Voltage Quad Comparator	. General Purpose Linear Devices
LM246 Programmable Quad Operational Amplifier	. General Purpose Linear Devices
LM248 Quad 741 Operational Amplifiers	. General Purpose Linear Devices
LM249 Wide Band Decompensated ($A_V(MIN) = 5$)	. General Purpose Linear Devices
LM258 Low Power Dual Operational Amplifier	. General Purpose Linear Devices
LM260 High Speed Differential Comparator	. General Purpose Linear Devices
LM261 High Speed Differential Comparator	. General Purpose Linear Devices
LM293 Low Power Low Offset Voltage Dual Comparator	. General Purpose Linear Devices
LM295 Ultra Reliable Power Transistor	Special Purpose Linear Devices
LM301A Operational Amplifier	. General Purpose Linear Devices
LM302 Voltage Follower	. General Purpose Linear Devices
LM304 Negative Regulator	. General Purpose Linear Devices
LM305 Voltage Regulator	. General Purpose Linear Devices
LM306 Voltage Comparator	. General Purpose Linear Devices
LM307 Operational Amplifier	.General Purpose Linear Devices
LM308 Operational Amplifier	.General Purpose Linear Devices
LM308A Operational Amplifier	.General Purpose Linear Devices
LM309 5-Volt Regulator	.General Purpose Linear Devices
LM310 Voltage Follower	.General Purpose Linear Devices
LM311 Voltage Comparator	.General Purpose Linear Devices
LM312 Operational Amplifiers	.General Purpose Linear Devices
LM317 3-Terminal Adjustable Regulator	.General Purpose Linear Devices
LM317HV 3-Terminal Adjustable Regulator	General Purpose Linear Devices
LM317L 3-Terminal Adjustable Regulator	General Purpose Linear Devices
LM318 Operational Amplifiers	General Purpose Linear Devices
I M319 High Speed Dual Comparator	General Purpose Linear Devices
I M320 Series 3-Terminal Negative Regulator	General Purpose Linear Devices
LM320L 3-Terminal Negative Regulator	General Purpose Linear Devices
I M321 Precision Preamplifier	General Purpose Linear Devices
I M322 Precision Timer	Special Purpose Linear Devices
I M323 3-Amp 5-Volt Positive Regulator	General Purnose Linear Devices
1 M324 Low Power Quad Operational Amplifiers	General Purnose Linear Devices
I M325 Voltage Regulator	General Purpose Linear Devices
I M326 Voltage Regulator	General Purpose Linear Devices
	. General i ulpuse Lilleai Devices

Device

LM333 3-Amp Adjustable Negative Voltage Regulator	. General Purpose Linear Devices
LM337 3-Terminal Adjustable Negative Regulator	. General Purpose Linear Devices
LM337HV 3-Terminal Adjustable Negative Regulator (High Voltage)	. General Purpose Linear Devices
LM337L 3-Terminal Adjustable Regulator	. General Purpose Linear Devices
LM338 3-Amp Adjustable Power Regulator	. General Purpose Linear Devices
LM339 Low Power Low Offset Voltage Quad Comparator	. General Purpose Linear Devices
LM340 Series 3-Terminal Positive Regulators	. General Purpose Linear Devices
LM340L Series 3-Terminal Positive Regulators	. General Purpose Linear Devices
LM341 Series 3-Terminal Positive Regulators	. General Purpose Linear Devices
LM342 Series 3-Terminal Positive Regulators	.General Purpose Linear Devices
LM343 High Voltage Operational Amplifier	.General Purpose Linear Devices
LM344 High Voltage. High Slew Rate Operational Amplifier	.General Purpose Linear Devices
LM345 Negative 3-Amp Regulator	. General Purpose Linear Devices
LM346 Programmable Quad Operational Amplifier	.General Purpose Linear Devices
LM348 Quad 741 Operational Amplifiers	.General Purpose Linear Devices
LM349 Wide Band Decompensated ($A_{V}(MIN) = 5$)	.General Purpose Linear Devices
LM350 3-Amp Adjustable Power Regulator	.General Purpose Linear Devices
LM358 Low Power Dual Operational Amplifier	.General Purpose Linear Devices
LM359 Dual, High Speed, Programmable Current Mode (Norton)	· · · · · · · · · · · · · · · · · · ·
Amplifier	.General Purpose Linear Devices
LM360 High Speed Differential Comparator	.General Purpose Linear Devices
LM361 High Speed Differential Comparator	General Purpose Linear Devices
LM363 Precision Instrumentation Amplifier	General Purpose Linear Devices
LM376 Voltage Regulator	. General Purpose Linear Devices
LM380 Audio Power Amplifier	. Special Purpose Linear Devices
LM381 Low Noise Dual Preamplifier	Special Purpose Linear Devices
LM382 Low Noise Dual Preamplifier	. Special Purpose Linear Devices
LM383 7 Watt Audio Power Amplifier	. Special Purpose Linear Devices
LM384 5 Watt Audio Power Amplifier	Special Purpose Linear Devices
LM386 Low Voltage Audio Power Amplifier	. Special Purpose Linear Devices
LM387 Low Noise Dual Preamplifier	Special Purpose Linear Devices
LM388 1.5-Watt Audio Power Amplifier	. Special Purpose Linear Devices
LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array	. Special Purpose Linear Devices
LM390 1 Watt Battery Operated Audio Power Amplifier	. Special Purpose Linear Devices
LM391 Audio Power Driver	. Special Purpose Linear Devices
LM392 Low Power Operational Amplifier/Voltage Comparator	. General Purpose Linear Devices
LM393 Low Power Low Offset Voltage Dual Comparator	. General Purpose Linear Devices
LM394 SuperMatch Pair	. Special Purpose Linear Devices
LM395 Ultra Reliable Power Transistor	. Special Purpose Linear Devices
LM396 10 Amp Adjustable Voltage Regulator	General Purpose Linear Devices
LM431A Adjustable Precision Zener Shunt Regulator	General Purpose Linear Devices
LM494 Pulse Width Modulated Control Circuit	General Purpose Linear Devices
LM555 Timer	. Special Purpose Linear Devices
LM555C Timer	. Special Purpose Linear Devices
LM556 Dual Timer	. Special Purpose Linear Devices
LM556C Dual Timer	Special Purpose Linear Devices

LM330 3-Terminal Positive RegulatorGeneral Purpose Linear Devices

Databook

LM565 Phase Locked LoopSpecial Purpose Linear Devices LM566C Voltage Controlled OscillatorSpecial Purpose Linear Devices LM567 Tone DecoderSpecial Purpose Linear Devices LM567C Tone Decoder Special Purpose Linear Devices

Additional Available Linear Devices

Device	Databook
LM592 Differential Video Amplifier	Special Purpose Linear Devices
LM604 4-Channel MUX-Amp	.General Purpose Linear Devices
LM607 Precision Operational Amplifier	. General Purpose Linear Devices
LM611 Adjustable Micropower Floating Voltage Reference and	·
Single-Supply Operational Amplifier	. General Purpose Linear Devices
LM613 Dual Operational Amplifiers, Dual Comparators, and Adjustable	· · · · · · · · · · · · · · · · · · ·
Reference	General Purpose Linear Devices
I M614 Quad Operational Amplifier and Adjustable Beference	General Purpose Linear Devices
LM621 Brushless Motor Commutator	Special Purpose Linear Devices
I M627 Precision Operational Amplifiers	General Purnose Linear Devices
I M628 Precision Motion Controller	Special Purpose Linear Devices
LM620 Precision Motion Controller	Special Purpose Linear Devices
LM627 Precision Operational Amplifiare	Conoral Purpose Linear Devices
LM677 Dever Operational Amplifier	Conoral Purpose Linear Devices
	General Purpose Linear Devices
	Concrete Rurpose Linear Devices
	General Purpose Linear Devices
	General Purpose Linear Devices
	Special Purpose Linear Devices
LM/33C Differential Video Amplifier	Special Purpose Linear Devices
LM/41 Operational Amplitier	. General Purpose Linear Devices
LM759 Power Operational Amplifier	. General Purpose Linear Devices
LM776 Multi-Purpose Programmable Operational Amplifier	.General Purpose Linear Devices
LM831 Low Voltage Audio Power Amplifier	Special Purpose Linear Devices
LM832 Dynamic Noise Reduction System DNR	Special Purpose Linear Devices
LM833 Dual Audio Operational Amplifier	. General Purpose Linear Devices
LM837 Low Noise Quad Operational Amplifier	.General Purpose Linear Devices
LM903 Fluid Level Detector	Special Purpose Linear Devices
LM1035 Dual DC Operated Tone/Volume/Balance Circuit	Special Purpose Linear Devices
LM1036 Dual DC Operated Tone/Volume/Balance Circuit	Special Purpose Linear Devices
LM1037 Dual Four-Channel Analog Switch	Special Purpose Linear Devices
LM1038 Dual Four-Channel Analog Switch	Special Purpose Linear Devices
LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo	
Enhancement Facility	Special Purpose Linear Devices
LM1042 Fluid Level Detector	Special Purpose Linear Devices
LM1044 Analog Video Switch	Special Purpose Linear Devices
I M1112A Dolby B-Type Noise Reduction Processor	Special Purpose Linear Devices
I M1112B Dolby B-Type Noise Reduction Processor	Special Purpose Linear Devices
LM1112C Dolby B-Type Noise Reduction Processor	Special Purpose Linear Devices
LM1131A Dual Dolby B-Type Noise Beduction Processor	Special Purpose Linear Devices
I M1201 Video Amplifier System	Special Purpose Linear Devices
LM1203 BGB Video Amplifier System	Special Purpose Linear Devices
LM1211 Broadband Domodulator System	Special Purpose Linear Devices
IM1201 Phase Locked Loop	Special Purpose Linear Devices
LW17391 FildSe-Locked Loop	Concret Rurpose Linear Devices
LM1414 Dual Differential Voltage Comparator	Ceneral Purpose Linear Devices
LM1496 Dual Operational Ampliner	General Purpose Linear Devices
	Special Purpose Linear Devices
	General Purpose Linear Devices
	General Purpose Linear Devices
LM1525A Pulse Width Modulator	General Purpose Linear Devices
LM152/A Pulse Width Modulator	General Purpose Linear Devices
LM1558 Dual Operational Amplifier	.General Purpose Linear Devices
LM1575-5.0 Simple Switcher Step-Down Voltage Regulator	.General Purpose Linear Devices

Device	Databook
LM1578A Switching Regulator	General Purpose Linear Devices
LM1596 Balanced Modulator-Demodulator	. Special Purpose Linear Devices
LM1800 Phase-Locked Loop FM Stereo Demodulator	. Special Purpose Linear Devices
LM1801 Battery Operated Power Comparator	. Special Purpose Linear Devices
LM1812 Ultrasonic Transceiver	. Special Purpose Linear Devices
LM1815 Adaptive Sense Amplifier	. Special Purpose Linear Devices
LM1818 Electronically Switched Audio Tape System	. Special Purpose Linear Devices
LM1819 Air-Core Meter Driver	. Special Purpose Linear Devices
LM1823 Video IF Amplifier/PLL Detection System	. Special Purpose Linear Devices
LM1830 Fluid Detector	. Special Purpose Linear Devices
LM1837 Low Noise Preamplifier for Autoreversing Tape Playback	
System	. Special Purpose Linear Devices
LM1851 Ground Fault Interrupter	. Special Purpose Linear Devices
LM1863 AM Radio System for Electronically Tuned Radio	. Special Purpose Linear Devices
LM1865 Advanced FM IF System	. Special Purpose Linear Devices
LM1866 Low Voltage AM/FM Receiver	. Special Purpose Linear Devices
LM1868 AM/FM Radio System	. Special Purpose Linear Devices
LM1870 Stereo Demodulator with Blend	. Special Purpose Linear Devices
LM1871 RC Encoder/Transmitter	. Special Purpose Linear Devices
LM1872 Radio Control Receiver/Decoder	. Special Purpose Linear Devices
LM1875 20 Watt Power Audio Amplifier	. Special Purpose Linear Devices
LM1877 Dual Power Audio Amplifier	. Special Purpose Linear Devices
LM1880 No-Holds Vertical/Horizontal	. Special Purpose Linear Devices
LM1881 Video Sync Separator	.Special Purpose Linear Devices
LM1884 TV Stereo Decoder	.Special Purpose Linear Devices
LM1886 TV Video Matrix D to A	Special Purpose Linear Devices
LM1889 TV Video Modulator	Special Purpose Linear Devices
LM1893 Carrier Current Transceiver	.Special Purpose Linear Devices
LM1894 Dynamic Noise Reduction System DNR	.Special Purpose Linear Devices
LM1895 Audio Power Amplifier	.Special Purpose Linear Devices
LM1896 Dual Power Audio Amplifier	Special Purpose Linear Devices
LM1897 Low Noise Preamplifier for Tape Playback System	Special Purpose Linear Devices
LM1921 1 Amp Industrial Switch	Special Purpose Linear Devices
LM1946 Over/Under Current Limit Diagnostic Circuit	Special Purpose Linear Devices
LM1949 Injector Drive Controller	Special Purpose Linear Devices
LM1951 Solid State 1 Amp Switch	Special Purpose Linear Devices
LM1964 Sensor Interface Amplifier	. Special Purpose Linear Devices
LM1965 Advanced FM IF System	Special Purpose Linear Devices
LM2002 8 Watt Audio Power Amplifier	. Special Purpose Linear Devices
LM2005 20 Watt Automotive Power Amplifier	Special Purpose Linear Devices
LM2065 Advanced FM IF System	Special Purpose Linear Devices
LM2524D Regulating Pulse Width Modulator	. General Purpose Linear Devices
LM2575-5.0 Simple Switcher Step-Down Voltage Regulator	.General Purpose Linear Devices
LM2578A Switching Regulator	.General Purpose Linear Devices
LM2579 Switching Regulator	.General Purpose Linear Devices
LM2877 Dual 4 Watt Power Audio Amplifier	. Special Purpose Linear Devices
LM2878 Dual 5 Watt Power Audio Amplifier	. Special Purpose Linear Devices
LM2879 Dual 8 Watt Audio Amplifier	. Special Purpose Linear Devices
LM2889 TV Video Modulator	. Special Purpose Linear Devices
LM2893 Carrier Current Transceiver	. Special Purpose Linear Devices
LM2896 Dual Power Audio Amplifier	. Special Purpose Linear Devices
LM2900 Quad Amplifier	.General Purpose Linear Devices

Additional Available Linear Devices

Device	Databook
LM2901 Low Power Low Offset Voltage Quad Comparator	. General Purpose Linear Devices
LM2902 Low Power Quad Operational Amplifiers	. General Purpose Linear Devices
LM2903 Low Power Low Offset Voltage Dual Comparator	. General Purpose Linear Devices
LM2904 Low Power Dual Operational Amplifier	. General Purpose Linear Devices
LM2905 Precision Timer	. Special Purpose Linear Devices
LM2907 Frequency to Voltage Converter	Special Purpose Linear Devices
LM2917 Frequency to Voltage Converter	. Special Purpose Linear Devices
LM2924 Low Power Operational Amplifier/Voltage Comparator	. General Purpose Linear Devices
LM2925 Low Dropout Regulator with Delayed Reset	. General Purpose Linear Devices
LM2930 3-Terminal Positive Regulator	. General Purpose Linear Devices
LM2931 Series Low Drop-Out Regulators	. General Purpose Linear Devices
LM2935 Low Dropout Dual Regulator	. General Purpose Linear Devices
LM2936 Ultra-Low Quiescent Current 5V Regulator	. General Purpose Linear Devices
LM2940 1A Low Dropout Regulator	. General Purpose Linear Devices
LM2940C 1A Low Dropout Regulator	. General Purpose Linear Devices
LM2941 1A Low Dropout Adjustable Regulator	. General Purpose Linear Devices
LM2941C 1A Low Dropout Adjustable Regulator	. General Purpose Linear Devices
LM2984C Microprocessor Power Supply System	.General Purpose Linear Devices
LM3045 Transistor Array	Special Purpose Linear Devices
LM3046 Transistor Array	Special Purpose Linear Devices
LM3080 Operational Transconductance Amplifier	.General Purpose Linear Devices
LM3086 Transistor Array	Special Purpose Linear Devices
LM3089 FM Receiver IF System	Special Purpose Linear Devices
LM3146 High Voltage Transistor Array	Special Purpose Linear Devices
LM3189 FM IF System	Special Purpose Linear Devices
LM3301 Quad Amplifier	. General Purpose Linear Devices
LM3302 Low Power Low Offset Voltage Quad Comparator	. General Purpose Linear Devices
LM3303 Quad Operational Amplifier	. General Purpose Linear Devices
LM3361A Low Voltage/Power Narrow Band FM IF System	Special Purpose Linear Devices
LM3401 Quad Amplifier	. General Purpose Linear Devices
LM3403 Quad Operational Amplifier	. General Purpose Linear Devices
LM3503 Quad Operational Amplifier	. General Purpose Linear Devices
LM3524D Regulating Pulse Width Modulator	. General Purpose Linear Devices
LM3525A Pulse Width Modulator	. General Purpose Linear Devices
LM3527A Pulse Width Modulator	. General Purpose Linear Devices
LM3578A Switching Regulator	. General Purpose Linear Devices
LM3820 AM Radio System	Special Purpose Linear Devices
LM3900 Quad Amplifier	. General Purpose Linear Devices
LM3905 Precision Timer	Special Purpose Linear Devices
LM3909 LED Flasher/Oscillator	Special Purpose Linear Devices
LM3914 Dot/Bar Display Driver	Special Purpose Linear Devices
LM3915 Dot/Bar Display Driver	Special Purpose Linear Devices
LM3916 Dot/Bar Display Driver	Special Purpose Linear Devices
LM4136 Quad Operational Amplifier	. General Purpose Linear Devices
LM4250 Programmable Operational Amplifier	. General Purpose Linear Devices
LM4500A High Fidelity FM Stereo Demodulator with Blend	Special Purpose Linear Devices
LM6118 Fast Settling Dual Operational Amplifier	. General Purpose Linear Devices
LM6121 High Speed Buffer	. General Purpose Linear Devices
LM6125 High Speed Buffer	.General Purpose Linear Devices
LM6161 High Speed Operational Amplifier	. General Purpose Linear Devices
LM6164 High Speed Operational Amplifier	. General Purpose Linear Devices
LM6165 High Speed Operational Amplifier	. General Purpose Linear Devices

Device			Da	atabook
LM6218 Fast Settling Dual Operational Amplifier	General	Purpose L	inear	Devices
LM6221 High Speed Buffer	General	Purpose L	inear	Devices
LM6225 High Speed Buffer	General	Purpose L	.inear	Devices
LM6261 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM6264 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM6265 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM6313 High Speed, High Power Operational Amplifier	General	Purpose L	inear	Devices
LM6321 High Speed Buffer	General	Purpose L	inear	Devices
LM6325 High Speed Buffer	General	Purpose L	inear	Devices
LM6361 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM6364 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM6365 High Speed Operational Amplifier	General	Purpose L	inear	Devices
LM7800 Series Voltage Regulators	General	Purpose L	inear	Devices
LM7900 Series 3-Terminal Negative Regulators	General	Purpose L	inear	Devices
LM13080 Programmable Power Operational Amplifier	General	Purpose L	inear	Devices
LM13600 Dual Operational Transconductance Amplifier with				
Linearizing Diodes and Buffers	General	Purpose L	inear	Devices
LM13700 Dual Operational Transconductance Amplifier with				
Linearizing Diodes and Buffers	General	Purpose L	inear	Devices
LM18293 Four Channel Push Pull Driver	. Special	Purpose L	inear	Devices
LM77000 Power Operational Amplifier	General	Purpose L	inear	Devices
LMC555 CMOS Timer	. Special	Purpose L	inear	Devices
LMC567 Low Power Tone Decoder	. Special	Purpose L	inear	Devices
LMC568 Low Power Phase-Locked Loop	. Special	Purpose L	inear	Devices
LMC660 CMOS Quad Operational Amplifier	Genera	Purpose L	inear	Devices
LMC662 CMOS Dual Operational Amplifier	Genera	Purpose L	inear	Devices
LMC669 Auto Zero	Genera	Purpose L	inear	Devices
LMC835 Digital Controlled Graphic Equalizer	. Special	Purpose L	inear	Devices
LMC7660 Switched Capacitor Voltage Converter	Genera	Purpose L	_inear	Devices
LP124 Micropower Quad Operational Amplifier	Genera	Purpose L	_inear	Devices
LP265 Micropower Programmable Quad Comparator	Genera	Purpose l	_inear	Devices
LP311 Voltage Comparator	Genera	Purpose L	inear	Devices
LP324 Micropower Quad Operational Amplifier	Genera	Purpose l	₋inear	Devices
LP339 Ultra-Low Power Quad Comparator	Genera	Purpose l	_inear	Devices
LP365 Micropower Programmable Quad Comparator	Genera	Purpose l	_inear	Devices
LP395 Ultra Reliable Power Transistor	. Specia	Purpose L	_inear	Devices
LP2902 Micropower Quad Operational Amplifier	Genera	Purpose l	_inear	Devices
LP2950 5V Adjustable Micropower Voltage Regulator	.Genera	Purpose l	_inear	Devices
LP2951 Adjustable Micropower Voltage Regulator	.Genera	Purpose l	_inear	Devices
LPC660 CMOS Quad Operational Amplifier	.Genera	Purpose l	₋inear	Devices
LPC662 CMOS Dual Operational Amplifier	.Genera	Purpose l	_inear	Devices
OP-07 Low Offset, Low Drift Operational Amplifier	.Genera	l Purpose l	_inear	Devices
TL081CP Wide Bandwidth JFET Input Operational Amplifier	.Genera	l Purpose I	₋inear	Devices
TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier	.Genera	l Purpose I	₋inear	Devices

National Semiconductor

A complete interchangeability list of Linear IC's offered by most Integrated Circuit Manufacturers are listed in this section and reference the nearest National Semi- conductor Corp. direct replacement. The following notations are appended to as- sist you in finding the best option. No reference note "DIRECT REPLACEMENT" Note (1) "IMPROVED REPLACEMENT" Note (2) No reference note "URECT REPLACEMENT" Note (2) "IMPROVED REPLACEMENT" Similar device. Consult datasheet to determine the suitability for specific application. Note (3) "SIMLAR DEVICE" with superior performance. Consult datasheet to determine suitability of the replace- ment for specific application. ANALOG AD673 ADC0841 (2) ADDAC08 DAC0802 DEVICES NATIONAL AD7516 CD40680 DAC1802 (2) AD0042 LH0042 (2) AD7523 DAC0803 (2) ADDAC08 DAC1802 (2) AD2011 LM301A (1) AD7523 DAC0831 (2) ADDAC08 DAC1802 (2) AD2012 LH0042 (2) AD7523 DAC0831 (2) ADDC032 LH0032 (2) AD2014 LM301A C1) AD7523 DAC0831 <t< th=""><th></th><th>CR</th><th>OSS</th><th>REFEREN</th><th>ICE BY PA</th><th>ART N</th><th>UMBER</th><th></th><th></th></t<>		CR	OSS	REFEREN	ICE BY PA	ART N	UMBER		
No reference note "DIRECT REPLACEMENT" Note (1) "IMPROVED REPLACEMENT" Pin- for-Pin replacement with "SUPERI- OR" Electrical Specifications. Note (2) ""'IUNCTIONAL application. Note (3) "SIMILAR DEVICE" with superior performance. Consult datasheet to determine witability of the replace- ment for specific application. ANALOG DEVICES ADE73 ADC0801 (2) ADDAC-08 DAC0802 DEVICES National (2) ADDAC-08 DAC0802 (1) ANALOG DEVICES NATIONAL ADE73 ADC0801 (2) ADDAC-08 DAC0802 (2) AD101A LM101A (1) AD7523 DAC0803 (2) ADDAC80 DAC0803 (2) AD201A LM101A (1) AD7523 DAC0803 (2) ADH0032 (4) AD5642 LH0042 (2) AD7523 DAC0803 (2) ADF764 DAC0833 (2) ADF764 DAC0832 (2) AD569 LH0032 (2) AD7523 DAC0831 (2) PA01 LH0101 (2) AD55		A comple Manufacto conductor improved sist you ir	te interch urers are r Corp. di or function finding t	angeability list o listed in this sec rect replacemen onal replacement he best option.	f Linear IC's offere tion and reference t or recommended t. The following no	ed by mos the near I replacen tations ar	t Integrated Circuit est National Semi- nent with either an e appended to as-		
Note (2) "'FUNCTIONAL REPLACEMENT" Similar device. Consul datasheet to determine the suitability for specific application.			No refere Note (1)	nce note	"DIRECT REPLAG "IMPROVED REF for-Pin replaceme OR" Electrical Sp	CEMENT' PLACEME ent with " ecification	, NT'' Pin- SUPERI- 1s.		
Note (3) "SimiLAH DEVICE" With Supprior performance. Consult datasheet to determine suitability of the replace- ment for specific application. ANALOG DEVICES NATIONAL LM024 AD673 (2) ADC0841 (2) (2) ADDAC80 DAC0802 DAC1280 + (1) AD0042 LH0042 (2) AD201A LM101A (1) AD7516 CD4066B (2) ADLH0032 LH0032 (2) AD201A LM010A (1) AD7523 DAC0830 (2) ADC083 LH0032 LH0032 (2) AD2013 LH0042 (2) AD2014 AD7523 DAC0830 (2) AD2615 ADF077 LM6077 (1) AD5542 AD5063 LH0042 (2) AD7524 DAC0832 (2) AD7524 ADC0832 (2) PA01 LH0101 (2) AD524 AD569 LH0038 (2) AD7533 DAC1021 PA01 LM112 (2) PA01 LM12 (2) PA010 LM12 (2) PA010 LM12 (2) PA010 LM12 (2) PA010 LM12 (2) PA011 LM12 (2) PA010 LM12 (2) PA011 LM12 (2) PA011 LM12 (2) PA010 LM12 (2) PA011 LM12 (2) PA011 LM1			Note (2)		"FUNCTIONAL Similar device. Co determine the sui application.	REPLAC onsult data itability fo	EMENT" asheet to r specific		
ANALOG DEVICES NATIONAL ND0042 AD673 LH0042 AD673 AD741 LM741 LM741 (2) ADDAC85 DAC0802 DAC1280 + (1) ADDAC85 DAC0802 DAC1280 + (1) ADDAC85 AD0111 LM101A (1) AD7516 CD40668 (2) AD201A ADDAC85 DAC1280 + (1) AD032 (2) AD201A AD3542 LH0042 (2) AD3542 AD7523 DAC0830 (2) AD2014 AD7523 DAC0830 (2) AD2014 AD7523 DAC0832 (2) AD2014 AD7524 DAC0832 (2) AD556 AD7524 DAC0832 (2) AD5524 AD7524 DAC0832 (2) PA01 LH0101 (2) AD5524 DAC0832 (2) PA07 LM12 (2) AD551 LM036 (2) AD7533 DAC1020 PA01 LH10101 (2) AD521 LM038 (2) AD7533 DAC1021 PA010 LM12 (2) AD521 LM038 (2) AD7541 DAC1218 (1) PA010 LM12 (2) AD553 DAC1266 (3) AD7541 DAC1219 (1) PA011 LM12 (2) AD563 DAC1266 (3) AD7541 DAC1218 (2) PA73 LM12 (2) AD564 DAC1268 (3) AD7542			Note (3)		ment for specific a	SE" with Insult data lity of the applicatio	superior isheet to replace- n.		
DEVICES NATIONAL AD/41 LM/41 AD/A200 DAC7280+ (1) AD0042 LH0042 (2) AD7502 LF13509 (2) ADLA080 DAC7280+ (1) AD101A LM101A (1) AD7502 LF13509 (2) ADLH0032 LH0032 (2) AD201A LM210A (1) AD7523 DAC0830 (2) ADLH0033 LH0032 (2) AD5035 LH0042 (2) AD7524 DAC0831 (2) PA01 LH0101 (2) AD521 LH0036 (2) AD7533 DAC1020 PA01 LM12 (2) AD521 LH0036 (2) AD7533 DAC1021 PA010 LH0101 (2) AD524 LH0038 (2) AD7541 DAC1218 (1) PA010 LM12 (2) AD562 DAC1265 AD7541 DAC1218 (1) PA51 LM12 (2) AD5663 DAC1265 AD7542 DAC1208				AD673	ADC0841	(2)	ADDAC-08	DAC0802	
AD0042 LH0042 (2) AD7302 LH73309 (2) ADDA055 DA02160+ (1) AD101A LM101A (1) AD7516 CD40665 (2) ADLH0033 LH0032 (2) AD201A LM210A (1) AD7523 DAC0830 (2) ADCH0033 LM007 (1) AD506 LH0042 (2) AD7523 DAC0831 (2) AD7 LM607 (1) AD506 LH0042 (2) AD7524 DAC0832 (2) PA01 LH011 (2) AD509 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD521 LH0366 (2) AD7533 DAC1020 PA010 LM12 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LM12 (2) AD554 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD5663 DAC1265 AD7542	DEVICES	NATIONAL	(0)	AD741	LM741	(0)	ADDAC80	DAC1280+	(1)
AD101A LM101A (1) AD7513 CD40005 (2) ADLH0032 LH0032 (2) AD201A LM301A (1) AD7523 DAC0831 (2) ADLH0033 LH0032 (2) AD3542 LH0042 (2) AD7523 DAC0830 (2) ADP07 LM607 (1) AD5035 LH0042 (2) AD7524 DAC0830 (2) APEX NATIONAL AD509 LH0003 (2) AD7524 DAC0832 (2) PA01 LH0111 (2) AD521 LH0036 (2) AD7533 DAC1020 PA01 LM12 (2) AD524 LH0038 (2) AD7533 DAC1021 PA010 LM12 (2) AD563 DAC1266 (3) AD7541 DAC1218 (1) PA011 LM12 (2) AD563 DAC1266 AD7541 DAC1219 (2) AD751 LM12 (2) AD5662 DAC1266 AD7542 DAC1208	AD0042	LH0042	(2)	AD7502	LF13509	(2)		DAC2180+	(1)
AD201A LM210A (1) AD7523 DAC0831 (2) ADD007 LM003 (1) AD301A LM301A (1) AD7523 DAC0831 (2) ADC077 LM607 (1) AD506 LH0042 (2) AD7523 DAC0831 (2) APEX NATIONAL AD506 LH0022 (2) AD7524 DAC0831 (2) PA01 LM12 (2) AD521 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD521 LM363 (2) AD7533 DAC1022 PA010 LM10101 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LM12 (2) AD563 DAC1266 (3) AD7541 DAC1218 (1) PA511 LM12 (2) AD5663 DAC1266 AD7542 DAC1208 (2) 3507 LM6361 (2) AD567 DAC1266 AD7545 DAC1208 (2)	AD101A AD201A	LMIDIA	(1)	AD7523		(2)			(2)
AD3542 LH0042 (2) AD7523 DAC0832 (2) AD751 LH0141 (1) AD506 LH0042 (2) AD7524 DAC0830 (2) APEX NATIONAL AD506 LH0022 (2) AD7524 DAC0831 (2) PA01 LH0101 (2) AD521 LH0036 (2) AD7533 DAC1020 PA01 LH12 (2) AD524 LH0036 (2) AD7533 DAC1020 PA010 LH0101 (2) AD524 LH0388 (2) AD7533 DAC1022 PA010 LH12 (2) AD563 DAC1266 (3) AD7541 DAC1218 (1) PA011 LM12 (2) AD5663 DAC1266 AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD5667 DAC1286 (2) AD7542 DAC1208 (2) 3507 LM6361 (2) AD581 LM0700 (1) AD7545 DAC1208 (2	AD301A	LM301A	ä	AD7523	DAC0831	(2)	ADOP07	L M607	(2)
Ab5035 LH0042 (2) AD7524 DAC0830 (2) APEX NATIONAL AD506 LH0022 (2) AD7524 DAC0831 (2) PA01 LH0101 (2) AD509 LH0003 (2) AD7524 DAC0832 (2) PA01 LM12 (2) AD521 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LH0101 (2) AD525 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1265 (3) AD7541 DAC1218 (2) PA73 LM12 (2) AD5663 DAC1265 AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD5667 DAC1285 AD7542 DAC1208 (2) 3557 LM6361 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) <td>AD3542</td> <td>LH0042</td> <td>(2)</td> <td>AD7523</td> <td>DAC0832</td> <td>(2)</td> <td>100101</td> <td>LINGOT</td> <td>(1)</td>	AD3542	LH0042	(2)	AD7523	DAC0832	(2)	100101	LINGOT	(1)
AD506 LH0022 (2) AD7524 DAC0831 (2) PA01 LH0101 (2) AD509 LH0003 (2) AD7524 DAC0832 (2) PA01 LM12 (2) AD521 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD521 LM363 (2) AD7533 DAC1021 PA010 LH0101 (2) AD524 LH0038 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1266 (3) AD7541 DAC1218 (2) PA73 LM12 (2) AD5663 DAC1265 (3) AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD5664 DAC1266 AD7542 DAC1208 (2) 3507 LM6361 (2) AD567 DAC1280 (2) AD7542 DAC1208 (2) 3550 LM6361 (2) AD581 LM0070 (1) AD7545	AD5035	LH0042	(2)	AD7524	DAC0830	(2)	APEX	NATIONAL	
AD509 LH0003 (2) AD7524 DAC0832 (2) PA01 LM12 (2) AD521 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD521 LM363 (2) AD7533 DAC1021 PA010 LH0101 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LM112 (2) AD562 DAC1266 (3) AD7541 DAC1218 (1) PA011 LM12 (2) AD563 DAC1265 (3) AD7541A DAC1218 (2) PA73 LM12 (2) AD5664 DAC1266 AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD567 DAC1266 AD7542 DAC1209 (2) 3507 LM6361 (2) AD573 ADC1005 (2) AD7545 DAC1208 (2) 3550 LM6361 (2) AD581 LM681 AD7545 DAC1200 (2) 3551	AD506	LH0022	(2)	AD7524	DAC0831	(2)	PA01	LH0101	(2)
AD521 LH0036 (2) AD7533 DAC1020 PA07 LM12 (2) AD521 LM363 (2) AD7533 DAC1021 PA010 LM112 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LM12 (2) AD537 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1266 (3) AD7541 DAC1218 (1) PA51 LM12 (2) AD5663 DAC1266 (3) AD7541A DAC1219 (2) PA73 LM12 (2) AD5664 DAC1266 AD7542 DAC1208 (2) BURR-BROWN NATIONAL (2) AD567 DAC1206 (2) AD7542 DAC1200 (2) 3550 LM6361 (2) AD581 LM0700 (1) AD7545 DAC1200 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7548 DAC1230 (2) 3553 LH0042 (2) AD588 LM369<	AD509	LH0003	(2)	AD7524	DAC0832	(2)	PA01	LM12	(2)
AD521 LM363 (2) AD7533 DAC1021 PA010 LH0101 (2) AD524 LH0038 (2) AD7533 DAC1022 PA010 LM12 (2) AD537 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1266 (3) AD7541 DAC1218 (1) PA51 LM12 (2) AD5663 DAC1265 AD7541A DAC1218 (2) PA73 LM12 (2) AD566A DAC1266 AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD5667 DAC1230 (2) AD7545 DAC1209 (2) 3553 LH0033 (2) AD581 LM070 (1) AD7545 DAC1209 (2) 3554 LH0042 (2) AD582 LF398 (2) AD7548 DAC1231 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3572 LH0631 (2) AD5890 LM134 (AD521	LH0036	(2)	AD7533	DAC1020		PA07	LM12	(2)
AD524 LH0038 (2) AD7533 DAC1022 PA010 LM12 (2) AD537 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1266 (3) AD7541 DAC1218 (1) PA51 LM12 (2) AD563 DAC1265 (3) AD7541A DAC1218 (2) PA73 LM12 (2) AD566A DAC1266 AD7542 DAC1209 (2) 3507 LM6361 (2) AD573 ADC1005 (2) AD7542 DAC1208 (2) 35507 LM6361 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7545 DAC1230 (2) 3553 LH0042 (2) AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0043 (2) AD589M LM385 (1)<	AD521	LM363	(2)	AD7533	DAC1021		PA010	LH0101	(2)
AD537 LM331 (2) AD7541 DAC1218 (1) PA011 LM12 (2) AD562 DAC1266 (3) AD7541 DAC1219 (1) PA51 LM12 (2) AD563 DAC1265 (3) AD7541A DAC1218 (2) PA73 LM12 (2) AD566A DAC1266 AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD567 DAC1206 (2) AD7542 DAC1209 (2) 3507 LM6361 (2) AD581 LH0070 (1) AD7545 DAC1209 (2) 3550 LM6361 (2) AD581 LM581 AD7545 DAC1210 (2) 3551 LM6361 (2) AD582 LF398 (2) AD7548 DAC1230 (2) 3553 LH0063 (2) AD589M LM369 (2) AD7548 DAC1232 (2) 3571 LM675 (2) AD5890 LM185 (1) AD7552 ADC1220 (2) 3572 LH0021 (2) AD590 </td <td>AD524</td> <td>LH0038</td> <td>(2)</td> <td>AD7533</td> <td>DAC1022</td> <td></td> <td>PA010</td> <td>LM12</td> <td>(2)</td>	AD524	LH0038	(2)	AD7533	DAC1022		PA010	LM12	(2)
AD562 DAC1266 (3) AD7541 DAC1219 (1) PA51 LM12 (2) AD563 DAC1265 (3) AD7541A DAC1218 (2) PA73 LM12 (2) AD566A DAC1266 AD7541A DAC1208 (2) BURR-BROWN NATIONAL AD566A DAC1266 AD7542 DAC1209 (2) 3507 LM6361 (2) AD567 DAC1200 (2) AD7542 DAC1208 (2) 3542 LH0033 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) 3553 LH0042 (2) AD581 LM581 AD7545 DAC1209 (2) 3553 LH0042 (2) AD582 LF398 (2) AD7548 DAC1230 (2) 3553 LH0032 (2) AD583 LM369 (2) AD7548 DAC1230 (2) 3554 LH0032 (2) AD5890 LM134 (2) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 L	AD537	LM331	(2)	AD7541	DAC1218	(1)	PA011	LM12	(2)
AD563 DAC1265 (3) AD7541A DAC1218 (2) PA73 LM12 (2) AD565A DAC1265 AD7541A DAC1219 (2) BURR-BROWN NATIONAL AD566A DAC1230 (2) AD7542 DAC1208 (2) BURR-BROWN NATIONAL AD567 DAC1230 (2) AD7542 DAC1208 (2) 3507 LM6361 (2) AD573 ADC1005 (2) AD7545 DAC1208 (2) 3553 LH0033 (2) AD581 LM070 (1) AD7545 DAC1209 (2) 3550 LM6361 (2) AD583 LF198 (3) AD7545 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1230 (2) 3571 LM675 (2) AD589M LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0021 (2)	AD562	DAC1266	(3)	AD7541	DAC1219	(1)	PA51	LM12	(2)
AD503A DAC1203 AD7541A DAC1219 (2) BURR-BROWN NATIONAL AD566A DAC1266 (2) AD7542 DAC1208 (2) 3507 LM6361 (2) AD573 ADC1005 (2) AD7542 DAC1208 (2) 3533 LH0033 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) 3542 LH0042 (2) AD581 LM0581 AD7545 DAC1200 (2) 3550 LM6361 (2) AD583 LF198 (3) AD7545 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1232 (2) 3571 LM675 (2) AD5890 LM185 (1) AD7552 ADC1220 (2) 3573 LM075 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0021 (2) AD590 LM34 (3)	AD563	DAC 1265	(3)	AD7541A	DAC1218	(2)	PA73	LM12	(2)
AD5607 DAC1200 (2) AD7542 DAC1209 (2) 3507 LM6361 (2) AD573 ADC1005 (2) AD7542 DAC1209 (2) 3533 LH0033 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) 3550 LM6361 (2) AD581 LM581 AD7545 DAC1209 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7545 DAC1200 (2) 3551 LM6361 (2) AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1232 (2) 3571 LM675 (2) AD5890 LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7575 ADC1025 (2) 3626 LH0021 (2) AD590 LM34	AD566A	DAC1265		AD7541A	DAC1219	(2)	BURR-BROWN	NATIONAL	
AD573 ADC1005 (2) AD7542 DAC1210 (2) 3533 LH0033 (2) AD581 LH0070 (1) AD7545 DAC1208 (2) 3542 LH0042 (2) AD581 LM581 AD7545 DAC1209 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7545 DAC1200 (2) 3551 LM6361 (2) AD583 LF198 (3) AD7545 DAC1230 (2) 3553 LH0083 (2) AD588 LM369 (2) AD7548 DAC1230 (2) 3554 LH0032 (2) AD5890 LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1025 (2) 3626 LH0038 (2) AD590 LM34 (3) AD7575 ADC0820 (2) 3606A6 LH0038 (2) AD611J LF411C <td>AD567</td> <td>DAC1230</td> <td>(2)</td> <td>AD7542</td> <td>DAC1200</td> <td>(2)</td> <td>3507</td> <td>I M6361</td> <td>(2)</td>	AD567	DAC1230	(2)	AD7542	DAC1200	(2)	3507	I M6361	(2)
AD581 LH0070 (1) AD7545 DAC1208 (2) 3542 LH0042 (2) AD581 LM581 AD7545 DAC1209 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7545 DAC1209 (2) 3551 LM6361 (2) AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0032 (2) AD589 LM185 (1) AD7548 DAC1220 (2) 3571 LM675 (2) AD589 LM185 (1) AD7552 ADC1225 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0038 (2) AD590 LM34 (3) AD7575 ADC820 (2) 3666A6 LH0038 (2) AD590 LM35	AD573	ADC1005	(2)	AD7542	DAC1210	(2)	3533	LH0033	(2)
AD581 LM581 AD7545 DAC1209 (2) 3550 LM6361 (2) AD582 LF398 (2) AD7545 DAC1210 (2) 3551 LM6361 (2) AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0032 (2) AD589M LM385 (1) AD7548 DAC1232 (2) 3571 LM675 (2) AD589U LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3606A6 LH0036 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0038 (2) AD590 LM35 (3) AD7578 ADC1025 (2) 3606A6 LH0038 (2)	AD581	LH0070	(1)	AD7545	DAC1208	(2)	3542	LH0042	(2)
AD582 LF398 (2) AD7545 DAC1210 (2) 3551 LM6361 (2) AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0032 (2) AD589M LM385 (1) AD7548 DAC1232 (2) 3571 LM675 (2) AD589U LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM135 (2) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3629 LH0038 (2) AD590 LM34 (3) AD7575 ADC0820 (2) 3606A6 LH0036 (2) AD590 LM35 (3) AD7576 ADC820 (2) 3606A6 LH0038 (2) AD611J	AD581	LM581		AD7545	DAC1209	(2)	3550	LM6361	(2)
AD583 LF198 (3) AD7548 DAC1230 (2) 3553 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0063 (2) AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0032 (2) AD589M LM385 (1) AD7548 DAC1232 (2) 3571 LM675 (2) AD590 LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3666A6 LH0036 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0086 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD614 LH0086 (2) AD7578 ADC1205 (2) HOS-100 LH0033	AD582	LF398	(2)	AD7545	DAC1210	(2)	3551	LM6361	(2)
AD588 LM369 (2) AD7548 DAC1231 (2) 3554 LH0032 (2) AD589M LM385 (1) AD7548 DAC1231 (2) 3571 LM032 (2) AD589M LM385 (1) AD7548 DAC1232 (2) 3571 LM0575 (2) AD589U LM185 (1) AD7552 ADC1220 (2) 3573 LM675 (2) AD590 LM134 (2) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3666A6 LH0036 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038	AD583	LF198	(3)	AD7548	DAC1230	(2)	3553	LH0063	(2)
AD539M LM355 (1) AD7346 DAC1322 (2) 3571 LM075 (2) AD589U LM185 (1) AD7552 ADC1220 (2) 3572 LH0021 (2) AD590 LM134 (2) AD7552 ADC1225 (2) 3573 LM675 (2) AD590 LM135 (2) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3666A6 LH0038 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD611X LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC6820 SHC298A LF398A (1) AD650	AD588	LM369	(2)	AD7548	DAC1231	(2)	3554	LH0032	(2)
AD5300 LM105 (1) AD7352 ADC1220 (2) 3572 LM051 (2) AD590 LM134 (2) AD7571 ADC1025 (2) 3573 LM075 (2) AD590 LM34 (3) AD7571 ADC1005 (2) 3626 LH0036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3629 LH0038 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) HNA102 LH0033 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (LM305	(1)	AD7540	ADC1232	(2)	3571		(2)
AD590 LM135 (2) AD7571 ADC1025 (2) 3626 LH036 (2) AD590 LM34 (3) AD7571 ADC1025 (2) 3629 LH0036 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0084 (2) AD611K LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD590	LM134	(2)	AD7552	ADC1225	(2)	3573	LM675	(2)
AD590 LM34 (3) AD7571 ADC1025 (2) 3629 LH0038 (2) AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD611K LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD590	LM135	(2)	AD7571	ADC1005	(2)	3626	LH0036	(2)
AD590 LM35 (3) AD7575 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0084 (2) AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD611K LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD590	LM34	(3)	AD7571	ADC1025	(2)	3629	LH0038	(2)
AD611J LF411C (1) AD7576 ADC0820 (2) 3606A6 LH0086 (2) AD611K LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD590	LM35	(3)	AD7575	ADC0820	(2)	3606A6	LH0084	(2)
AD611K LF411AC (1) AD7578 ADC1205 (2) HOS-100 LH0033 (2) AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD611J	LF411C	(1)	AD7576	ADC0820	(2)	3606A6	LH0086	(2)
AD614 LH0086 (2) AD7578 ADC1225 (2) INA102 LH0038 (2) AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD611K	LF411AC	(1)	AD7578	ADC1205	(2)	HOS-100	LH0033	(2)
AD624 LH0038 (2) AD7820 ADC0820 SHC298A LF398A (1) AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LF398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD614	LH0086	(2)	AD7578	ADC1225	(2)	INA102	LH0038	(2)
AD650 LM331 (2) ADDAC-08 DAC0800 SHC80 LH398 (2) AD651 LM331 (2) ADDAC-08 DAC0801 SHC80 LF398 (2) AD654 LM331 (2) ADDAC-08 DAC0801 SHC85 LF398 (2)	AD624	LH0038	(2)	AD/820	ADC0820		SHC298A	LF398A	(1)
AD654 LM331 (2)	AD650	LIVI331	(2)				SHC85	1 5398	(2)
	AD654	LM331	(2)	10010-00	DROUGUT		511000	LI 000	(~)

CTS	NATIONAL		CA081A	1 = 4110	(2)	LIA5022		(1)
CTS0002	1 H002		CA081B		(2)	HA5033 HA5162	LH0033	(1)
CTS0004	LH0004		CA081C	TL081C	(2)	HA5180	LH0052	(1)
CTS0021	LH0021		CA082	LF412M	(2)	HF-10	MF10	(1)
CTS0024	LH0024		CA082A	LF412C	(2)	HI-201	LF13201	
CTS0032	LH0032		CA082B	LF412C	(2)	HI-300	AH5020	(2)
CTS0033	LH0033		CA082C	TL082C	(2)	ICH8530	LH0101	(2)
CTS0041	LH0041		CA084	LF147	(2)	ICL7114	ADC1205	(2)
CTS0042	LH0042		CA084B	LF347B	(2)	ICL7114	ADC1225	(2)
CIS2101A	LH2101A		CA084C	LF347	(2)	ICL7660	LMC7660	(1)
0152111	LH2111		CA124	LM124	(1)	ICL8069	LM313	
FLANTEC	ΝΑΤΙΟΝΑΙ		CA139	LM139	(1)	ICL8069	LM385-1.2	
EHA2500	I M6161	(2)	CA139A	LM139A		IH5009	AH5009	
EHA2502	1 M6161	(2)	CA1558	LIVI 1450			AH5010	
EHA2505	LM6361	(2)	CA158	LM158	8	115011	AH5012	
EHA2510	LM6161	(2)	CA158A	LM158A	- di - l	1H6108	LE13508	
EHA2512	LM6161	(2)	CA224	LM224	- di	IH6208	LF13509	
EHA2515	LM6361	(2)	CA239	LM239	(i)	LM741	LM741	
EHA2520	LM6164	(2)	CA239A	LM239A	(1)	μA748	LM748	
EHA2522	LM6164	(2)	CA258	LM258	(1)			
EHA2525	LM6364	(2)	CA258A	LM258A	(1)	HEWLETT-		
EHA2600	LM6161	(2)	CA301A	LM301A	(1)	PACKARD	NATIONAL	
EHA2602	LM6161	(2)	CA307	LM307	(1)	HCTL-100	LM628	(3)
EHA2605		(2)	CA3105	LM675	(2)		NATIONAL	
EHA2020		(2)	CASTI				INATIONAL	(0)
EHA2625	LINI0104	(2)	CA324	LIVI324	(1)	HA13421A	LIVI18293	(3)
EI 2006	LM6161	(2)	CA339	LM393	(2)	HA17002		
FL2006C	LM6261	$\binom{2}{2}$	CA339A	LM3394		HA17082A	LF412	(1)
ELH0002	LH0002	(1)	CA3401	LM3401	8	HA17084A	LF347	
ELH0021	LH0021	άŭ	CA358	LM358	- di -	HA17094	L M2904	
ELH0032	LH0032	(i)	CA358A	LM358A	- či –	HA17301	LM3301	
ELH0033	LH0033	(1)	CA741	LM741	(1)	HA17324	LM324	(i)
ELH0041	LH0041	(1)	CA747	LM747	(1)	HA17339	LM339	(1)
ELH0101	LH0101	(1)	CA748	LM748	(1)	HA17358	LM358	(1)
EVAD			DG201	LF11201		HA17393	LM393	(1)
EXAR	NATIONAL		DG211	LF13201		HA17458	LM1458	(1)
XH-1001	MF4C-100	(1)	DG212	LF13202		HA17741	LM741	(1)
XH-1002	MF40-50	(1)			(1)	HA17747	LM747	(1)
	LF347	(1)			(2)	HA17901	LM2901	(1)
XR1458	LM1458	(1)			(2)	HA1/902	LIVI2902	(1)
XR146	L F146	ä	HA2405	LM604C	(2)	HA17903	LIVI2903	(1)
XR246	LF246	- čiš	HA2500	LM6161	(2)	LINEAR		
XR346	LF346	ά	HA2502	LM6161	(2)	TECHNOLOGY	NATIONAL	
		``	HA2505	LM6361	(2)	AD581	LH0070	
HARRIS (Incl.			HA2510	LM6161	(2)	AD581	LM581	
GE/RCA/			HA2512	LM6161	(2)	LM1009M	LM136-2.5	
INTERSIL)	NATIONAL		HA2515	LM6361	(2)	LM129	LM129	
AD7520	DAC1021		HA2520	LH0003	(1)	LM134	LM134	
AD7520	DAC1022		HA2520	LM6164	(2)	LM185	LM185	
AD7521	DAC1220		HA2522			LM199	LM199	
AD7521	DAC1221		HA2522		(2)	LIVI234	LM234	
AD7530	DAC1020	(3)	HA2525	LH6364	(1)	LW329	LIVI329	
AD7530	DAC1020	(3)	HA2530	LH0024	(2)	LM385	LM385	
AD7530	DAC1022	(3)	HA2535	LH0024	(2)	LM399	LM399	
AD7531	DAC1220	(-7	HA2540	LH0032	(2)	LT1001	LM607A	(1)
AD7531	DAC1221		HA2541-2	LM6161	(2)	LT1004C	LM385	(.)
AD7531	DAC1222		HA2541-5	LM6361	(2)	LT1004M	LM185	
AD7533	DAC1020		HA2542	LH0032	(2)	LT1009C	LM336-2.5	
AD7533	DAC1021		HA2542-2	LM6164	(2)	LT1019C	LM368	(2)
AD7533	DAC1022		HA2542-5	LM6164	(2)	LT1019M	LM168	(2)
AU/541	DAC1218		HA2600	LM6161	(2)	LT1020	LP2951	(3)
ADC0801	ADC0201		HA2602	LM6161	(2)	L11021C	LM369	(1)
ADC0802			HA2000		(2)			(1)
ADC0803	ADC0802		HA2622		(2)	1 T10290	LIVI330-5.U	
ADC0804	ADC0804		HA2625	LM6364	(2)	LT10231	LIN 138-5.0	
CA081	LF411M	(2)	HA2640	LH0004	(1)	LT117A	LM117A	r
		(

LT123A LT138A LT130A LT317A LT323A LT323A LT338A LT350A REF-01 REF-01 SG1524 SG1525A SG1527A SG3524 SG3527A SG3527A LSI COMPUTED	LM123A LM138A LM150A LM317A LM323A LM323A LM350A LM350A LM168 LM1524D LM1525A LM1527A LM3524D LM3525A LM3527A	(1) (1) (1) (2) (2) (1) (2) (2)	LM323K LM337K LM350K MC1408 MC1408 MC1408 MC1414 LM1436 MC14442 MC14444 MC145040 MC145041 MC145041 MC1458 MC14508 MC1508 MC1514 MC1536	LM323K STEEL LM337K STEEL LM350K STEEL DAC0806 DAC0807 DAC0808 LM1414 LM343 ADC0829 ADC0830 ADC0811 ADC0811 LM1458 LM1496 DAC0808 LM1514 LM143	(1) (2) (2) (2) (2)	PRECISION MONOLITHIC INC. ADC-910 ADC-910 AMP-01 BUF-03 DAC-02 DAC-02 DAC-03 DAC-03 DAC-05 DAC-05 DAC-05	NATIONAL ADC1005 ADC1025 LH0033 DAC1020 DAC1021 DAC1022 DAC1020 DAC1022 DAC1020 DAC1021 DAC1022 DAC1020 DAC1021 DAC1022 DAC1022 DAC1022	(2) (2) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2
LS7261	LM621	(3)	MC1558 MC1596	LM1558 LM1596		DAC-08	DAC0801 DAC0802	
LS7263 MICRA MC0002 MC0003 MC0004 MC0032 MC0033 MC0041 MC0063	LM621 NATIONAL LH0002 LH0003 LH0004 LH0032 LH0033 LH0041 LH0063	(3)	MC1709 MC1709 MC1723 MC1723C MC1741 MC1747 MC1748 MC3301 MC3361	LM709 LM710 LM723 LM723C LM721L LM741 LM747 LM748 LM3301 LM3301 LM3361A	(1)	DAC-100 DAC-100 DAC-100 DAC-1408 DAC-1408 DAC-1408 DAC-312 DAC-8012 DAC-8012 DAC-8012	DAC1020 DAC1021 DAC1022 DAC0806 DAC0807 DAC0808 DAC1266 DAC1208 DAC1209 DAC1210	(2) (2) (2) (2) (2) (2) (2)
	NATIONAL		MC34001	LF351	(1)	DAC-888	DAC-0830	(2)
MP108	LM108		MC34001A MC34001B	LF411C LF411C	(1)	DAC-888 DAC-888	DAC0831 DAC0832	(2) (2)
MP108A	LM108A		MC34002	LF353	(1)	MUX-08E	LF13508	()
MP155	LF155		MC34002A	LF412A	(1)	MUX-24E	LF13509	(0)
MP155A MP156	LF155A		MC34002B	LF412C	(1)	OP-05	LM607	(2)
MP156A	LF156A		MC34004 MC34004	LF347	(1)	OP-15	LF411	(1)
MP157	LF157		MC34004B	LF147	(1)	OP-215	LF412	(1)
MP157A	LF157A		MC34004B	LF347B	(1)	OP-77	LM607	(1)
MP208	LM208		MC3401	LM3401	(1)	PM-108	LM108	
MP208A MP2162A	LM208A		MC3410 MC3412	DAC1020	(2)	PM-108A	LM108A	
MP308	LM308		MC35001	LF411M	(2)	PM-139	LW139A	
MP308A	LM308A		MC35001A	LF411M	(1)	PM-155	LF155	
MP355A	LF355A		MC35001B	LF411M	(1)	PM-155A	LF155A	
MP356A	LF356A		MC35002	LF412M	(1)	PM-156	LF156	
MP357A MP5010C	LF357A		MC35002A	LF412AM	(1)	PM-156A	LF156A	
MP5010G	LM385		MC3510	DAC1020	(1) (2)	PM-157 PM-157A	LF157	
MP5010H	LM185		MC4741	LM348	\ <i>)</i>	PM-208	LM208	
MP5010H	LM385		MC78LXXACG	LM78LXXACH		PM-208A	LM208A	
MP5010L	LM185		MC78LXXACP			PM-2108A	LH2108A	
MPOP07	LM365	(1)				PM-308	LM3084	
		(•)	MC78MXXCT	LM341P-XX		PM-339A	LM339A	
MOTOROLA	NATIONAL		MC78MXXCT	LM342P-XX		PM-355	LF355	
AD562A	DAC1266	(2)	MC78MXXCT	LM78MXXCT		PM-355A	LF355A	
DAC-08	DAC 1265	(2)	MC78XXACT			PM-355	LF350 LF357	
DAC-08	DAC0801		MC78XXCT	LM78XXCT		PM-357A	LF357A	
DAC-08	DAC0802		MC79LXXACG	LM320H-XX		PM-725	LM725	
LM109H	LM109H		MC79LXXACP	LM320LZ-XX		PM-741	LM741	
LM109K	LM109K STEEL					PM-747	LM747	
LM123K	I M123K STEEL		MC79MXXAKC			PN-7533	DAC1020	
LM137K	LM137K STEEL		MC79XXACT	LM320T-XX		PM-7533	DAC1022	
LM150K	LM150K STEEL		MC79XXAKC	LM320K-XX		PM-7541	DAC1218	
LM2931	LM2931		MC79XXCK	LM320K-XX		PM-7541	DAC1219	
LM309K LM317K	LM309K STEEL		MC79XXCK MC79XXCT	LM79XXCK LM79XXCT		PM356A PM420	LF356A LM124	(1)

Cross Reference by Part Number

REF-01CJ	LM368-1.0	(1)	LM2935	LM2935		MC1496N	LM1496N	
REF-02	LM368-5.0	(3)	LM305H	LM305H	(1) L	MC1508	DAC0808	
BEE-43	LM368-2.5	8 I	I M300H	I M300H	- XX	MC15964		
		22			22	NEASSON	LIVITUSOFI	(0)
		υ [LIVIOUSK	LIVISUAR SIEEL	꼬ㅣ	1124000	LIVIOJJ	(2)
SW-06B	LF11333	1	LM31/H	LM317H	(1)	NE4558D	LM833CM	(2)
SW-06F	LF13333		LM317K	LM317K	(1)	NE4558N	LM833CN	(2)
SW-06G	LF13333	1	LM317K	LM317K STEEL	(1)	NE5034	ADC0841	(2)
SW-201B	LF11201		1 M317T	LM317T	άŭ Ι	NE5118	DAC0830	
SW-201E	LE13201		I M323K	I M322K STEEL	22	NE520	LM261	(1)
SW-2011	1 10201			LIVISZON STEEL	. (0	NE529		8
SW-201G	LF13201		LIVI334	LM334		NE532	LM358	(1)
SW-202B	LF11202		LM335	LM335		NE5410	DAC1020	(2)
SW-202F	LF13202		LM335A	LM335A		NE5532	LM833	
SW-202G	LF13202		LM337H	LM337H	(1)	NE5532N	LM833CN	(2)
			I M337K	I M337K STEEL	ά	NE5532P	LM833CN	2
RAYTHEON	NATIONAL		I M338K	I M338K STEEL		NESSEN	LM655CN	()
1 0265	1 0265				. (1)	SAE00		(4)
DC1450					(n)	3A332	LIVI2904	8
RC1458	LIN1458		LM/805MK	LM140K-5.0	(1)	SA534	LM2902	(1)
RC1558	LM1558		SG1524	LM1524D	(1)	SE5118	DAC0830	(2)
RC714	LM607	(1)	SG1525A	LM1525A	(1)	SE529	LM161	(1)
RC741	LM741		SG1527A	LM1527A	(1)	SE532	LM158	(1)
BC747	I M747		SG2524	LM2524D	άí I	SE5410	DAC1020	(2)
BEE-01	LM369	(n)	SG3524	LM3524D	74 L	SE567	LM567	(2)
	1 M269	X	SC3524		<u> 出</u> [(4)
			303323A	LIVIJOZOA	<u> </u>	μA1230F		<u> </u>
REF-02	LM368-5.0	(3)	5G352/A	LM3527A	(1)	μA723CL	LM/23CH	(1)
REF-03	LM368-5.0	(1)	TBC0136	LM336		μA723CN	LM723CN	(1)
			TCA3089	LM3089		μA723F	LM723J	(1)
SAMSUNG	NATIONAL		TDA2310	LM381		µA723L	LM723H	άí
KA3524	LM3524D		"A741	L M741		"A741	L M741	(.)
KA431	L M/31		μΔ7/8	LM748		μΔ747		
KA70C40			μΑ740			μΑ/4/		
KA78540	LM78540		μA7805CK	LM7805KC	(1)			
LM/41	LM741		μA7812CK	LM7812KC	(1)	SILICON		
MC78LXX	LM78LXX		μA7812MK	LM140K-12	(1)	GENERAL	NATIONAL	
MC78MXX	LM78MXX		µA7815CK	LM7815KC	(1)	SG101	LM101A	
MC78XX	LM78XX	1	μA7815MK	LM140K-15	ά	SG101A	LM101A	
MC79MXX			"A7905CK	LM7905KC	81	SG104	LM104	
MC70YY					꼾ㅣ	SC105		
WO19XX			μΑ7905ΙνΙΚ Α7040ΟΙ		81	30103		
606			μΑ/9120K	LM/912KC	<u> </u>	SG107	LM107	
505-		1	μA7912MK	LM120K-12	(1)	SG109	LM109	
THOMSON	NATIONAL		μA7915CK	LM7915KC	(1)	SG117	LM117	
L123CB	LM723CN	(1)	μA7915MK	LM120K-15	(1)	SG1173	LM675	(2)
L293	LM18293					SG117A	LM117A	• •
L4940	LM2940T-5.0	(2)	SIEMENS	NATIONAL		SG117MV	IM117HV	
14941	LM2940T-5.0	3	TCA365	1 H0101	(1)	SG120-YY		
14000	LIVI25401-5.0		104300	LHUIUI	(1)	30120-77		
L4900		(2)	CICNETICS	NATIONAL		56123	LM123	
L4962	LM2579	(2)	SIGNETICS	NATIONAL		SG123A	LM123A	
L78MXXCV	LM341P-XX	(2)	78LXXACS	LM78LXXACZ	(1)	SG124	LM124	
L78S05CV	LM323K-5.0	(1)	78LXXADB	LM78XXACH	(1)	SG137	LM137	
L78XXACV	LM340AT-XX		78LXXCDB	LM78LXXCH	(1)	SG138	LM138	
L78XXCT	LM78XXCK		78LXXCS	I M78I XXAC7	ά I	SG138A	LM1384	
L78XXCV	I M78XYCT		787701		19	2010011		
					(1)	SG140-YY		
	I MOOT VV	I	787704		(1)	SG140-XX	LIVI 140-XX	(1)
	LM320T-XX		78XXDA	LM78XXCK	(1) (1)	SG140-XX SG1436	LM140-XX LM343	(1)
	LM320T-XX LM79XXCK		78XXDA 79XXCU	LM78XXCT LM78XXCK LM79XXCT	(1) (1) (1)	SG140-XX SG1436 SG150	LM140-XX LM343 LM150	(1)
	LM320T-XX LM79XXCK LM79XXCT		78XXDA 79XXCU 79XXDA	LM78XXCT LM78XXCK LM79XXCT LM79XXCK	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A	LM140-XX LM343 LM150 LM150A	(1)
LF198	LM320T-XX LM79XXCK LM79XXCT LF198A	(1)	78XXDA 79XXCU 79XXDA ADC0801	LM78XXCT LM78XXCK LM79XXCT LM79XXCK ADC0801	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524	LM140-XX LM343 LM150 LM150A LM1524D	(1) (1)
LF198 LF298	LM320T-XX LM79XXCK LM79XXCT LF198A LF298	(1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802	LM78XXCT LM78XXCK LM79XXCT LM79XXCK ADC0801 ADC0802	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524 SG1524B	LM140-XX LM343 LM150 LM150A LM1524D LM1524D	(1) (1)
L79XXCV LF198 LF298 LF398	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A	(1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803	LM78XXCF LM78XXCK LM79XXCT LM79XXCK ADC0801 ADC0802 ADC0803	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524 SG1524B SG1525A	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A	(1) (1) (1)
LF198 LF198 LF298 LF398 LM105H	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H	(1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804	LM78XXCT LM79XXCK LM79XXCT LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524 SG1524B SG1525A SG1527A	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A	(1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM105H	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL	(1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805	LM78XXCT LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0804 ADC0805	(1) (1) (1) (1)	SG140-XX SG1436 SG1500 SG1524 SG1524B SG1525A SG1527A SG15276	LM140-AX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A	 (1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM105H	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM105H LM109K STEEL LM117L	(1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC 08	LM78XXCK LM79XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0805	(1) (1) (1) (1)	SG140-XX SG1436 SG1500 SG150A SG1524 SG1524B SG1525A SG1527A SG1536 SG201	LM140-AX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A LM143	 (1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM105H LM117H	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LM117H	(1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08	LM78XXCK LM79XXCK LM79XXCT LM79XXCK ADC0801 ADC0802 ADC0803 ADC0803 ADC0805 DAC0805	(1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524 SG1524B SG1525A SG1527A SG1536 SG201	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM143 LM201A	(1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM105H LM109K LM117H LM117K	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LF117K	(1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08	LM78XXCK LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0800 DAC0801	(1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1524B SG1525A SG1527A SG1536 SG201 SG201A	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM143 LM201A LM201A	(1) (1) (1) (1) (1)
LF39XCV LF298 LF398 LM105H LM109K LM117H LM117K LM117K	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM105H LM109K STEEL LM117H LF117K LF117K STEEL	(1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0803 ADC0805 DAC-08 DAC-08 DAC-08	LM78XXCK LM79XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC0800 DAC0801 DAC0802	(1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1525A SG1525A SG1527A SG1536 SG201 SG201A SG204	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A LM1527A LM201A LM201A LM201A LM204	(1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM109K LM109K LM117H LM117K LM117K LM117K LM117K	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LF117K LF117K STEEL LF123K STEEL	(1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 LF198	LM78XXCK LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC0805 DAC0800 DAC0801 DAC0802 LF198	(1) (1) (1) (1)	SG140-XX SG1436 SG1500 SG150A SG1524 SG1524B SG1525A SG1525A SG1536 SG201 SG201A SG204 SG205	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A LM143 LM201A LM201A LM204 LM205	(1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LF398 LM105H LM105H LM109K LM117H LM117K LM117K LM117K LM123K LM134	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LF117K LF117K STEEL LF123K STEEL LM134	(1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298	LM78XXCK LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC0805 DAC0800 DAC0801 DAC0802 LF198 LF298	(1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1524B SG1525A SG1525A SG1527A SG1527A SG201 SG201A SG204 SG205 SG207	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM143 LM201A LM201A LM201A LM205 LM205 LM207	(1) (1) (1) (1) (1)
LF198 LF298 LF298 LM105H LM105H LM117H LM117K LM117K LM117K LM123K LM123K LM135	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM105H LM109K STEEL LM117H LF117K LF117K STEEL LF123K STEEL LM134 LM135	(1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF198 LF398	LM78XXCK LM79XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC0800 DAC0801 DAC0802 LF198 LF398	(1) (1) (1) (1)	SG140-XX SG1436 SG150A SG1524 SG1524B SG1525A SG1527A SG1527A SG1527A SG201 SG201 SG204 SG205 SG207 SG224	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A LM201A LM201A LM201A LM204 LM205 LM207 LM224	(1) (1) (1) (1) (1)
LF198 LF298 LF298 LM105H LM109K LM117H LM117K LM117K LM117K LM123K LM134 LM135 LM137H	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM105H LM105H LM10FH LM17K LF117K STEEL LF123K STEEL LF123K STEEL LM134 LM135 LM137H	(1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298 LF298 LF298 LF398 LF398	LM78XXCK LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0800 DAC0800 DAC0801 DAC0802 LF198 LF298 LF298 LF398 LF398 LM109H	(1) (1) (1) (1)	SG140-XX SG1436 SG1500 SG150A SG1524 SG1524B SG1525A SG1525A SG1536 SG201A SG201A SG201A SG204 SG205 SG207 SG224 SG224 SG224	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM143 LM201A LM201A LM201A LM204 LM205 LM207 LM224 LM224 LM224 LM224	 (1) (1) (1) (1) (1)
L79XXCV LF198 LF298 LM105H LM109K LM109K LM117H LM117K LM117K LM117K LM123K LM134 LM135 LM137K	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM109K STEEL LM17K LF117K STEEL LF123K STEEL LM134 LM135 LM137H LM137K STEEL	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF198 LF298 LF398 LF398 LM309DA	LM78XXCT LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0803 ADC0804 ADC0805 DAC0805 DAC0800 DAC0801 DAC0801 DAC0802 LF198 LF298 LF298 LF398 LF398 LM309K	(1) (1) (1) (1) (1)	SG140-XX SG1436 SG150 SG150A SG1524 SG1524B SG1525A SG1527A SG1527A SG201 SG201 SG201 SG204 SG205 SG207 SG224 SG2524B	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1525A LM1527A LM143 LM201A LM201A LM201A LM204 LM205 LM205 LM207 LM224 LM2524D	 (1) (1) (1) (1) (1)
LF198 LF298 LF298 LM105H LM105H LM109K LM117H LM117K LM117K LM117K LM123K LM123K LM134 LM135 LM137H LM137K LM1384	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LF117K LF117K STEEL LM134 LM135 LM137H LM137K STEEL LM139K STEEL LM139K STEEL	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298 LF398 LF398 LF398 LM109DB LM309DA	LM78XXCK LM79XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0805 DAC0801 DAC0801 DAC0802 LF198 LF398 LF398 LF398 LM109H LM309K		SG140-XX SG1436 SG150A SG1524 SG1524B SG1525A SG1525A SG1527A SG201 SG201 SG201 SG204 SG205 SG207 SG224 SG2524 SG2524B SG2524B	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM1527A LM201A LM201A LM201A LM204 LM205 LM207 LM2524D LM2524D LM2524D	 (1) (1) (1) (1) (1)
LF39XCV LF198 LF298 LF398 LM105H LM105H LM117H LM117K LM117K LM123K LM123K LM135 LM135 LM137H LM137H LM137K LM137K LM137K	LM320T-XX LM79XXCK LM79XXCK LF198A LF298 LF398A LM105H LM105H LM105H LM107K STEEL LM17K LF117K STEEL LF123K STEEL LM134 LM135 LM137H LM137K STEEL LM138K STEEL LM138K STEEL		78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0803 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298 LF398 LF398 LM109DB LM309DA LM309DB	LM78XXCK LM79XXCK LM79XXCT LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0800 DAC0800 DAC0801 DAC0802 LF198 LF298 LF398 LF398 LM109H LM309K LM309H	(1) (1) (1) (1) (1) (1) (1) (1)	SG140-XX SG1436 SG1500 SG150A SG1524 SG1524B SG1525A SG1525A SG201A SG201A SG201A SG204 SG205 SG207 SG224 SG2524 SG2524B SG301A	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM143 LM201A LM201A LM204 LM205 LM205 LM205 LM207 LM224 LM2524D LM2524D LM2524D LM2524D	 (1) (1) (1) (1) (1)
LF39XCV LF198 LF298 LF398 LM105H LM109K LM109K LM117K LM117K LM117K LM117K LM123K LM134 LM135 LM137H LM137K LM137K LM137K LM138K LM138K	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM109K STEEL LM17K LF117K STEEL LM134 LM135 LM137H LM137K STEEL LM138K STEEL LM138K STEEL LM138K STEEL LM138K STEEL	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 LF198 LF298 LF298 LF398 LM109DB LM309DA LM309DB LM340XXDA	LM78XXCT LM79XXCT LM79XXCT ADC0801 ADC0802 ADC0803 ADC0803 ADC0805 DAC0800 DAC0800 DAC0800 LF198 LF298 LF398 LF398 LF398 LF398 LM109H LM309K LM309H LM340KXX	(1) (1) (1) (1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1524B SG1525A SG1525A SG1536 SG201 SG201A SG204 SG205 SG207 SG224 SG2524B SG301A SG304	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1525A LM1527A LM201A LM201A LM201A LM204 LM205 LM207 LM224 LM2524D LM2524D LM2524D LM2524D LM301A LM304	 (1) (1) (1) (1) (1)
LF198 LF298 LF298 LF398 LM105H LM105H LM109K LM117H LM117K LM117K LM117K LM123K LM134 LM135 LM137H LM137K LM137K LM138K LM234 LM235	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM117H LF117K LF117K STEEL LM134 LM135 LM137H LM137K STEEL LM138K STEEL LM234 LM235	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	78XXDA 79XXCU 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298 LF398 LF398 LF398 LM109DB LM309DA LM309DB LM340XXDA LM340XXLL	LM78XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0803 ADC0805 DAC0805 DAC0801 DAC0801 DAC0801 DAC0802 LF198 LF398 LF398 LF398 LF398 LM109H LM309K LM309H LM340KXX LM340T-XX	(1) (1) (1) (1) (1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1524B SG1525A SG1525A SG1527A SG201 SG201 SG201A SG204 SG205 SG207 SG224 SG2524 SG2524B SG301A SG304 SG305	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1527A LM201A LM201A LM201A LM201A LM204 LM205 LM207 LM224 LM2524D LM2524D LM2524D LM2524D LM2524D LM2524D LM301A LM304 LM305	 (1) (1) (1) (1) (1)
LF198 LF298 LF298 LF398 LM105H LM109K LM117H LM117K LM117K LM123K LM123K LM135 LM135 LM137H LM137K LM137K LM137K LM138K LM234 LM235 LM2930A	LM320T-XX LM79XXCK LM79XXCK LF398A LF298 LF398A LM105H LM105H LM109K STEEL LM117H LF117K LF117K STEEL LM134 LM135 LM137H LM137K STEEL LM138K STEEL LM234 LM235 LM2930T-5.0		78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0805 DAC-08 DAC-08 DAC-08 DAC-08 LF198 LF298 LF398 LF398 LM109DB LM309DA LM309DB LM309DB LM309DB LM3040XXDA	LM78XXCK LM79XXCT LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0800 DAC0800 DAC0801 DAC0802 LF198 LF298 LF398 LF398 LF398 LM109H LM309K LM309H LM309H LM309H LM309H LM340T-XX DAC0806		SG140-XX SG1436 SG1500 SG150A SG1524 SG1524B SG1525A SG1525A SG201A SG201A SG201A SG204 SG205 SG207 SG224 SG2524 SG2524B SG301A SG304 SG305 SG307	LM140-XX LM343 LM150 LM150 LM1524D LM1524D LM1525A LM1527A LM1527A LM143 LM201A LM201A LM204 LM205 LM205 LM207 LM224 LM2524D LM2524D LM2524D LM2524D LM2524D LM301A LM304 LM305 LM307	 (1) (1) (1) (1)
LF198 LF298 LF298 LF398 LM105H LM105H LM117H LM117K LM117K LM123K LM134 LM135 LM137H LM137H LM137H LM137K LM137K LM138K LM235 LM235 LM235 LM2930A LM2931A	LM320T-XX LM79XXCK LM79XXCT LF198A LF298 LF398A LM105H LM109K STEEL LM17H LF117K STEEL LF123K STEEL LM134 LM135 LM137H LM137K STEEL LM138K STEEL LM234 LM235 LM2930T-5.0 LM2931AT-5.0		78XXDA 79XXCU 79XXDA ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC-08 DAC-08 DAC-08 LF198 LF298 LF298 LF398 LM109DB LM309DA LM309DB LM309DB LM340XXDA LM340XXLL MC1408	LM78XXCK LM79XXCK ADC0801 ADC0802 ADC0803 ADC0804 ADC0805 DAC0805 DAC0800 DAC0801 DAC0802 LF198 LF298 LF298 LF398 LM109H LM309K LM309H LM309H LM309H LM309H LM340KXX LM340T-XX DAC0806 DAC0807	(1) (1) (1) (1) (1) (1) (1)	SG140-XX SG1436 SG150A SG150A SG1524 SG1524B SG1525A SG1525A SG201 SG201A SG204 SG205 SG207 SG224 SG2524 SG2524B SG301A SG305 SG305 SG307 SG309	LM140-XX LM343 LM150 LM150A LM1524D LM1524D LM1525A LM1525A LM1525A LM1525A LM201A LM201A LM201A LM204 LM205 LM207 LM205 LM207 LM2524D LM2524D LM301A LM304 LM305 LM307 LM309	 (1) (1) (1) (1) (1)

SG3173	LM675	(2)	ADC0834	ADC0834		TLO64A	LF444A	(1)
SG317A	LM317A	• •	ADC0838	ADC0838		μA709	LM709	• •
SG317MV	LM317HV		LM317KC	LM317T	(1)	uA723CJ	LM723CJ	
SG320-XX	LM320-XX		BC4558	LM833	(.,	14723CN	LM723CN	
50322	LM323		RC4588D	LM833CM		μΔ723M I	1 M723 I	
5C000A			DV4550D	LMODOCM		A 700 CN		
5G323A			HV4556D		(1)	μΑ7330N		
SG324	LM324			LF351	(1)	μΑ/41	LIVI741	
SG337	LM337		TL071A	LF411	(1)	μΑ/4/	LM/4/	
SG338	LM338		TL071B	LF411	(1)	μA78LXXACL	LM78LXXACZ	
SG338A	LM338A		TL072	LF353	(1)	µA78MXXCKD	LM78MXXCP	
SG340-XX	LM340-XX		TL072A	LF412	(1)	µA78XXCKC	LM78XXCT	
SG350	LM350		TL072B	LF412	(1)	µA79MXXCKD	LM79MXXCP	
SG350A	LM350A		TL074	LF347	(1)	μA79XXCKC	LM79XXCT	
SG3524	LM3524D	(1)	TL074A	LE347B	an l	1		
SG3524B	LM3524D	(.,	TL081	TI 081	- di -	TOSHIBA	NATIONAL	
SG35254	LM35254	(1)	TL081A	1 E411		TA7504	I M7/1	
60050ZJA		(1)			- 22	TA75004	LM2001	(1)
5G3527A		(1)	TLOOD			TA75059		
SG/23	LM723		TL082	1L082	(1)	TA75358	LIM2904	(1)
SG723C	LM723C		TL082A	LF412	(1)	TA75393	LM2903	(1)
SG741	LM741		TL082B	LF412	(1)	TA75902	LM2902	(1)
SG78XX	LM140-XX		TL084	LF347	(1)			
SG78XXA	LM140A-XX	(2)	TL084A	LF347B	(1)	UNITRODE	NATIONAL	
SG78XXAC	LM340A-XX	(2)	TL087	LF411A	(1)	L293	LM18293	
SG78XXC	LM78XXC	.,	TL088	LF411A	(1)	UC117	LM117	
SG79XX	LM120-XX		TI 288	L F412A	άí I	UC137	LM137	
SG79XXA	LM120-XX	(2)	TI 487N	LM3915N	(2)	UC150	LM150	
SG70YYAC	LM320-XX	(2)	TL 480N	LM2014N	(2)	UC1524	LM1524D	(1)
6G70XXC		(4)			(2)	UC1524		(1)
30/9770	LIVITBAAG		TL490N		(2)	UC1524A		(2)
	NATIONAL		TL491N	LM3914N	(2)	UC1525A	LIVITS25A	
SILICONIA	NATIONAL		TL520	ADC0848	(2)	UC1527A	LM1527A	
DG201	LF13201		TL521	ADC0848	(2)	UC2524	LM2524D	(1)
DG202	LF13202		TL522	ADC0848	(2)	UC2524A	LM2524D	(2)
DG211	LF13201		TL530	ADC0830B		UC317	LM317	
DG212	LF13202		TL531	ADC0830C		UC337	LM337	
DG508	LF13508		TL532	ADC0829B		UC350	LM350	
DG509	LF13509		TLC532A	ADC0829B	(2)	UC3524	LM3524D	(1)
			TL533	ADC0829C	· /	UC3524A	LM3524D	(2)
SPRAGUE	NATIONAL		TI C533A	ADC0829C	(2)	UC3525A	LM3525A	(-)
SG3525A	LM3525A		TLC274AC	I MC660AI	(2)	UC3527A	LM3527A	
SC35274	LM2527A			LMC660AI	(2)	110494		(2)
	LM10027A	(2)		LMCGGOAM	(2)			(2)
001129930	LIVI 10293	(3)		LMCCCOUAIM	(2)			(2)
	NATIONAL			LIVICODUAI	(2)			(2)
TELEDTINE	NATIONAL		TLC274BI	LINC660AI	(2)			
TP0032	LH0032		TLC274BM	LMC660AM	(2)	UC78XXCK	LM/8XXCK	
TP0033	LH0033		TLC274C	LMC660C	(2)	UC78XXK	LM140K-XX	
			TLC2741	LMC660AI	(2)	UC79XXACK	LM320K-XX	(2)
TEXAS			TLC274M	LMC660AM	(2)	UC79XXAK	LM120K-XX	(2)
INSTRUMENTS	NATIONAL		TLC540	ADC0811	(2)	UC79XXCK	LM79XXCK	
ADC0801	ADC0801		TLC541	ADC0811		UC79XXK	LM120K-XX	(1)
ADC0802	ADC0802		TLC549	ADC0831	(2)			• •
ADC0803	ADC0803		TI 061	I F441	- dí I			
ADC0804	ADC0804		TLO61A	I F441	- Xi			
ADC0805	ADC0805		TLO61B		- 22			
ADC0808	ADC0808		TLOG2		: ::::::::::::::::::::::::::::::::::::			
			11002	LI 442	- :::			
			TLOGOD		- 22			
ADC0831	ADC0831		TLO62B	LF442	- (!)			
ADC0832	ADC0832		TLO64	LF444	(1)			

Industry Package Cross-Reference Guide



			NICO	·1	· · · · · · · · · · · · · · · · · · ·			l		
		NSC	NSC μA	Signetics	Motorola	ті	RCA	Hitachi	NEC	LTC
	4/16 Lead Glass/Metal DIP	D	D	ł	L		D	С	D	D
	Glass/Metal Flat Pack	F	F	Q	F	F, S	к	F		Q
	TO-99, TO-100, TO-5	н	Н	Т, К, L, DB	G	L	S*, V1**		A	н
	8-, 14- and 16-Lead Low Temperature Ceramic DIP	J	R, D	F	U	J		G	D	J, J8
	(Steel) TO-3 (Aluminum)	к кс	к	DA	кs к	к				к
	8-, 14- and 16-Lead Plastic DIP	N	T, P	V, A, B	Ρ	P, N	E	Р	с	N, N8
*With dual-in-line formed leads										

**With radically formed leads

	NSC	NSC μA	Signetics	Motorola	ті	RCA	Hitachi	NEC	LTC	Indust
TO-202 (D-40, Durawatt)	Р					КD				ry Package Cros
TO-220 3- & 5-Lead TO-220 11-, 15- & 23-Lead	T T	U	U		кс		T	Н	Т	s-Reference G
Low Temperature Glass Hermetic Flat Pack	w	F		F	w					uide
TO-92 (Plastic)	z	w	S	Ρ	LP			Н	z	
(Narrow Body) SO (Wide Body)	M WM	S	D	D	D	M	MP	G	S	

xxxi

Guide			NSC	NSC μA	Signetics	Motorola	ті	RCA	Hitachi	NEC	LTC
kage Cross-Reference		PCC	v	Q	A	FN	FN	Q	СР	L	
dustry Pa											
Ч		LCC Leadless Ceramic Chip Carrier	E	L1	G	U	FK/ FG/FH	BJ	CG	к	
	तमममममनो										



Section 1 Active Filters



Section 1 Contents

Active Filters Definition of Terms	1-3
Active Filters Selection Guide	1-4
AF100 Universal Active Filter	1-5
AF150 Universal Wideband Active Filter	1-23
AF151 Dual Universal Active Filter	1-42
LMF90 4th-Order LMCMOS™ Programmable Elliptic Notch Filter	1-51
LMF100 High Performance Dual Switched Capacitor Filter	1-71
LMF120 Mask Programmable Switched Capacitor Filter	1-93
MF4 4th Order Switched Capacitor Butterworth Lowpass Filter	1-106
MF5 Universal Monolithic Switched Capacitor Filter	1-119
MF6 6th Order Switched Capacitor Butterworth Lowpass Filter	1-134
MF8 4th Order Switched Capacitor Bandpass Filter	1-152
MF10 Universal Monolithic Dual Switched Capacitor Filter	1-174

National Semiconductor

Active Filters Definition of Terms

 $f_{\mbox{CLK}}$ the switched capacitor filter external clock frequency. $f_{\mbox{o}}$ center of frequency of the second order function complex pole pair. $f_{\mbox{o}}$ is measured at the bandpass output of each 1/2 MF10, and it is the frequency of the bandpass peak occurrence.

 ${\bf Q}:$ quality factor of the 2nd order function complex pole pair. Q is also measured at the bandpass output of each $1\!\!\!/_2$ MF10 and it is the ratio of f_0 over the -3 dB bandwidth of the 2nd order bandpass filter. The value of Q is not measured at the lowpass or highpass outputs of the filter, but its value relates to the possible amplitude peaking at the above outputs.

HOBP: the gain in (V/V) of the bandpass output at $f = f_0$. **HOLP:** the gain in (V/V) of the lowpass output of each $\frac{1}{2}$ MF10 at $f \rightarrow 0$ Hz. **H_{OHP}:** the gain in (V/V) of the highpass output of each $\frac{1}{2}$ MF10 as f \rightarrow f_{CLK}/2.

 $\mathbf{Q}_{\mathbf{Z}}$: the quality factor of the 2nd order function complex zero pair, if any. ($\mathbf{Q}_{\mathbf{Z}}$ is a parameter used when an allpass output is sought and unlike Q it cannot be directly measured).

f₂: the center frequency of the 2nd order function complex zero pair, if any. If f_Z is different from f_0 , and if the Q_Z is quite high it can be observed as a notch frequency at the allpass output.

 f_{notch} the notch frequency observed at the notch output(s) of the MF10.

 H_{ON_1} : the notch output gain as f \rightarrow 0 Hz.

H_{ON2}: the notch output gain as $f \rightarrow f_{CLK}/2$.

National Semiconductor

Active Filter Selection Guide

Device #	Туре	Function	Max Order	Max Freq Accuracy	Freq Range	Typ. Q Accuracy	Max F x Q
AF100	Universal	Universal	2nd	±1.0%	0.1–10 kHz	±7.5%	50 kHz
AF150	Wideband Universal	Universal	2nd	±1.0%	0.1–100 kHz	±7.5%	200 kHz
AF151	Dual Universal	Universal	4th	±1.0%	0.1–10 kHz	±7.5%	50 kHz
MF10 (S, T)	Universal	Universal	4th	±0.6%	0.1–30 kHz	±2%	200 kHz
MF8 (T)	Bandpass	Chebyshev Butterworth	4th	±1.0%	0.1–20 kHz	±2%	5 MHz
MF6 (S, T)	Lowpass	Butterworth	6th	±1.0%	0.1–20 kHz	N/A	N/A
MF5 (S)	Universal	Universal	2nd	±1.0%	0.1–30 kHz	±6%	200 kHz
MF4 (S)	Lowpass	Butterworth	4th	±0.6%	0.1–20 kHz	N/A	N/A
LMF100	Universal	Universal	4th	±0.6%	0.1–40 kHz	±2%	1.8 MHz
LMF90	Notch	Elliptic	4th	±1%	0.1–30 kHz	N/A	N/A
LMF120	Universal Mask-Programmable	Universal	12th	±1.5%	0.1–100 kHz	±2%	1 MHz

S Surface Mount Available

T Extended Temperature Available

 $\pm 5V$ to $\pm 18V$

±1% unadjusted

National Semiconductor

AF100 Universal Active Filter

General Description

The AF100 state variable active filter is a general second order lumped RC network. Only four external resistors program the AF100 for specific second order functions. Lowpass, highpass, and bandpass functions are available simultaneously at separate outputs. Notch and allpass functions are available by summing the outputs in the uncommitted output summing amplifier. Higher order systems are realized by cascading AF100 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be formed.

Features

- Military or commercial specifications
- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate lowpass, highpass, bandpass outputs
- Inputs may be differential, inverting, or non-inverting
- Allpass and notch outputs may be formed using uncommitted amplifier
- Operates to 10 kHz
- Q range to 500
- Power supply range
- Frequency accuracy
- Q frequency product ≤50,000


Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability an	a specifications.	AF100-10G, AF100-20G,	
Supply Voltage	±18V	AF100-1CN, AF100-2CN	-25°C to +85°C
Power Dissipation	900 mW/Package	AF100-1G, AF100-2G	-55°C to +125°C
	(500 mW/Amp)	Storage Temperature	
Differential Input Voltage	±36V	AF100-1G, AF100-2G	-65°C to +125°C
Output Short Circuit Duration (Note 1)	Infinite	AF100-1CG, AF100-2CG, AF100-1CJ, AF100-2CJ	
Lead Temperature (Soldering, 10 sec.)	300°C	AF100-1CN, AF100-2CN	-25°C to +100°C

Operating Temperature AF100-1CJ, AF100-2CJ,

Electrical Characteristics (Complete Active Filter) (Note 2)

Parameter	Conditions	Min	Тур	Max	Units
Frequency Range	$f_{C} \times Q \le 50,000$			10k	Hz
Q Range	$f_{C} \times Q \le 50,000$			500	Hz/Hz
f ₀ Accuracy AF100-1, AF100-1C AF100-2, AF100-2C	$ \begin{split} & f_{C} \times Q \leq 10,000, \ T_{A} = 25^{\circ}C \\ & f_{C} \times Q \leq 10,000, \ T_{A} = 25^{\circ}C \end{split} $			±2.5 ±1.0	%
f ₀ Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_{C} \times Q \le 10,000 T_{A} = 25^{\circ}C$			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	$V_{S} = \pm 15V$		2.5	4.5	mA

Electrical Characteristics (Internal Op Amp) (Note 3)

Parameter	Conditions	Min	Тур	Max	Units
Input Offset Voltage	$R_S \le 10 \ k\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nA
Input Resistance			2.5		MΩ
Large Signal Voltage Gain	$\begin{array}{l} R_{L} \geq 2k \\ V_{OUT} = \ \pm 10V \end{array}$	25	160		V/mV
Output Voltage Swing	$R_{L} = 10 k\Omega$ $R_{L} = 2 k\Omega$	±12 ±10	±14 ±13		v
Input Voltage Range		±12			v
Common Mode Rejection Ratio	$R_S \le 10 \ k\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \le 10 \text{ k}\Omega$	77	96		dB
Output Short Circuit Current			25		mA
Slew Rate (Unity Gain)			0.6		V/µs
Small Signal Bandwidth			1		MHz
Phase Margin			60		Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely, however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, over $-25^{\circ}C$ to $+85^{\circ}C$ for the AF100-1C and AF100-2C and over $-55^{\circ}C$ to $+125^{\circ}C$ for the AF100-1 and AF100-2, unless otherwise specified.

Note 3: Specifications apply for V_S = $\pm 15V$, T_A = 25°C.



FIGURE 1. AF100 Schematic

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF100 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

 $\omega_0 = \sqrt{b_1} =$ the radian center frequency

 $\label{eq:Q} \mathsf{Q} = \frac{\omega_0}{\mathsf{b}_2} = \text{the quality of the complex pole pair}$

If the output is taken from the output of A1, numerator coefficients a_1 and a_2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (highpass)

If the output is taken from the output of A2, numerator coefficients a_1 and a_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (bandpass)

If the output is taken from the output of A3, numerator coefficients a_3 and a_2 equal zero and the transfer function becomes:

$$\Gamma(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2}$$
 (lowpass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and allpass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals 1, and a_3 equals ω_Z^2 . The transfer function becomes:

$$\Gamma(s) = \frac{s^2 + \omega_Z^2}{s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2}$$
(notch)

In the allpass transfer function $a_1 = 1$, $a_2 = -\omega_0/Q$ and $a_3 = \omega_0^2$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
(allpass)

COMMON CONFIGURATIONS

The specific transfer functions for some of the most useful circuit configurations using the AF100 are illustrated in *Figures 2* through *8*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation.



*External components

FIGURE 2. Non-Inverting Input (Q > Q_{MIN}, see Q Tuning Section)



a) Non-inverting input (Figure 2) transfer equations are:







$$\begin{split} \frac{e_{h}}{e_{IN}} &= \frac{s^{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{IN}}{10^{5}}} \right]}{\Delta} & \text{(highpass)} \\ \frac{e_{b}}{e_{IN}} &= \frac{-s \, \omega_{1} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{IN}}{10^{5}}} \right]}{\Delta} & \text{(bandpass)} \\ \frac{e_{\ell}}{e_{IN}} &= \frac{\omega_{1} \omega_{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{IN}}{10^{5}}} \right]}{\Delta} & \text{(lowpass)} \\ \omega_{1} &= \frac{10^{9}}{R_{F1}} & \omega_{2} = \frac{10^{9}}{R_{F2}} \\ \text{where} \\ \Delta &= s^{2} + s \, \omega_{1} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{10^{5}}{R_{IN}}} \right] + 0.1 \, \omega_{1} \omega_{2} \\ \frac{e_{\ell}}{e_{IN}} \Big|_{s \to 0} &= \frac{1.1 + \frac{10^{4}}{RQ}}{0.1 \left(1 + \frac{R_{IN}}{10^{5}} \right)} \\ \frac{e_{h}}{e_{IN}} \Big|_{s \to \infty} &= \frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{IN}}{10^{5}}} \end{split}$$

b) Non-inverting input (Figure 3) transfer equations are:

$$\frac{\mathbf{e}_{\mathsf{b}}}{\mathbf{e}_{\mathsf{I}\mathsf{N}}}\Big|_{\boldsymbol{\omega}=\boldsymbol{\omega}_{0}} = -\frac{1+\frac{10^{4}}{\mathsf{R}_{\mathsf{I}\mathsf{N}}}}{1+\frac{\mathsf{R}_{\mathsf{I}\mathsf{N}}}{10^{5}}}$$
$$\omega_{0} = \sqrt{0.1\,\omega_{1}\omega_{2}}$$

$$Q = \left[\frac{1 + \frac{10^5}{R_{IN}}}{1.1 + \frac{10^4}{RQ}}\right]\sqrt{0.1\frac{\omega_2}{\omega_1}}$$
$$RQ = \frac{10^4}{(\sqrt{1-10^4})^2}$$

 $\left(1+\frac{10^5}{\mathsf{R}_{\mathsf{IN}}}\right)\left(\frac{\sqrt{0.1\frac{\omega_2}{\omega_1}}}{\mathsf{Q}}\right)-1.1$







$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \frac{10^{4}}{R_{IN2}}}{\Delta}$$
 (highpass)
10⁴

$$\frac{e_{b}}{P_{IN}} = \frac{-S \omega_{1} \frac{R_{IN2}}{R_{IN2}}}{\Delta}$$
 (bandpass)

(lowpass)

$$\frac{\partial \ell}{\partial n} = \frac{-\omega_1 \omega_2 \frac{R_{\rm IN2}}{\Delta}}{\Delta}$$
$$\omega_1 = \frac{10^9}{R_{\rm F1}} \qquad \omega_2 = \frac{10^9}{R_{\rm F2}}$$

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{10^{4}}{R_{|N2}}}{1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{|N1}}} \right] + 0.1 \omega_{1}\omega_{2}$$

$$\omega_{0} = \sqrt{0.1 \omega_{1}\omega_{2}}$$

$$Q = \left[\frac{1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{|N1}}}{1.1 + \frac{10^{4}}{R_{|N2}}} \right] \sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}$$

$$RQ = \frac{10^{5}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}} \left(1.1 + \frac{10^{4}}{R_{|N2}} \right) - 1 - \frac{10^{5}}{R_{|N1}}$$

AF100





FREQUENCY TUNING

To tune the AF100 two resistors are required for frequencies between 200 Hz and 10 kHz. For lower frequencies "T" tuning or addition of external capacitors is required. Using external capacitors allows the user to go as low in frequency as he desires. "T" tuning and external capacitors can be used together.

Two resistor tuning for 200 Hz to 10 kHz



GRAPH A. Resistive Tuning

1k

10k

fc-FREQUENCY (Hz)

1000

100

10

1 100

R_F-RESISTANCE (k.D)

TL/K/10111-12 **FIGURE 9. Resistive Tuning**

100k

TL/K/10111-13



 $R_{s} = \frac{R_{t}^{2}}{R_{f} - 2R_{t}} \qquad R_{t} < \frac{R_{F}}{2}$

"T" resistive tuning for f_O < 200 Hz

FIGURE 10. T Tuning

TL/K/10111-14



AF100







Q TUNING

To tune the Q of an AF100 requires one resistor from pins 1 or 2 to ground. The value of the Q tuning resistor depends on the input connection and input resistance as well as the value of the Q. The Q of the unit is inversely proportional to resistance to ground at pin 1 and directly proportional to resistance to ground from pin 2.



TL/K/10111-17

For $Q > Q_{MIN}$ in non-inverting mode:





TL/K/10111-19





For any Q in inverting mode:



TL/K/10111-22

FIGURE 14. Q Tuning Inverting Input



TL/K/10111-23

NOTCH TUNING

Two methods to generate notches are the RC input and lowpass/highpass summing. The RC input method requires adding a capacitor and resistor connected to the two integrator inputs. The capacitor connects to "Int 1" and the resistor connects to "Int 2". The output summing requires two resistors connected to the lowpass and highpass output.

For input RC notch tuning:





For output notch tuning:



FIGURE 16. Output Notch

TL/K/10111-26



TL/K/10111-27



Applications Information (Continued) TUNING TIPS

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF100 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the bandpass (pin 13) output.

Before any tuning is attempted the lowpass (pin 7) output should be checked to see that the output is not clipping. At the center frequency of the section the lowpass output is 10 dB higher than the bandpass output and 20 dB higher than the highpass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

"Q" Tuning

The "Q" is tuned by adjusting the resistance between pin 1 or 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{\mathsf{H}} = \left(\frac{1}{2\mathsf{Q}} + \sqrt{\left(\frac{1}{2\mathsf{Q}}\right)^2 + 1}\right) \times (f_{\mathsf{Q}})^2$$

where f_{O} = center frequency

$$f_{L} = \left(\sqrt{\left(\frac{1}{2Q}\right)^{2} + 1} - \frac{1}{2Q}\right) \times (f_{O})$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (lowpass/highpass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE (See Figure 17)

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the lowpass output pin 5 (AF100J).

Adjust the resistance between pins 13 and 7 until the phase shift between input and bandpass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the ouput of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.





FILTER DESIGN

Since most filter tables are in terms of a normalized lowpass prototype, the filter to be designed is usually reduced to a lowpass prototype. After the lowpass transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. *Graph I* shows the lowpass amplitude response which can be defined by four quantities.

AF100

1-15

Applications Information (Continued) GRAPH I. Lowpass Prototype Response



 A_{MAX} = the maximum peak to peak ripple in the passband.

- A_{MIN} = the minimum attenuation in the stopband.
- f_C = the passband cuttoff frequency.
- fs = the stopband start frequency.

By defining these four quantities for the lowpass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the lowpass prototype for the highpass filter (Graph J) A_{MAX} and A_{MIN} are the same as for the lowpass case but $f_C = 1/f_2$ and $f_S = 1/f_1$.







To obtain the lowpass prototype for a bandpass filter (Graph K) A_{MAX} and A_{MIN} are the same as for the lowpass case but

$$f_{\rm C} = 1$$
 $f_{\rm S} = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3=\sqrt{f_1~f_5}=\sqrt{f_2~f_4}~~i.e.,$ geometric symmetry $f_5-f_1=A_{MIN}~\text{bandwidth}$

 $f_4 - f_2 = Ripple bandwidth$

GRAPH K. Bandpass Response



To obtain the lowpass prototype for the notch filter (Graph L) A_{MAX} and A_{MIN} are the same as for the lowpass case and

$$f_{\rm C} = 1$$
 $f_{\rm S} = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$



TL/K/10111-36

Normalized Lowpass Transformed to Un-Normalized Lowpass

The normalized lowpass filter has the passband edge normalized to unity. The un-normalized lowpass filter instead has the passband edge at f_C. The normalized and un-normalized lowpass filters are related by the transformation s = sw_C. This transforms the normalized passband edge s = j to the un-normalized passband edge s = jw_C.

Normalized Lowpass Transformed to Un-Normalized Highpass

The transformation that can be used for lowpass to highpass is $S=\omega_C/s.$ Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized lowpass $1/(S^2+S/Q+1)$ transforms to the un-normalized highpass

$$\frac{s^2}{s^2 + \frac{\omega_C}{Q}s + \omega_C^2}$$

Normalized Lowpass Transformed to Un-Normalized Bandpass

The transformation that can be used for lowpass to bandpass is S = $(s^2 + \omega_0^2)/BWs$ where ω_0^2 is the center frequency of the desired bandpass filter and BW is the ripple bandwidth.

Normalized Lowpass Transformed to Un-Normalized Bandstop (or Notch)

The bandstop filter has a reciprocal response to a bandpass filter. Therefore a bandstop filter can be obtained by first transforming the lowpass prototype to a highpass and then performing the bandpass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Tschebycheff, Elliptic, and Bessel. The decision as to which approximation to use is usually a function of the requirements and

system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Tschebycheff function is a min/max approximation in the passband. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the passband. the Tschebycheff approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the passband and stopband and have a steeper transition region than the Butterworth or the Tschebycheff.

For a specific lowpass filter three quantities can be used to determine the degree of the transfer function: the maximum passband ripple, the minimum stopband attenuation, and the transition ratio (tr = ω_S/ω_C). Decreasing A_{MAX}, increasing A_{MIN}, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers", Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs", John Wiley and Sons, 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis", McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

1. Type of filter:

Lowpass, highpass, bandpass, notch, allpass

- 2. Attenuation and frequency response
- 3. Performance

Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise Power consumption Power supply voltage Dynamic range Maximum output level

The second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:

First Order Second	l Order
--------------------	---------

$$\frac{\kappa}{w_{\rm R}} = \frac{\kappa}{s^2 + \frac{\omega_0}{2}s + \omega_0^2}$$

s

s

$$\frac{\text{Ks}}{+\omega_{\text{R}}} = \frac{\text{Ks}^2}{2^2 + \omega_{0}} \text{ (highpass)}$$

$$\frac{\text{Ks}}{+\frac{\omega_0}{2}\text{s}+\omega_2^2}$$
 (bandpass)

(lowpass)

$$\frac{\mathsf{K}(\mathsf{s}^2 + \omega_{\mathsf{Z}}^2)}{\mathsf{s}^2 + \frac{\omega_0}{\mathsf{Q}}\mathsf{s} + \omega_0^2} \quad \text{(notch)}$$

$$\frac{s^2 - \frac{Q}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (allpass)

Each of the second order functions is realizable by tuning an AF100 stage. By cascading these stages the desired transfer function is realized.

CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the maximum difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:



GRAPH M. Generalized Model Response

TL/K/10111-37

AF100

Applications Information (Continued)

- 1. The highest "Q" pole pair should be paired with the zero pair closest in frequency.
- If highpass and lowpass stages are cascaded the lowpass sections should be the higher frequency and highpass sections the lower frequency.
- 3. In cascaded filters of more than two sections the first section should be the section with "Q" closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.







TL/K/10111-39

FIGURE 21. Lowpass Elliptic Filter Example

......



AF100

Applications Information (Continued)



Input Level 1V rms 0 dBV

FIGURE 25. Test Circuit Block Diagram

COMPUTER AIDED DESIGN EXAMPLE*

This design is an example of a 60 Hz notch filter. The response is to have the following specifications:

Maximum passband ripple 0.1 dB

Minimum rejection 35 dB

0.1 dB bandwidth 15 Hz max

-35 dB bandwidth 1.5 Hz min

- The steps in the design of this filter are:
- 1. Design a lowpass "prototype" for the filter.
- 2. Transformation of the lowpass prototype into a notch filter design.
- Using the pole and zero locations found in step two calculate the value of the resistors required to build the filter.
- 4. Draw a schematic of filter using values obtained in step three.

*Computer programs shown are user interactive. Bold copy is user input, light copy is computer response, and line indications in parenthesis are included for easy identification of data common to several programs.

PROGRAM NO. 1

RUN

THIS PROGRAM DESIGNS BUTTERWORTH CHEBYCHEFF OR ELLIPTIC NORMALIZED LOWPASS FILTERS WHAT TYPE OF FILTER? B-C-E

ELLIPTIC

```
DO YOU KNOW THE ORDER OF THE FILTER? Y/N
? NO
INPUT FC,FS,AMAX,AMIN
? 1, 10, .1, 35
   FC
                       1.000
                      10.000
    FS
    AMAX
                        .100
    AMIN
                      35.000
                       2.000
    Ν
    ATT AT FS
                    -35.671
                                (ATTENUATION IN dB)
IS THIS SATISFACTORY? Y/N
? YES
                 Q
    F
      1.823 (Line 1.1)
                                      .775 (Line 1.2)
    Ζ
    14.124 (Line 1.3)
```

PROGRAM NO. 2 (DETERMINES UN-NORMALIZED POLE + ZERO LOCATIONS OF FIRST SECTION) (DATA ENTERED FROM PROGRAM NO. 1) RUN

WHAT TYPE FILTER BANDPASS OR NOTCH ? NOTCH ENTER # OF POLE PAIRS? 1

ENTER # OF JW AXIS ZEROS? 1 ENTER # OF REAL POLES? 0 ENTER # OF ZEROS AT ZERO? 0 ENTER # OF COMPLEX ZEROS? 0 ENTER # OF REAL ZEROS? 0 ENTER F&Q OF EACH POLE PAIR ? 1.823, .775 (FROM LINE 1.1 AND LINE 1.2) ENTER VALUES OF JW AXIS ZEROS ? 14.124 (FROM 1.3)

ENTER FREQUENCY SCALING FACTOR

? 1

ENTER THE # OF FILTERS TO BE DESIGNED ? 1

ENTER THE C.F. AND BW OF EACH FILTER ? 60, 15

OUTPUT OF PROGRAM NO. 2 TRANSFORMED POLE/ZERO LOCATIONS FIRST SECTION

POLE LOCATIONS

CENTE	n FREQ.	Q	
56.93601	(From Line 2.3)	11.31813	(From Line 2.4)
63.228877	(From Line 2.5)	11.31813	(From Line 2.6)
	JW AXIS ZER	DS	
59.471339	(From Line 2.1)		
60.533361	(From Line 2.2)		

PROGRAM NO. 3 (CHECK OF FILTER RESPONSE USING PROGRAM NO. 2 DATA BASE)

RUN

NUMERATOR [ZEROS] A(I)S ∧ 2 + R(I)S + Z(I) ∧ 2 1 0 59.471339 *(From Line 2.1)* 1 0 60.533361 *(From Line 2.2)* REAL POLE

COMPLEX POLE PAIRS

	F	Q				
1	56	.93601	11	.31813	(From Li	nes 2.3 and 2.4)
2	63	.228877	11	.31813	(From Li	nes 2.5 and 2.6)
RUN						
FREC	2.	NOR. GA (DB)	IN	PHASE	DELAY	NOR. DELAY
40.00	0	.032		347.69	.002275	5.847169
45.00	0	.060		342.20	.004107	8.749738
50.00	0	.100		330.70	.009983	21.268142
55.00	0	795	5	290.54	.046620	99.324027
56.00	0	- 2.298	3	270.61	.063945	136.234562
57.00	0	-5.813	3	245.51	.072894	155.299278
58.00	0	-12.74	3	220.19	.065758	140.096912
58.20	0	-14.74	5	215.54	.063369	135.006390
58.40	0	-17.03	2	211.06	.060979	129.914831
58.60	0	-19.72	2	206.76	.058692	125.043324
58.80	0	-22.98	3	202.61	.056588	120.561087
59.00	0	-27.17	2	198.60	.054724	116.589928
59.20	0	-33.23	5	194.72	.053139	113.212012
59.40	0	-46.30	5	190.94	.051856	110.478482
59.60	0	-42.90	9	7.24	.050888	108.417405
59.80	0	-36.89	7	3.60	.050242	107.040235
60.00		-35.56	7	360.00	.049916	106.346516
60.20	0	-36.88	7	356.41	.049907	106.326777
60.40	0	-42.75	7	352.81	.050206	106.963750

FREQ.	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY
60.600	-47.102	169.17	.050801	108.232021
60.800	-33.650	165.48	.051677	110.096278
61.000	-27.577	161.72	.052809	112.508334
61.200	-23.418	157.87	.054167	115.403169
61.400	-20.198	153.92	.055712	118.694436
61.600	- 17.554	149.85	.057391	122.270086
61.800	- 15.308	145.65	.059136	125.989157
62.000	-13.362	141.33	.060869	129.681062
63.000	-6.557	118.23	.065975	140.559984
64.000	-2.936	95.30	.059402	126.556312
65.000	-1.215	76.38	.045424	96.774832
66.000	463	62.43	.032614	69.484716
67.000	138	52.44	.023498	50.062947
70.000	.091	35.43	.010452	22.267368
75.000	.085	23.44	.004250	9.054574
80.000	.060	17.80	.002310	4.921727
85.000	.043	14.50	.001460	3.110493
90.000	.032	12.31	.001011	2.154297

.....





TL/K/10111-45

TL/K/10111-47



 R_{R} R_{R



FIGURE 27. DC Output Voltage Due to Amplifier VOS

DEFINITION OF TERMS

AMAX Maximum passband peak-to-peak ripple

- A_{MIN} Minimum stopband loss
- f_Z Frequency of jw axis pair
- fo Frequency of complex pole pair
- Q Quality of pole
- f_C Passband edge
- f_S Stopband edge
- A_{HP} Gain from input to highpass output
- ABP Gain from input to bandpass output
- ALP Gain from input to lowpass output
- AAMP Gain from input to output of amplifier
- R_f Pole frequency determining resistance
- R_Z Zero frequency determining resistance
- RQ Pole quality determining resistance
- f_H Frequency above center frequency at which the gain decreases by 3 dB for a bandpass filter
- f_L Frequency below center frequency at which the gain decreases by 3 dB for a bandpass filter
- BW The bandwidth of a bandpass filter
- N Order of the denominator of a transfer function

BIBLIOGRAPHY

R.W. Daniels: "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Co., New York, 1974

G.S. Moschytz: "Linear Integrated Networks Design", Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs", John Wiley & Sons, New York, 1966

A.I. Zverev, "Handbook of Filter Synthesis", John Wiley & Sons, New York, 1967

Burr-Brown Research Corp., "Handbook of Operational Amplifier Design and Applications", McGraw-Hill Book Co., New York, 1971

National Semiconductor

AF150 Universal Wideband Active Filter

General Description

The AF150 wideband active filter is a general second order lumped RC network. Only four external resistors are required to program the AF150 for specific second order functions. Low pass, high pass and band pass functions are available simultaneously at separate outputs. Notch and all pass functions can be formed by summing the outputs with an external amplifier. Higher order filters are realized by cascading AF150 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be formed.

Features

- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate low pass, high pass, band pass outputs
- Inputs may be differential, inverting or non-inverting
- All pass and notch outputs may be formed
- Operates to 100 kHz
- Q range to 500
- Power supply range
- High accuracy
- Q frequency product

 \pm 5V to \pm 18V \pm 1% unadjusted

 2×10^5

Connection Diagram



Ceramic Dual-In-Line Package Order Number AF150-1CJ or AF150-2CJ See NS Package Number HY13A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage

Power Dissipation (Note 1)

900 mW/Package (500 mW/Amp)

Electrical Characteristics

Specifications apply for $V_S = \pm 15V$, over $-25^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified.

±18V

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
	Frequency Range	$f_{c} imes Q \le 2 imes 10^{5}$			100k	Hz	
	Q Range				500	Hz/Hz	
	f _o Accuracy AF150-1J AF150-2J	$f_{C} \times Q \le 5 \times 10^{4}, T_{A} = 25^{\circ}C$		2	±2.5 ±1.0	%	
Δf _o /ΔT	fo Temperature Coefficient			· ± 50	±150	ppm/°C	
	Q Accuracy	$\rm f_{C} \times Q \leq 5 \times 10^{4}, \rm T_{A} = 25^{o}C$			±7.5	%	
ΔQ/ΔΤ	Q Temperature Coefficient			±300	±750	ppm/°C	
PSRR	Power Supply Rejection Ratio		80	100		dB	
CMRR	Common Mode Rejection		80	100		UD UD	
los	Input Offset Current	$T_j = 25^{\circ}C$		3	50	рА	
I _B	Input Bias Current	T _j = 25°C		30 200			
V _{CM}	Input Common-Mode Voltage Range	$V_{S} = \pm 15V$	±11	±12		v	
Is	Power Supply Current	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		15	30	mA	

Differential Input Voltage

Operating Temperature

(Soldering, 10 Seconds)

Storage Temperature

Lead Temperature

Output Short-Circuit Duration (Note 1)

Note 1: Any of the amplifier's outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum package power dissipation will be exceeded.

Applications Information

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF150 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input.

By adding external resistors the circuit can be used to generate the second order transfer function:

$$\Gamma(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a_1 and a_2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a_1 and a_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2} \qquad \text{(band pass)}$$

±36V

Infinite

300°C

-25°C to +85°C

-25°C to +100°C

If the output is taken from the output of A3, numerator coefficients a_3 and a_2 equal zero and the transfer function becomes:

$$\Gamma(s) = \frac{a_1}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2} \qquad \text{(low pass)}$$

Using an external op amp and the proper input and output connections, the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals $\omega_z{}^2$ and a_3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{Q}s + \omega_o^2}$$
 (notch)



In the all pass transfer function $a_3 = 1$, $a_2 = -\omega_0/Q$ and $a_1 = \omega_0^2$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (all pass)

The relationships between the generalized coefficients and the external resistors will be found in the appendix. It is not, however, necessary to use these theoretical, if not "messy", equations to solve for the proper external resistor values. In general, it is assumed that the user has knowledge of the frequency and Q of the specific filter he is designing. For higher order filters of various types, the reader is directed to any of the available texts on filters (see bibliography) for information and tables concerning the location of the poles and zeros. Once the specifics of the filter are found from the tables, it is simply a matter of cascading the sections with proper attention to some general guidelines which are included later in the application section.

The following discussion gives a step-by-step procedure for designing filters with several examples given for clarity.

FREQUENCY TUNING

Two equal value frequency setting resistors are required for frequencies above 1 kHz. For lower frequencies, T tuning or the addition of external capacitors is required. Using external capacitors allows the user to go as low in frequency as he desires. T tuning and external capacitors can be used together. Two resistor tuning for 1 kHz to 100 kHz: $R_{f} = \frac{228.8 \times 10^{6}}{f_{0}} \Omega \qquad (1)$ $R_{f} = \frac{R_{f}}{14} \qquad (1)$ $R_{f} = \frac{11}{R_{f}} \prod_{R_{f}} 14$ $R_{f} = \frac{11}{R_{f}} \prod_{R_{f}} 14$ $R_{f} = \frac{11}{R_{f}} \prod_{R_{f}} 14$ TL/K/10112-3 FIGURE 2. Resistive Tuning $R_{f} = \frac{1000}{100} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}} \frac{100}{R_{f}} \prod_{R_{f}} \frac{100}{R_{f}} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}} \frac{1000}{R_{f}} \prod_{R_{f}$

T resistive tuning for $f_0 < 1$ kHz:

100

1k

 $R_S =$

f_-FREQUENCY (Hz)

10

$$\frac{R_{T}^{2}}{R_{f} - 2 R_{T}}$$
(2)

100k

TL/K/10112-4

10k

R_f from equation 1.

r_f-resistance (kΩ)

AF150





TL/K/10112-6

If external capacitors are used for $f_0 < 1$ kHz, then equation 3 should be used.





Q DETERMINATION

Setting the Q requires one resistor from either pin 1 or pin 2 to ground. The value of the Q setting resistor depends on the input connection and input resistance as well as the value of the Q. The Q will be inversely proportional to the resistance from pin 1 to ground and directly proportional to resistance from pin 2 to ground.

NON-INVERTING CONNECTION*

(

To determine the Q resistor, choose a value of input resistor, RIN (Figures 5 and 6) and calculate QMIN (Graph C).

$$Q_{\text{MIN}} = \frac{1 + \frac{10}{\text{R}_{\text{I}}}}{3.48}$$

*Note: The discussion of "non-inverting" and "inverting" has to do with the phase relationship between the input port and the low pass output port. Refer to Figure 1 for other output port phase relationships.

If the Q required in the circuit is greater than Q_{MIN}, use the circuit configuration shown in Figure 5 and equation 4 to calculate R_Q, the Q resistor. If the Q of the circuit is less than Q_{MIN}, use the circuit configuration shown in Figure 6 and equation 5.



TL/K/10112-8







TL/K/10112-9





TL/K/10112-10

For $Q < Q_{MIN}$ in non-inverting mode:

$$R_{Q} = \frac{2 \times 10^{3}}{0.3162 \frac{\left(1 + \frac{10^{4}}{R_{IN}}\right)}{Q} - 1.1} \Omega$$
(5)



INVERTING CONNECTION*

For any Q in inverting mode:



FIGURE 7. Q Tuning, Inverting Input



TL/K/10112-14



DESIGN EXAMPLE

Non-Inverting Band Pass Filter

Center frequency 38 kHz = f_0 , 10 Hz/Hz = Q, 10k = R_{IN}.



Using Equation 1

$$R_{f} = \frac{228.8 \times 10^{6}}{f_{0}} \Omega$$
$$f = \frac{228.8 \times 10^{6}}{38 \times 10^{3}} = 6020 \Omega$$

Using Equation 6

R

$$R_{Q} = \frac{10^{4}}{3.16Q \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}}\right) - 1} \Omega$$
$$R_{Q} = 250\Omega$$

From equation 33, the center frequency gain is found to be 6.3 V/V (16 dB). If the center frequency gain is to be adjusted, equation 33 can be solved for $R_{\rm O}$ in terms of $R_{\rm IN}$ and this substituted into equation 6 to find the required $R_{\rm IN}$ and $R_{\rm O}$.

NOTCH FILTERS

Notches can be generated by two simple methods: using RC input (*Figure 8*) or low pass/high pass summing (*Figure 9*). The RC input method requires adding a capacitor to pin 14 and a resistor connects to pin 7. The summing method requires two resistors connected to the low pass and high pass output.

The difference between the two possible methods of generating a notch is that the capacitor connection requires a high quality precision capacitor and the gain of the circuit is difficult to adjust because the gain and zero location are both dependent on C_Z and R_Z . The amplifier summing method requires 3 precision resistors and an external operational amplifier. However, the gain can be adjusted independent of the notch frequency.

For input RC notch tuning:

$$R_{Z} = \frac{C_{Z} R_{f} \times 10^{12}}{220} \left(\frac{f_{o}}{f_{Z}}\right)^{2} \Omega$$
 (7)

f_Z = frequency of notch (zero location)



0.01

DESIGN EXAMPLE



FIGURE 10. RC Notch, 19 kHz

Using equation 1:

$$\mathsf{R}_{\mathsf{f}} = \frac{228.8 \times 10^6}{\mathsf{f}_0} \,\Omega$$
$$\mathsf{R}_{\mathsf{f}} = 12,040 \,\Omega$$

Using equation 4 with $R_{IN} = \infty$:

$$R_Q = \frac{10^4}{3.48Q - 1 - \frac{10^4}{R_{IN}}\Omega}$$
$$R_Q = 146\Omega$$

Using equation 7:

$$R_{Z} = \left(\frac{C_{Z} R_{F} \times 10^{12}}{220}\right) \left(\frac{f_{0}}{f_{Z}}\right)^{2} \Omega$$
$$R_{Z} = 12,040\Omega$$

DESIGN EXAMPLE

19 kHz notch using low pass/high pass summing

Using equation 1:

$$R_{f}=\frac{228.8\times10^{6}}{f_{0}}\,\Omega$$

 $R_{f}=~12,040\Omega \label{eq:Rf}$ Using equation 4, choose $R_{IN}=~10~k\Omega :$

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} \Omega$$

$$B_0 = 1480$$

Using equation 8:

$$R_{h} = \left(\frac{f_{Z}}{f_{o}}\right)^{2} \frac{R_{I}}{10}$$

Choose $R_L = 20k$, then $R_h = 2k$

TL/K/10112-19

100

10

1 fz/fo

TRIALS, TRIBULATIONS AND TRICKS

Certainly, there is no substitute for experience when applying active filters, working with op amps or riding a bicycle. However, the following section will discuss some of the finer points in more detail, and hopefully alleviate some of the fears and problems that might be encountered.

TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF150 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass (pin 13) output.

Before any tuning is attempted the low pass (pin 5) output should be checked to see that the output is not clipping. At the center frequency of the section the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the resistance between pin 1 or pin 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$\begin{split} f_{\mathsf{H}} &= \left(\frac{1}{2\mathsf{Q}} + \sqrt{\left(\frac{1}{2\mathsf{Q}}\right)^2 + 1} \ \right) \times (f_0) \\ f_{\mathsf{L}} &= \left(\sqrt{\left(\frac{1}{2\mathsf{Q}}\right)^2 + 1} \ - \frac{1}{2\mathsf{Q}}\right) \times (f_0) \end{split}$$

where $f_0 = center$ frequency

When adjusting the Q, set the signal source to either $f_{\rm H}$ or $f_{\rm L}$ and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output pin 5.

Adjust the resistance between pins 13 and 7 until the phase shift between input and band pass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

FILTER DESIGN

Since most filter tables are in terms of a normalized low pass prototype, the filter to be designed is usually reduced to a low pass prototype. After the low pass transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. The low pass amplitude response which can be defined by four quantities, defined below:





 A_{MAX} = the maximum peak-to-peak ripple in the pass band

 A_{MIN} = the minimum attenuation in the stop band

 $f_c =$ the pass band cutoff frequency

 $f_{s} =$ the stop band start frequency

By defining these four quantities for the low pass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the high pass from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case, but $f_c=1/f_2$ and $f_s=1/f_1.$



TL/K/10112-23

To obtain the band pass from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case, but:

$$f_c = 1$$
 $f_s = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3=\sqrt{f_1\times f_5}=\sqrt{f_2\times f_4}$ i.e., geometric symmetry

 $f_5 - f_1 = A_{MIN}$ bandwidth $f_4 - f_2 = Bipple bandwidth$

$$-t_2 = Ripple bandwidth$$





To obtain the notch from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case and

$$f_C=1, \qquad f_S=\frac{f_5-f_1}{f_4-f_2}$$
 where $f_3=\sqrt{f_1\times f_5}=\sqrt{f_2\times f_4}$



Normalized Low Pass Transformed to Un-Normalized Low Pass

The normalized low pass filter has the pass band edge normalized to unity. The un-normalized low pass filter instead has the pass band edge at f_c. The normalized and un-normalized low pass filters are related by the transformation $s = s\omega_c$. This transforms the normalized pass band edge s = j to the un-normalized pass band edges $s = j\omega_c$.

Normalized Low Pass Transformed to Un-Normalized High Pass

The transformation that can be used for low pass to high pass is $S=\omega_C/s.$ Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized low pass $1/(S^2 + S/Q + 1)$ transforms to the un-normalized high pass.

$$\frac{s^2}{s^2 + \frac{\omega_C}{\Omega}S + \omega_C^2}$$

Normalized Low Pass Transformed to Un-Normalized Band Pass

The transformation that can be used for low pass to band pass is:

$$S = \frac{s^2 + \omega_0{}^2}{BS \times s}$$

where ω_0^2 is the center frequency of the desired band pass filter and BW is the ripple bandwidth.

Normalized Low Pass Transformed to Un-Normalized Band Stop (Or Notch)

The bandstop filter has a reciprocal response to a band pass filter. Therefore, a bandstop filter can be obtained by first transforming the low pass prototype to a high pass and then performing the band pass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest case, it requires the use of tables or computer

programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth. Chebychev. Elliptic and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Chebychev function is a min/max approximation in the pass band. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the pass band. The Chebychev approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the pass band and stop band and have a steeper transition region than the Butterworth or the Chebychev

For a specific low pass filter three quantities can be used to determine the degree of the transfer function: the maximum pass band ripple, the minimum stop band attenuation, and the transition ratio (tr = $\omega_{\rm S}/\omega_{\rm C}$). Decreasing A_{MAX}, increasing A_{MIN}, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers", Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs"; John Wiley and Sons. 1966.

For specific transfer functions and their pole locations such texts as Louis Weinberg, "Network Analysis and Synthesis", McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

1. Type of filter:

Low pass, high pass, band pass, notch, all pass

- 2. Attenuation and frequency response
- 3. Performance

Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage

Dynamic range

Maximum output level

The second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:

Firs cond Order

$$\frac{1}{\omega_{\rm r}} \qquad \frac{K_{\rm s}^2}{s^2 + \frac{\omega_{\rm O}}{2}s + \omega_{\rm o}^2}$$

Ks $s^2 + \frac{\omega_0}{Q}s + \omega_0^2$

 $K(s^2 + \omega_Z^2)$

 $s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2$

 $s^2 - \frac{\omega_0}{Q} s + \omega_0{}^2$

 $s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2$

К

(low pass)

(high pass)

(band pass)

(notch)

Each of the second order functions is realizable by using an AF150 stage. By cascading these stages the desired transfer function is realized.

CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:

- 1. The highest Q pole pair should be paired with the zero pair closest in frequency.
- 2. If high pass and low pass stages are cascaded, the low pass sections should be the higher frequency and high pass sections the lower frequency.
- 3. In cascaded filters of more than two sections, the first section should be the section with Q closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.

DESIGN EXAMPLES OF CASCADE CONNECTIONS Example 1:

Consider a 4th order Butterworth low pass filter with a 10 kHz cutoff (-3 dB) frequency and input impedance \geq 30 k Ω .

From tables, the normalized filter parameters are:

F1 = 1.0	Q1 = 0.541
F2 = 1.0	Q2 = 1.306

Thus, relative to the design required

F1 = (1.0) (10 kHz) = 10 kHz

F2 = (1.0) (10 kHz) = 10 kHz

Section 1

1-31

F = 10 kHz, Q = 1.306 $\mathsf{R}_{\mathsf{f}} = \frac{228.8 \times 10^6}{\mathsf{f}_0}\,\Omega$ (Using equation 1) $R_{f} = 22,880\Omega$

AF15(

$$\frac{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}{K_s^2}$$

Select input resistor 31.6 kΩ

$$Q_{\text{MIN}} = \frac{1 + \frac{10^4}{R_{\text{IN}}}}{3.48}$$
$$Q_{\text{MIN}} = 0.378$$

Thus, $Q > Q_{MIN}$

Therefore:





TL/K/10112-26

Section 2

 $f_0 = 10k, \ Q = 0.541$ Since f_0 is the same as for the first section: $R_f = 22.88 \ k\Omega$

Select R_{IN} = 31.6 k Ω

 $R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} \Omega$ (Using equation 4) $R_{Q} = 17,661\Omega$



Example 2.

Consider the design of a low pass filter with the following performance:

 $\label{eq:fc} \begin{array}{l} f_{c} = 10 \text{ kHz} \\ f_{s} = 11 \text{ kHz} \\ A_{MAX} = 1 \text{ dB} \\ A_{MIN} = 40 \text{ dB} \end{array}$

It is found that a 6th order elliptic filter will satisfy the above requirements. The parameters of the design are:

STAGE	f _o (kHz)	Q	f _z (kHz)
1	5.16	0.82	29.71
2	8.83	3.72	13.09
3	10.0	20.89	11.15

AF150

Applications Information (Continued) Stage 1

a) From equation 1, ${\sf R}_{\sf F}$ is found to be 44.34k

b) From equation 4, R_Q is found to be 11.72k assuming R_{IN} (arbitrary) is 10 k $\Omega.$

To create the transmission zero ${\rm f}_{\rm Z},$ at 29.71 kHz, use equation 8.

$$R_{h} = \left(\frac{f_{z}}{f_{0}}\right)^{2} \frac{R_{L}}{10}, \text{ or } R_{h} = \left(\frac{29.71}{5.16}\right)^{2} \frac{R_{L}}{10}$$

Thus,

 $\rm R_{h}=3.315~R_{L}$

If R_L is arbitrarily chosen as 10 k Ω , R_h = 33.15k. Thus, the design of the first stage is:

First Stage



where the feedback resistor, R, around the external op amp may be used to adjust the gain.

Stage 2

The second stage design follows exactly the same procedure as the first stage design. The results are:

a) From equation 1, Rf = 25.91k

b) From equation 4, $R_Q=913.6\Omega,$ again assuming R_{IN} is arbitrarily 10k.

c)
$$R_h = \left(\frac{13.09}{8.83}\right)^2 \frac{R_L}{10}$$
 or $R_h = 0.22 R_L$

Selecting $R_L=$ 10k, then $R_h=$ 2.2k, the second stage design is shown below.

Stage 3

The third stage design, again, is identical to the first 2 stages and the results are (for $R_{IN} = 10k$):

$$\begin{split} R_{f} &= \frac{228.8 \times 10^{6}}{f_{0}} = 22.88k \\ R_{Q} &= \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} = 141.4\Omega \\ R_{h} &= \left(\frac{f_{z}}{f_{0}}\right)^{2} \frac{R_{L}}{10} = \left(\frac{11.5}{10}\right)^{2} \frac{R_{L}}{10} \qquad R_{h} = 0.124 \ R_{L} \\ \text{Let } R_{L} &= 20k, R_{h} = 2.48k \end{split}$$



1



Note 1: Select R1, R2, R3 for desired gain. Note 2: All amplifiers LF356.

From equation 13, the DC gain of the first section is

$$A_{V1} = \frac{11}{1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}}$$
$$A_{V1} = \frac{11}{1 + \frac{10^4}{10^4} + \frac{10^4}{11.72 \times 10^3}} = 3.86 \text{ V/V}$$

Similarly, the DC gain of the second and third sections are:

$$A_{V2} = 0.850$$

 $A_{V3} = 0.151$

Therefore, the overall DC gain is 0.495 and can be adjusted by selecting R1 with respect to 10k, R2 with respect to 10k or R3 with respect to 20k.

For convenience, a standard resistor value table is given below.

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 Ω , 1.33 k Ω , 133 k Ω , 133 k Ω , 133 k Ω , 133 M Ω .

Ohms	Ohms	Ohms	Ohms	Ohm	s C	hms	Ohr	ns	Ohn	ıs	Ohm	s	Ohrr	IS	Oh	ns	Meg	johms
10	27	68	180	470	1	1,200		00	8,200		22,00	00	56,000		150,000		0.24	0.62
11	30	75	200	510	1	,300	3,60	00	9,10	0	24,00	00	62,00	0 160,000		000	0.27	0.68
12	33	82	220	560	1	,500	3,90	00	10,0	00	27,00	00	68,00	00	180,	000	0.30	0.75
13	36	91	240	620	1	,600	4,30	00	11,0	00	30,00	00	75,00	00	200,	000	0.33	0.82
15	39	100	270	680	1	,800	4,70	00	12,0	00	33,00	00	82,00	00	220,	000	0.36	0.91
16	43	110	300	750	2	,000	5,10	00	13,0	00	36,00	00	91,00	00			0.39	1.0
18	47	120	330	820	2	,200	5,60	00	15,0	00	39,00	00	100,0	00			0.43	1.1
20	51	130	360	910	2	,400	6,20	00	16,0	00	43,00	00 110,0		000			0.47	1.2
22	56	150	390	1,00	0 2	,700	6,80	00	18,0	00	47,00	47,000 12		20,000			0.51	1.3
24	62	160	430	1,10	0 3	3,000		00	20,0	00	51,00	000 130,00		00			0.56	1.5
	Decade Table Determining 1/2% and 1% Standard Resistance Values																	
1.00	1.21	1.47	1.78	3	2.15	2.	61	3	.16	3	3.83		4.64	5	.62	6.	31	8.25
1.02	1.24	1.50	1.82	2	2.21	2.	67	3	.24	3	3.92	4	4.75	5	.76	6.9	98	8.45
1.05	1.27	1.54	1.87	7	2.26	2.	74	3	.32	4	4.02		4.87	5	.90	7.	15	8.66
1.07	1.30	1.58	1.91		2.32	2.	80	3	.40	4	4.12		4.99	6	.04	7.	32	8.87
1.10	1.33	1.62	1.96	\$	2.37	2.	87	3	.48	2	4.22	!	5.11	6	.19	7.	50	9.09
1.13	1.37	1.65	2.00		2.43	2.	94	3	.57	4	1.32	!	5.23	6	.34	7.	68	9.31
1.15	1.40	1.69	2.05	5	2.49	3.	01	3	.65	2	4.42	(5.36	6	.49	7.	37	9.53
1.18	1.43	1.74	2.10		2.55	3.	09	3	.74	4	4.53		5.49	6	.65	8.	06	9.76

Standard 5% and 2% Resistance Values

Appendix (See Footnote)

The specific transfer functions for some of the most useful circuit configurations using the AF150 are illustrated in *Figures 11–17*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation. Q_{MIN} is a function of R_{IN} (see Graph C).



$$\Delta = s^{2} + s \left[\frac{1.1}{1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN}}} \right] \omega_{1} + 0.1 \omega_{1} \omega_{2}$$
(12)

$$\frac{e_{\ell}}{e_{|N}}\Big|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{|N}}{10^4} + \frac{R_{|N}}{R_Q}\right)} (\text{DC Gain}) \quad (13)$$

$$\frac{e_h}{e_{|N}}\Big|_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{|N}}{10^4} + \frac{R_{|N}}{R_Q}\right)} (\text{High Freq. Gain}) (14)$$

$$\frac{e_b}{e_{|N}}\Big|_{\omega = \omega_0} = -\frac{\left(1 + \frac{10^4}{R_Q} + \frac{10^4}{R_{|N}}\right)}{\left(1 + \frac{R_{|N}}{10^4} + \frac{R_{|N}}{R_Q}\right)} \operatorname{Freq. Gain} (15)$$

$$10^{12} \qquad 10^{12}$$

 $R_{f1} \times 220$

where

$$\omega_{0} = \sqrt{0.1 \omega_{1} \omega_{2}}, \text{ (see Footnote)}$$

$$\Omega = \left(\frac{1 + \frac{104}{R_{\text{IN}}} + \frac{104}{R_{\text{Q}}}}{1.1}\right) \sqrt{0.1 \left(\frac{\omega_{2}}{\omega_{1}}\right)} \tag{16}$$

 $R_{f2} \times 220$

$$R_{Q} = \frac{10^{4}}{\left(\frac{1.1Q}{\sqrt{0.1\frac{\omega_{2}}{\omega_{1}}}}\right) - 1 - \frac{10^{4}}{R_{IN}}}$$
(17)

Note: It should be noted that in the text of this paper, ω_1 and ω_2 have been assumed equal, and hence $R_{f1} = R_{f2}$. No generality is lost in this assumption and it facilitates the design. However, for completeness, the equations given are exact.

AF150

AF150



*External Components

where

 $\Delta = s^2 + s \,\omega_1$

FIGURE 11. Non-Inverting Input (Q > Q_{MIN})

b) Non-inverting input (Figure 12) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta} \text{ (high pass)} \quad (18)$$

$$\frac{e_{b}}{e_{IN}} = \frac{-s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta} \text{ (band pass)} \quad (19)$$

$$\frac{e_{\ell}}{e_{IN}} = \frac{\omega_{1} \omega_{2} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta} \text{ (low pass)} \quad (20)$$

 $\begin{bmatrix} 1.1 + \frac{2 \times 10^3}{R_Q} \\ 1 + \frac{10^4}{R_Q} \end{bmatrix}$

1 +

+ 0.1 ω₁ ω₂

$$\frac{e_{\ell}}{e_{\rm IN}}\Big|_{s\to 0} = \frac{\frac{1.1 + \frac{2 \times 10^3}{R_{\rm Q}}}{0.1 \left(1 + \frac{R_{\rm IN}}{10^4}\right)}$$
(22)

$$\frac{e_{h}}{e_{IN}}\Big|_{s \to \infty} = \frac{\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}}$$
(23)

$$\frac{e_{b}}{e_{IN}}\Big|_{\omega = \omega_{0}} = -\frac{\frac{1 + \frac{10^{4}}{R_{IN}}}{1 + \frac{R_{IN}}{10^{4}}}$$
(24)

$$\omega_1 = \frac{10^{12}}{\mathsf{R}_{\mathsf{f}1} \bullet 220}, \quad \omega_2 = \frac{10^{12}}{\mathsf{R}_{\mathsf{f}2} \bullet 220}$$

$$\omega_{0} = \sqrt{0.1} \omega_{1} \omega_{2}$$

$$Q = \left[\frac{1 + \frac{10^{4}}{R_{\text{IN}}}}{1.1 + \frac{2 \times 10^{3}}{R_{\text{Q}}}}\right] \sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}$$
(25)

$$R_{Q} = \frac{2 \times 10^{7}}{\left(1 + \frac{10^{4}}{R_{IN}}\right) \left(\frac{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}{Q}\right) - 1.1}$$
(26)

(21)



*External Components

FIGURE 12. Non-Inverting Input ($Q < Q_{MIN}$)

c) Inverting input (Figure 13) transfer function equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{-s^{2}\left(\frac{2 \times 10^{3}}{R_{IN}}\right)}{\Delta} \text{ (high pass)}$$
(27)

$$\frac{e_{b}}{e_{IN}} = \frac{s \omega_{1} \left(\frac{2 \times 10^{3}}{R_{IN}}\right)}{\Delta} \text{ (band pass)} \tag{28}$$

$$\frac{e_{\ell}}{e_{\rm IN}} = \frac{-\omega_1 \omega_2 \left(\frac{2 \times 10^3}{{\sf R}_{\rm IN}}\right)}{\Delta} \text{ (low pass)}$$
(29)

$$\omega_1 = \frac{10^{12}}{\mathsf{R}_{\mathsf{f}1} \bullet 220}, \quad \omega_2 = \frac{10^{12}}{\mathsf{R}_{\mathsf{f}2} \bullet 220}$$

where

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{|N|}}}{1 + \frac{10^{4}}{R_{Q}}} \right] + 0.1 \omega_{1} \omega_{2} \quad (30)$$

AF150

TL/K/10112-32

*External Components

$$\frac{e_{\ell}}{e_{IN}}\Big|_{s \to 0} = \frac{2 \times 10^4}{R_{IN}} \text{ (low pass) (DC gain)}$$
 (31)

$$\frac{e_{h}}{e_{IN}}\Big|_{s \to \infty} = -\frac{2 \times 10^{3}}{R_{IN}} (high pass)$$
(32)

$$\frac{\mathbf{e}_{\mathsf{b}}}{\mathbf{e}_{\mathsf{IN}}}\Big|_{\omega = \omega_{0}} = \frac{\frac{2 \times 10^{3}}{\mathsf{R}_{\mathsf{IN}}} \left(1 + \frac{10^{4}}{\mathsf{R}_{\mathsf{Q}}}\right)}{1.1 + \frac{2 \times 10^{3}}{\mathsf{R}_{\mathsf{IN}}}} \text{ (band pass)} \text{ (center freq. gain)} (33)$$

$$\omega_{0} = \sqrt{0.1 \omega_{1} \omega_{2}}$$
$$Q = \left[\frac{1 + \frac{10^{4}}{R_{Q}}}{1.1 + \frac{10^{4}}{R_{IN}}}\right] \sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}$$
(34)

$$R_{Q} = \frac{10^{4}}{\frac{Q}{\sqrt{0.1\frac{\omega_{2}}{\omega_{1}}}} \left(1.1 + \frac{2 \times 10^{3}}{R_{\text{IN}}}\right) - 1}$$
(35)

d) Differential input (Figure 14) transfer function equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left(\frac{2 \times 10^{3}}{R_{IN2}}\right)}{\Delta} \text{ (high pass)}$$
(36)

$$\frac{e_{b}}{e_{IN}} = \frac{-s \omega_{1} \left(\frac{2 \times 10^{3}}{R_{IN2}}\right)}{\Delta} \text{ (band pass)}$$
(37)

$$\frac{e_{\ell}}{e_{IN}} = \frac{\omega_1 \, \omega_2 \left(\frac{2 \times 10^3}{\mathsf{R}_{IN2}}\right)}{\Delta} \text{ (low pass)} \tag{38}$$

$$\omega_1 = \frac{10^{12}}{R_{f1} \times 220}, \quad \omega_2 = \frac{10^{12}}{R_{f2} \times 220}$$

where

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{IN2}}}{1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN1}}} \right] + 0.1 \omega_{1} \omega_{2}$$
(39)

$$\omega_0 = \sqrt{0.1 \,\omega_1 \,\omega_2} \tag{40}$$

$$Q = \left[\frac{1 + \frac{10^4}{R_Q} + \frac{10^4}{R_{IN1}}}{1.1 + \frac{2 \times 10^3}{R_{IN2}}}\right] \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
(41)



FIGURE 13. Inverting Input, Any Q



1

AF150

f) Input notch filter (Figure 16) transfer function equations are:

botch filter (Figure 16) transfer function equations

$$\frac{e_{IN}}{e_n} = -\frac{\frac{C_Z}{220 \times 10^{-12}} [s^2 + \omega_Z^2]}{s^2 + s\omega_1} \begin{bmatrix} 1.1 R_Q \\ 10^4 + R_Q \end{bmatrix} + \omega_0^2$$
(49)

$$\frac{e_n}{e_{IN}} \Big|_{\omega \to \infty} = \frac{-R_{F_2}}{e_{IN}} \begin{bmatrix} 0 \\ 10^2 \\ 10^{12} \end{bmatrix} = \frac{10^{12}}{10^{12}}$$
(49)



*External Components

FIGURE 16. Input Notch Filter Using 3 Amplifiers

g) All pass (Figure 17) transfer function equations are:

$$\frac{e_{0}}{e_{IN}} = -\left[\frac{s^{2} - s\omega_{1}\left[\frac{1.1}{2 + \frac{R_{IN}}{R_{Q}}}\right] + \omega_{0}^{2}}{s^{2} + s\omega_{1}\left[\frac{1.1}{2 + \frac{R_{IN}}{R_{Q}}}\right] + \omega_{0}^{2}}\right]$$
(53)

$$Q = \left[\frac{2 + \frac{10^4}{R_Q}}{1.1}\right]\sqrt{0.1\frac{\omega_2}{\omega_1}}$$
(54)
$$= \frac{10^{12}}{R_{f1} \bullet 220}, \qquad \omega_2 = \frac{10^{12}}{R_{f2} \bullet 220}$$

 $\omega_0 = \sqrt{0.1 \,\omega_1 \,\omega_2}$ Time delay at ω_0 is $\frac{2Q}{\omega_0}$ seconds

ω1



FIGURE 17. All Pass

Definition of Terms

AMAX Maximum pass band peak-to-peak ripple

- A_{MIN} Minimum stop band loss
- fz Frequency of jw axis pole pair
- fo Frequency of complex pole pair
- Q Quality of pole
- f_c Pass band edge
- fs Stop band edge
- R_f Pole frequency determining resistance
- R_z Zero Frequency determining resistance
- RQ Pole quality determining resistance
- f_H Frequency above center frequency at which the gain decreases by 3 dB for a band pass filter
- f_L Frequency below center frequency at which the gain decreases by 3 dB for a band pass filter

Bibliography

R.W. Daniels: "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Co., New York, 1974

G.S. Moschytz: *"Linear Integrated Networks Design"*, Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs", John Wiley & Sons, New York, 1966

A.I. Zverev, "Handbook of Filter Synthesis", John Wiley & Sons, New York, 1967
National Semiconductor

AF151 Dual Universal Active Filter

General Description

The AF151 consists of 2 general purpose state variable active filters in a single package. By using only 4 external resistors for each section, various second order functions may be formed. Low pass, high pass and band pass functions are available simultaneously at separate outputs. In addition, there are 2 uncommitted operational amplifiers which are available for buffering or for forming all pass and notch functions. Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be easily formed.

Features

- Independent Q, frequency and gain adjustment
- Very low sensitivity to external component variation
- Separate low pass, high pass and band pass outputs
- Operation to 10 kHz
- Q range to 500
- Wide power supply range—±5V to ±18V
- Accuracy—±1%
- Fourth order functions in one package

Circuit Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage $\pm 18V$

	-	•	
Supply Voltage		±18V	
Power Dissipation		900 mW/Package	
Differential Input Voltage		±36V	

Electrical Characteristics (Complete Active Filter)

Specifications apply for V_S = $\pm\,15V$ and over $-\,25^\circ\text{C}$ to $\,+\,85^\circ\text{C}$ unless otherwise specified. (Specifications apply for each section.)

Parameter	Conditions	Min	Тур	Max	Units
Frequency Range	$f_c \times Q \le 50,000$			10k	Hz
Q Range	$f_c \times Q \le 50,000$			500	Hz/Hz
f _o Accuracy AF151-1C AF151-2C	$ \begin{aligned} f_{c} \times Q &\leq 10,000, T_{A} = 25^{\circ}C \\ f_{c} \times Q &\leq 10,000, T_{A} = 25^{\circ}C \end{aligned} $			±2.5 ±1.0	%
fo Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_{C} \times Q \le 10,000, T_{A} = 25^{\circ}C$			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	$V_{S} = \pm 15V$		2.5	4.5	mA

Electrical Characteristics (Internal Op Amp) (Note 2)

Parameter	Conditions	Min	Тур	Max	Units
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nA
Input Resistance			2.5		MΩ
Large Signal Voltage Gain	$R_L \ge 2k, V_{OUT} = \pm 10V$	25	160		V/mV
Output Voltage Swing	$R_L = 10 k\Omega$	±12	±14		v
	$R_L = 2 k\Omega$	±10	±13		`
Input Voltage Range		±12			v
Common-Mode Rejection Ratio	R _S ≤ 10 kΩ	70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	77	96		dB
Output Short-Circuit Current			25		mA
Slew Rate (Unity Gain)			0.6		V/µs
Small Signal Bandwidth			1		MHz
Phase Margin			60		Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for V_S = \pm 15V, T_A = 25°C.

Output Short-Circuit Duration (Note 1)	Infinite
Operating Temperature	-25°C to +85°C
Storage Temperature	-25°C to +100°C
Lead Temperature (Soldering, 10 sec.)	300°C

L.,			
8			
н.			

Applications Information

The AF151 consists of 2 identical filter sections and 2 uncommitted op amps. The op amps may be used for buffering inputs and outputs, summing amplifiers (for notch filter generation), adjusting gain through the filter sections, additional passive networks to create higher order filters, or simply used elsewhere in the user's system.

The design equations given apply to both sections; however, for clarity, only the pin designations for Section 1 will be shown in the examples and discussion.

See the AF100 datasheet for additional information on this type of filter.

The design equations assume that the user has knowledge of the frequency and Q values for the particular design to be synthesized. If this is not the case, various references and texts are available to help the user in determining these parameters. A bibliography of recommended texts can also be found in the AF100 datasheet.

CIRCUIT DESCRIPTION AND OPERATION

A schematic of one section of the AF151 is shown in Figure 1. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system.

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

 $\omega_0 = \sqrt{b_1} =$ the radian center frequency

 $Q = \frac{\omega_0}{b_2}$ = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a1 and a2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} + \omega_0^2}$$
(High Pass)

If the output is taken from the output of A2, numerator coefficients a1 and a3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (Band Pass)

If the output is taken from the output of A3, numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2}$$
 (Low Pass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a₂ becomes zero, a_1 equals ω_z^2 and a_3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_0}{2}s + \omega_0^2}$$
(Notch)

In the all pass transfer function $a_1 = \omega_0^2$, $a_2 = -\omega_0/Q$ and $a_3 = 1$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
(All Pass)



FIGURE 1. AF151 Schematic (Section 1)

TL/K/10113-3

Applications Information (Continued)

FREQUENCY CALCULATIONS

For operation above 200 Hz, the frequency of each section of the AF151 is set by 2 equal valued resistors. These resistors couple the output of the first op amp (pin 2) to the input of the second op amp (pin 1) and the output of the second op amp (pin 23) to the input of the third op amp (pin 22).

The value for R_f is given by:

$$\mathsf{R}_{\mathsf{f}} = \frac{50.33 \times 10^6}{\mathsf{f}_0} \Omega \tag{1}$$

For operation below 200 Hz, "T" tuning should be used as shown in *Figure 3*.

For this configuration,

$$\mathsf{R}_{\mathsf{S}} = \frac{\mathsf{R}_{\mathsf{T}}^2}{\mathsf{R}_{\mathsf{f}} - 2\mathsf{R}_{\mathsf{T}}} \tag{2}$$

where R_T or R_S can be chosen arbitrarily, once R_f is found from Equation 1.

Q CALCULATIONS

To set the Q of each section of the AF151, one resistor is required. The value of the Q setting resistor depends on the input connection (inverting or non-inverting) and the input resistance. Because the input resistance does affect the Q, it is often desirable to use one of the uncommitted op amps to provide a buffer between the signal source impedance and the input resistor used to set the Q.







TL/K/10113-6

TI /K/10113-4



To determine which connection is required for a particular Q, arbitrarily select a value of R_{IN} (*Figure 4*) and calculate Q_{MIN} according to Equation 3.

$$Q_{\text{MIN}} = \frac{1 + \frac{10^5}{R_{\text{IN}}}}{3.48}$$
(3)

If the Q required for the circuit is greater than Q_{MIN} , use Equation 4 to calculate the value of R_Q and the connection shown in *Figure 4*.

$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}}$$
(4)

If the Q required for the circuit is less than Q_{MIN} , use Equation 5 to calculate the value of R_Q and the connection shown in *Figure 5*.

$$\mathsf{R}_{\mathsf{Q}} = \frac{10^4}{\frac{0.3162}{\mathsf{Q}} \left(1 + \frac{10^5}{\mathsf{R}_{\mathsf{IN}}}\right) - 1.1} \tag{5}$$

Both connections shown in *Figures 4* and 5 are "non-inverting" relative to the phase relationship between the input signal and the low pass output.

For any Q, Equation 6 may be used with the "inverting" connection shown in *Figure 6*.

$$R_{Q} = \frac{10^{5}}{3.16Q\left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1}$$
(6)



TL/K/10113-5

FIGURE 3. "T" Tuning for Low Frequency



TL/K/10113-8



Applications Information (Continued) NOTCH TUNING

When the low pass output and the high pass output are summed together, the result is a notch (*Figure 7*).



TL/K/10113-9

FIGURE 7. Notch Filter

The relationship between R_{LP} , R_{HP} , f_0 and f_z , the location of the notch, is given by Equation 7.

$$R_{HP} \left(\frac{f_z}{f_0}\right)^2 \frac{R_{LP}}{10}$$
(7)

Again, it is advantageous to use one of the uncommitted op amps to perform this summing function to prevent loading of this stage or the resistors R_{LP} and R_{HP} from effecting the Q of subsequent stages. Resistor R can be used to set the gain of the filter section.

GAIN CALCULATIONS

The following list of equations will be helpful in calculating the relationship between the external components and various important parameters. The following definitions are used:

- AL Gain from input to low pass output at DC
- A_H --- Gain from input to high pass output at high frequency
- A_B Gain from input to band pass output at center frequency

$$A_{L} = \frac{11}{\Delta}$$

$$A_{H} = \frac{1.1}{\Delta}$$

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\Delta}$$

$$A_{B} = \frac{1}{\Delta} + \frac{R_{IN}}{R_{IN}} + \frac{R_{IN}}{R_{IN}}$$

$$\Delta = 1 + \frac{\Pi N}{10^5} + \frac{\Pi N}{R_Q}$$

For Figure 5:

$$A_{L} = \frac{11 + \frac{10^{5}}{R_{Q}}}{\Delta}$$
$$A_{H} = \frac{1.1 + \frac{10^{4}}{R_{Q}}}{\Delta}$$
$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{IN}}\right)}{\Delta}$$
$$\Delta = 1 + \frac{R_{IN}}{10^{5}}$$

For Figure 6:

$$A_{L} = -\frac{10^{5}}{R_{IN}}$$

$$A_{H} = -\frac{10^{4}}{R_{IN}}$$

$$A_{B} = \frac{\frac{10^{5}}{R_{IN}} \left(1 + \frac{10^{5}}{R_{Q}}\right)}{11 + \frac{10^{5}}{R_{IN}}}$$

For Figure 7:

At low frequency, when $f_{\rm O} \leq f_{z},$ the gain to the output of the summing op amp is:

$$A_{L} = \frac{11\left(\frac{R}{R_{LP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{O}}\right)}$$

At high frequency, when $f_{\rm O} \geq f_{\rm Z},$ the gain to the output of the summing op amp is:

$$A_{H} = \frac{1.1 \left(\frac{R}{R_{HP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At the notch, ideally the gain is zero (0).

TUNING TIPS

.

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF151 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass output.

Before any tuning is attempted, the low pass output should be checked to see that the output is not clipping. At the center frequency of the section, the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs, the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting resistor R_f , center frequency of a section can be adjusted. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the R_Q resistor. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will "see" to obtain precise adjustment.

Applications Information (Continued)

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{20} + \sqrt{\left(\frac{1}{2Q}\right)^{2} + 1}\right) \times \left(f_{0}\right)$$

where fo = center frequency

$$f_{L} = \left(\sqrt{\left(\frac{1}{2Q}\right)^{2} + 1} - \frac{1}{2Q}\right) \times \left(f_{0}\right)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45°C phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair, the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing).

In either case, the signal is connected to the input and the proper resistor is adjusted for a null at the output.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output.

Adjust the R_f resistor until the phase shift between input and band pass output is 180° or 0°, depending upon the connection.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning (Notch Tuning)

Set the oscillator output to the zero frequency and tune one of the summing resistors for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.

DESIGN EXAMPLE

Assume 2 band pass filters are required to separate FSK data.

- f1 = 800 Hz, Q = 40
- f2 = 1000 Hz, Q = 50

The gain through each filter is to be 10 V/V (20 dB).

Since the design is similar for both sections, only the first section design will be shown for the example.

(a) From Equation 1

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{0}} = \frac{50.33 \times 10^{6}}{800}$$

$$R_{f} = 62.9k$$

(b) Checking Q_{MIN} from Equation 3, arbitrarily let

$$H_{IN} = 300k.$$

 $Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48} = \frac{1 + \frac{10^5}{3 \times 10^5}}{3.48} = 0.383$

Since the Q required for the design (Q = 40), is greater than Q_{MIN} , the circuit of *Figure 4* or *Figure 6* may be used. Arbitrarily we shall select the circuit of *Figure 4*.

(c) From Equation 4, R_Q is found to be

$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}} = \frac{10^{5}}{(3.48)(40) - 1 - \frac{10^{5}}{3 \times 10^{5}}}$$

or
$$R_{Q} = 725\Omega$$

(d) Calculate the center frequency gain for Figure 4.

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)} = \frac{-(1 + 137.9 + 0.333)}{(1 + 3.0 + 414)}$$
$$A_{B} = 0.333 \text{ V/V}$$

Since the gain at f_0 is 0.333 V/V, a gain of 10 V/V can be obtained by using the uncommitted operational amplifier with a gain of 30.03 as shown in *Figure 8*.







FIGURE 9. Telephone Multifrequency (MF) Band Pass Filter



AF151

FIGURE 10. MF Tone Receiver



AF151

Applications Information (Continued)

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 Ω , 1.33 k Ω , 133 k Ω , 133 k Ω , 133 k Ω , 133 M Ω .

Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	м	IΩ
10	27	68	180	470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5,600	15,000	39,000	100,000		0.43	1.1
20	51	130	360	910	2,400	6,200	16,000	43,000	110,000		0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000		0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	1.5
												•

Standard 5% and 2% Resistance Values

Decade Table Determining 1/2% and 1% Standard Resistance Values

Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	Ω	MΩ
1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5.11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1.15	1.40	1.69	2.05	2.49	3.01	3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76

National Semiconductor

LMF90 4th-Order Elliptic Notch Filter

General Description

The LMF90 is a fourth-order elliptic notch (band-reject) filter based on switched-capacitor techniques. No external components are needed to define the response function. The depth of the notch is set using a two-level logic input, and the width is programmed using a three-level logic input. Two different notch depths and three different ratios of notch width to center frequency may be programmed by connecting these pins to V+, ground, or V-. Another three-level logic pin sets the ratio of clock frequency to notch frequency.

An internal crystal oscillator is provided. Used in conjunction with a low-cost color TV crystal and the internal clock frequency divider, a notch filter can be built with center frequency at 50 Hz, 60 Hz, 100 Hz, 120 Hz, 150 Hz, or 180 Hz for rejection of power line interference. Several LMF90s can be operated from a single crystal. An additional input is provided for an externally-generated clock signal.

Features

Center frequency set by external clock or on-board clock oscillator

Typical Connection

- No external components needed to set response characteristics
- Notch width, attenuation, and clock-to-center-frequency ratio independently programmable
- 14 pin 0.3" wide package

Key Specifications

- In For Range 0.1 Hz to 30 kHz
- fo accuracy over full temperature range (max) 15%
- Supply voltage range $\pm\,\text{2V}$ to $\,\pm\,\text{7.5V}$ or 4V to 15V 0.25 dB
- Passband Ripple (typ)
- Attenuation at f₀ (typ) 39 dB or 48 dB (selectable) I fCLK: fo
 - 100:1, 50:1, or 33.3:1 0.127 f₀, 0.26 f₀, or 0.55 f₀
- Notch Bandwidth (typ)
- Output offset voltage (max)

Applications

- Automatic test equipment
- Communications
- Power line interference rejection



Connection Diagram



120 mV

Order Number LMF90CCN, LMF90CCWM, LMF90CIJ or LMF90CMJ See NS Package Number J14A. M14B or N14A

LMF90

Absolute Maximum Ratings (Notes 1 & 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ($V_S = V^+ - V^-$)	-0.3V to +16V
Voltage at any Input or Output	V^- –0.3V to V^+ +0.3V
Input Current at any Pin (Note 10)	5 mA
Package Input Current (Note 10)	20 mA
Power Dissipation (Note 5)	500 mW
ESD Susceptability (Note 6)	
Pin 9	1800V
All Other Pins	2000V

Soldering Information (Note 4)	
N Package (Soldering, 10 sec.)	

J Package (Soldering, 10 sec.)	300°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C

260°C

A1 - A

Operating Ratings (Notes 2 & 3)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LMF90CCN, LMF90CCWM	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
LMF90CIJ	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
LMF90CMJ	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
Supply Voltage Range	4.0V to 15.0V

AC Electrical Characteristics The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

			LMF90CCN, LMF90CCWM			LMF90CIJ, LMF90CMJ			Unite
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)
f _O	Center Frequency Range		0.1	30	30	0.1	30		Hz (Min) kHz (Max)
fclk	Clock Frequency Range	Pin 6 Pin 6 Pins 4 and 5	10	1.5 4.0	1.5 4.0	10	1.5 4.0		Hz (Min) MHz (Max) MHz (Max)
f _{CLK} /f _{O1}	Clock-to-Center- Frequency Ratio	$W = D = V^{-}, R = V^{+},$ $f_{CLK} = 167 \text{ kHz}$ W = D = R = CND		33.5 ±1%	33.5 ± 1.5%		33.5 ± 1.5%		(Max)
f _{CLK} /f _{O3}		W = D - R - GND, $f_{CLK} = 250 \text{ kHz}$ $W = V^+, D = GND, R = V^-,$ $f_{CLK} = 500 \text{ kHz}$		50.25 ±1% 100.5 ±1%	50.25 ± 1.5% 100.5 ± 1.5%		50.25 ± 1.5% 100.5 ± 1.5%		(Max) (Max)
H _{ON}	Passband Gain	DC and 20 kHz, W = D = V ⁻ , R = V ⁺ , $f_{CLK} = 167$ kHz	0	±0.2	±0.2	0	±0.2		dB (Max)
		W = D = R = GND, f _{CLK} = 250 kHz	0	±0.2	± 0.2	. 0	± 0.2		dB (Max)
		$W = V^+$, $D = GND$, $R = V^-$, $f_{CLK} = 500 \text{ kHz}$	0	±0.2	±0.2	0	± 0.2		dB (Max)

1-52

AC Electrical Characteristics The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}$ C. (Continued)

				LMF90CC LMF90CC	CN, SWM		Units		
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)
PBW	Ratio of Passband Width to Center	$W = D = V^{-}, R = V^{+},$ f _{CLK} = 167 kHz		0.1275 ±0.0175	0.1275 ±0.0175		0.1275 ±0.0175		(Max)
	Frequency	W = D = R = GND, f _{CLK} = 250 kHz		0.265 ±0.025	0.265 ±0.025		0.265 ±0.025		(Max)
		$W = V^+, D = GND, R = V^-,$ f _{CLK} = 500 kHz		0.550 ±0.05	0.550 ±0.05		0.550 ±0.05		(Max)
A _{Min1} @f _{O1}	Gain at Center Frequency	$W = D = V^{-}, R = V^{+},$ f _{CLK} = 167 kHz	-39	-30	-30	-39	-30		dB (Max)
A _{Min2} @f _{O2}		W = D = R = GND, f _{CLK} = 250 kHz	-48	-36.5	-36.5	-48	-36.5		dB (Max)
A _{Min3} @f _{O3}		$W = V^+$, $D = GND$, $R = V^-$, f _{CLK} = 500 kHz	48	-36.5	- 36.5	-48	-36.5		dB (Max)
	Additional Center Frequency Gain	W = GND, D = V ⁻ , R = V ⁺ , $f_{CLK} = 167 \text{ kHz}$	-36	-30	-30	-36	-30		dB (Max)
	Tests at f _{O1}	$W = V^+, D = V^-, R = V^+,$ f _{CLK} = 167 kHz	-36	-30	-30	-36	-30		dB (Max)
		$W = V^{-}$, $D = GND$, $R = V^{+}$, f _{CLK} = 167 kHz	-42	-30	-30	-42	-30		dB (Max)
		$W = D = GND, R = V^+,$ f _{CLK} = 167 kHz	-48	-35	-35	-48	-35		dB (Max)
		$W = V^+$, D = GND,R = V ⁺ , f _{CLK} = 167 kHz	-48	-35	-35	-48	-35		dB (Max)

				LMF90CCN, LMF90CCWN	Λ		LMF90CIJ, LMF90CMJ		Unite	
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)	
	Additional Center Frequency Gain	$W = V^{-}, D = V^{-}, R = GND,$ f _{CLK} = 250 kHz		-36	-30	-30	-36	-30		dB (Max
	Tests at f _{O2}	$W = GND, D = V^{-}, R = GND,$ f _{CLK} = 250 kHz	-36	-30	-30	-36	-30		dB (Max	
		$W = V^+, D = V^-, R = GND,$ f _{CLK} = 250 kHz		-36	-30	30	-36	-30		dB (Ma)
		$W = V^-$, $D = R = GND$, $f_{CLK} = 250 \text{ kHz}$	-42	-30	30	-42	-30		dB (Max	
		$W = V^+$, $D = R = GND$, $f_{CLK} = 250 \text{ kHz}$	-48	- 35	-35	-48	-35		dB (Max	
Additional Center W Frequency Gain f _{CL}		$W = D = R = V^{-},$ f _{CLK} = 500 kHz		-36	-30	- 30	-36	-30		dB (Max
	Tests at f _{O3}	$W = GND, D = V^{-}, R = V^{-},$ f _{CLK} = 500 kHz		-36	-30	-30	-36	-30		dB (Ma)
		$W = V^+, D = V^-, R = V^-,$ f _{CLK} = 500 kHz	-36	-30	-30	-36	-30		dB (Max	
		$W = V^-$, D = GND, R = V ⁻ , f _{CLK} = 500 kHz		-42	-30	-30	-42	-30		dB (Ma
		$W = D = GND, R = V^{-},$ f _{CLK} = 500 kHz	-48	-35	-35	-48	-35		dB (Ma)	
За	Gain at $f_3 = 0.995 f_{O1}$	$W = D = V^{-}, R = V^{+},$		-41	-30	-30	-41	-30		dB (Max
4a	Gain at $f_4 = 1.005 f_{O1}$	f _{CLK} = 167 kHz		-41	-30	-30	-41	-30		dB (Max
\зь \4b	Gain at $f_3 = 0.992 f_{O2}$ Gain at $f_4 = 1.008 f_{O2}$	$W = D = R = GND, f_{CLK} = 25$	0 kHz	-40 -40	35 35	-35 -35	40 40	-35 -35		dB (Max dB (Max
	Gain at $f_3 = 0.982 f_{O3}$ Gain at $f_4 = 1.018 f_{O3}$	$W = V^+$, $D = GND$, $R = V^-$ $f_{CLK} = 500 \text{ kHz}$		-41 -41	-35 -35	-35 -35	41 41	-35 -35		dB (Max dB (Max
max1	Passband Ripple	$W = D = V^{-}, R = V^{+},$ $f_{CLK} = 167 \text{ kHz}$	$f_5 = 0.914 f_{O1}$	0.25 0.25	0.9 0	0.9 0	0.25 0.25	0.9 0		dB (Ma) dB (Min
			$f_6 = 1.094 f_{O1}$	0.25 0.25	0.9	0.9 0	0.25 0.25	0.9 0		dB (Max dB (Min

AC Electrical Characteristics The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}$ C. (Continued)

				LMF90CCN, LMF90CCWN	٨		Units			
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)	
A _{Max2}	Passband Ripple	W = D = R = GND, f _{CLK} = 250 kHz	$f_5 = 0.830 f_{O2}$	0.25 0.25	0.9 0	0.9 0	0.26 0.25	0.9 0		dB (Max) dB (Min)
			$f_6 = 1.205 f_{O2}$	0.25 0.25	0.9 0	0.9 O	0.25 0.25	0.9 0		dB (Max) dB (Min)
A _{Max3}	Passband Ripple	$W = V^+$, $D = GND$, $R = V^-$ f _{CLK} = 500 kHz	$f_5 = 0.700 f_{O3}$	0.25 0.25	0.9 0	0.9 0	0.25 0.25	0.9 0		dB (Max) dB (Min)
			$f_6 = 1.428 f_{O3}$	0.25 0.25	0.9 0	0.9 0	0.25 0.25	0.9 0		dB (Max) dB (Min)
En	Output Noise	20 kHz Bandwidth $W = D = V^{-}, R = V^{+}, f_{CLK} = W = D = R = GND, f_{CLK} = 25$ $W = V^{+}, D = GND, R = V^{-}, f_{CLK} = 500 \text{ kHz}$	670 370 250			670 370 250			μVrms μVrms μVrms	
	Clock Feedthrough			50			50			mVp-p
GBW	Output Buffer Gain Bandwidth			1			1			MHz
SR	Output Buffer Slew Rate		· · · · ·	3			3			V/µs
CL	Maximum Capacitive			200			200			pF

DC Electrical Characteristics The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. **Boldface Limits Apply for** $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

			L	.MF90CCN, MF90CCWM			LMF90CIJ, LMF90CMJ		– Units
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)
ls	Power Supply Current	$f_{CLK} = 500 \text{ kHz}, V_{IN1} = V_{IN2} = GND$	2.35	5.0	5.0	2.35	5.0		mA (Max)
V _{OS}	Output Offset Voltage	$ \begin{split} W &= D = V^{-}, R = V^{+}, f_{CLK} = 167 \text{ kHz} \\ W &= D = R = GND, f_{CLK} = 250 \text{ kHz} \\ W &= V^{+}, D = GND, R = V^{-}, \\ f_{CLK} &= 500 \text{ kHz} \end{split} $	±50 ±60 ±80	± 120 ± 140 ± 170	± 120 ± 140 ± 170	±50 ±60 ±80	± 120 ± 140 ± 170		mV (Max) mV (Max) mV (Max)
VOUT	Output Voltage Swing	$R_{L} = 5 k\Omega$	+4.2, -4.7	±4.0	± 4.0	+4.2, -4.7	± 4.0		V (Min)
V _{I1}	Logical "Low" Input Voltage	Pins 1, 2, 3, 7, and 10		-4.0	-4.0		-4.0		V (Max)
V _{I2}	Logical "GND" Input Voltage	Pins 1, 2, 3, 7, and 10		+ 1.0 - 1.0	+ 1.0 1.0		+ 1.0 - 1.0		V (Max) V (Min)
V _{I3}	Logical "High" Input Voltage	Pins 1, 2, 3, and 7		+4.0	+ 4.0		+ 4.0		V (Min)
IIN	Input Current	Pins 1, 2, 3, 7, and 10		±10	± 10		± 10		μΑ (Max)
VIL	Logical "0" Input Voltage, Pins 5 and 6	Pin 5, XLS = V^+ or Pin 6, XLS = GND		-4.0	-4.0		-4.0		V (Max)
VIH	Logical "1" Input Voltage, Pins 5 and 6			+ 4.0	+ 4.0		+ 4.0		V(Min)
VIL	Logical "0" Input Voltage, Pin 6	$V^+ - V^- = 10V$, XLS = V^- or $V^+ = +5V$, $V^- = 0V$, XLS = $+2.5V$		+0.8	+ 0.8		+ 0.8		V (Max)
VIH	Logical "1" Input Voltage, Pin 6			+ 2.0	+ 2.0		+ 2.0		V (Min)
V _{OL}	Logical "0" Output Voltage, Pin 6	$XLS = V^+, I_{OUT} = 4 \text{ mA}$		-4.0	-4.0		-4.0		V (Max)
V _{OH}	Logical "1" Output Voltage, Pin 6			+4.0	+ 4.0		+ 4.0		V (Min)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is intended to be functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND unless otherwise specified.

Note 4: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any current Linear Data Book for other methods of soldering surface mount devices.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , Θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 150^{\circ}$ C, and the typical thermal resistance (Θ_{JA}) when board mounted is 61°C/W for the LMF90CCN, 134°C/W for the LMF90CCWM, and 59°C/W for the LMF90CCWM.

Note 6: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 7: Typicals are at $T_J = 25^{\circ}C$ and represent the most likely parametric norm.

Note 8: Tested Limits are guaranteed and 100% tested.

Note 9: Design Limits are guaranteed, but not 100% tested.

Note 10: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < V^-$ or $V_{IN} > V^+$), the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.



Typical Performance Characteristics (Continued)



TL/H/10354-4

Pin Descriptions

- W (Pin 1) This three-level logic input sets the width of the notch. Notch width is $f_{c2}-f_{c1}$ (see *Figure* 1). When W is tied to V⁺ (pin 14), GND (pin 13), or V⁻ (pin 8), the notch width is 0.55 f_0 , 0.26 f_0 , or 0.127 f_0 , respectively.
- R (Pin 2) This three-level logic input sets the ratio of the clock frequency (f_{CLK}) to the center frequency (f_0). When R is tied to V⁺, GND, or V⁻, the clock-to-center-frequency ratio is 33.33:1, 50:1, or 100:1, respectively.
- LD (Pin 3) This three-level logic input sets the division factor of the clock frequency divider. When LD is tied to V⁺, GND, or V⁻, the division factor is 716, 596, or 2, respectively.
- XTAL2 (Pin 4) This is the output of the internal crystal oscillator. When using the internal oscillator, the crystal should be tied between XTAL2 and XTAL1. (The capacitors are internal no external capacitors are needed for the oscillator to operate.) When not using the internal oscillator this pin should be left open.
- XTAL1 (Pin 5) This is the crystal oscillator input. When using the internal oscillator, the crystal should be tied between XTAL1 and XTAL2. XTAL1 can also be used as an input for an external clock signal swinging from V⁺ to V⁻. The frequency of the crystal or the external clock will be divided internally by the clock divider as determined by the programming voltage on pin 3.
- This is the filter clock pin. The clock signal CLK (Pin 6) appearing on this pin is the filter clock (fCLK). When using the internal crystal oscillator or an external clock signal applied to pin 5 while pin 7 is tied to V⁺, the CLK pin is the output of the divider and can be used to drive other LMF90s with its rail-to-rail output swing. When not using the internal crystal oscillator or an external clock on pin 5, the CLK pin can be used as a CMOS or TTL clock input provided that pin 7 is tied to GND or V⁻. For best performance, the duty cycle of a clock signal applied to this pin should be near 50%, especially at higher clock frequencies.
- XLS (Pin 7) This is a three-level logic pin. When XLS is tied to V⁺, the crystal oscillator and frequency divider are enabled and CLK (pin 6) is an output. When XLS is tied to GND (pin 13), the crystal oscillator and frequency divider are disabled and pin 6 is an input for a clock swinging between V⁻ and V⁺. When XLS is tied to V⁻, the crystal oscillator and frequency divider are disabled and pin 6 is a TTL level clock input for a clock signal swinging between GND and V⁺ or between V⁻ and GND.

V ⁻ (Pin 8)	This is the negative power supply pin. It should be bypassed with at least a 0.1 μ F capacitor. For single-supply operation, connect this pin to system ground.
V _{OUT} (Pin 9)	This is the filter output.
D (Pin 10)	This two-level logic input is used to set the depth of the notch (the attenuation at f_0). When D is tied to GND or V ⁻ , the typical notch depth is 48 dB or 39 dB, respectively. Note, however, that the notch depth is also dependent on the width setting (pin 1). See the Electrical Characteristics for tested limits.
V _{IN2} (Pin 11)	This is the input to the difference amplifier section of the notch filter.

- V_{IN1} (Pin 12) This is the input to the internal bandpass filter. This pin is normally connected to pin 11. For wide bandwidth applications, an anti-aliasing filter can be inserted between pin 11 and pin 12.
- GND (Pin 13) This is the analog ground reference for the LMF90. In split supply applications, GND should be connected to the system ground. When operating the LMF90 from a single positive power supply voltage, pin 13 should be connected to a "clean" reference voltage midway between V⁺ and V⁻.
- V⁺ (Pin 14) This is the positive power supply pin. It should be bypassed with at least a 0.1 μF capacitor.

1.0 Definition of Terms

 A_{max} : the maximum amount of gain variation within the filter's passband (See *Figure 1*). For the LMF90, A_{Max} is nominally equal to 0.25 dB.

Amin: the minimum attenuation within the notch's stopband. (See *Figure 1*). This parameter is adjusted by programming voltage applied to pin 10 (D).

Bandwidth (BW) or Passband Width: the difference in frequency between the notch filter's two cutoff frequencies.

Cutoff Frequency: for a notch filter, one of the two frequencies, f_{C1} and f_{C2} that define the edges of the passband. At these two frequencies, the filter has a gain equal to the passband gain.

f_{CLK}: the frequency of the clock signal that appears at the CLK pin. This frequency determines the filter's center frequency. Depending on the programming voltage on pin 2 (R), f_{CLK} will be either 33.33, 50, or 100 times the center frequency of the notch.

 $f_0 \mbox{ or } f_{Notch}$ the center frequency of the notch filter. This frequency is measured by finding the two frequencies for which the gain -3 dB relative to the passband gain, and calculating their geometrical mean.

Passband: for a notch filter, frequencies above the upper cutoff frequency (f_{C2} in *Figure 1*) and below the lower cutoff frequency (f_{C1} in *Figure 1*).

MF90

LMF90

1.0 Definition of Terms (Continued)

Passband Gain: the notch filter's gain for signal frequencies near dc or $f_{CLK}/2$. The passband gain of a notch filter is also called "H_{ON}". For the LMF90, the passband gain is nominally 0 dB.

Passband Ripple: the variation in gain within the filter's passband.

Stopband: for a notch filter, the range of frequencies for which the attenuation is at least A_{min} (f_{S1} to f_{S2}) in *Figure 1*).

Stop Frequency: one of the two frequencies (f_{S1} and f_{S2}) at the edges of the notch's stopband.

Stopband Width (SBW): the difference in frequency between the two stopband edges ($f_{S2}-f_{S1}$).



FIGURE 1. General Form of Notch Response

2.0 Applications Information

2.1 FUNCTIONAL DESCRIPTION

The LMF90 uses switched-capacitor techniques to realize a fourth-order elliptic notch transfer function with 0.25 dB passband ripple. No external components other than supply bypass capacitors and a clock (or crystal) are required.

As is evident from the block diagram, the analog signal path consists of a fourth-order bandpass filter and a summing amplifier. The analog input signal is applied to the input of the bandpass filter, and to one of the summing amplifier inputs. The bandpass filter's output drives the other summing amplifier input. The output of the summing amplifier is the difference between the input signal and the bandpass output, and has a notch filter characteristic. Notch width and depth are controlled by the dc programming voltages applied to two pins (1 and 10), and the center frequency is proportional to the clock frequency, which may be generated externally or internally with the aid of an external crystal. The clock-to-center-frequency ratio can be one of three different values, and is selected by the voltage on a three-level logic input (pin 2).

The clock signal passes through a digital frequency divider circuit that can divide the clock frequency by any of three different factors before it reaches the filters. This divider can also be disabled, if desired. Pin 7 enables and disables the frequency divider and also configures the clock inputs for operation with an external CMOS or TTL clock or with the internal oscillator circuit.



2.0 Applications Information (Continued)

2.2 PROGRAMMING PINS

The LMF90 has five control pins that are used to program the filter's characteristics via a three-level logic scheme. In dual-supply applications, these inputs are tied to either V⁺, V⁻, or GND in order to select a particular set of characteristics. For example, the W input (pin 1) sets the filter's passband width to 0.55 f₀, 0.26 f₀ or 0.127 f₀ when the W input is connected to V⁺, GND, or V⁻, respectively. Applying V⁻ and GND to the D input (pin 10) will set the notch depth to 40 dB or 30 dB, respectively.

The R input (pin 2) is another three-level logic input, and it sets the clock-to-center-frequency ratio to 33.33:1, 50:1, or 100:1 for input voltages equal to V+, GND, or V-, respectively. Note that the clock frequency referred to here is the frequency at the CLK pin and at the frequency divider output (if used). This is different from the frequency at the divider's input. LD (pin 3) sets the frequency divider's division factor to either 716, 596, or 2 for input voltages equal to V⁺, GND, or V⁻, respectively. XLS (pin 7) enables and disables the crystal oscillator and clock divider. When XLS is connected to the positive supply, the oscillator and divider are enabled. and CLK is the output of the divider and can drive the clock inputs of other LMF90s. When XLS is connected to GND, the oscillator and divider are disabled, and the CLK pin becomes a clock input for CMOS-level signals. Connecting XLS to the negative supply disables the oscillator and divider and causes CLK to operate as a TTL-level clock input.

Using an external 3.579545 MHz color television crystal with the internal oscillator and divider, it is possible to build a power line frequency notch for 50 Hz or 60 Hz line frequencies or their second and third harmonics using the LMF90. A 60 Hz notch is shown in the Typical Application circuit on the first page of this data sheet. Connecting LD to V⁺ changes the notch frequency to 50 Hz. Changing the clockto-center-frequency ratio to 50:1 results in a second-harmonic notch, and a 33:1 ratio causes the LMF90 to notch the third harmonic.

Table I illustrates 18 different combinations of filter bandwidth, depth, and clock-to-center-frequency ratio obtained by choosing the appropriate W, D, and R programming voltages.

2.3 DIGITAL INPUTS AND OUTPUTS

As mentioned above, the CLK pin can serve as either an input or an output, depending on the programming voltage on XLS. When CLK is operating as a TTL input, it will operate properly in both dual-supply and single-supply applications, because it has two logic thresholds—one referred to V^- , and one referred to GND. When operating as an output, CLK swings rail-to-rail (CMOS logic levels).

XTAL1 and XTAL2 are the input and output pins for the internal crystal oscillator. When using the internal oscillator (XLS connected to V⁺), the crystal is connected between these two pins. When the internal oscillator is not used, XTAL2 should be left open. XTAL1 can be used as an input for an external CMOS-level clock signal swinging from V⁻ to V⁺. The frequency of the crystal or the external clock applied to XTAL1 will be divided by the internal frequency divider as determined by programming voltage on the LD pin.

2.4 SAMPLED-DATA SYSTEM CONSIDERATIONS OUTPUT STEPS

Because the LMF90 uses switched-capacitor techniques, its performance differs in several ways from non-sampled (continuous) circuits. The analog signal at the input to the internal bandpass filter (pin 12) is sampled during each clock cycle, and, since the output voltage can change only once every clock cycle, the result is a discontinuous output signal. The bandpass output takes the form of a series of voltage "steps", as shown in *Figure 3*. The steps are smaller when the clock frequency is much greater than the signal frequency.

Switched-capacitor techniques are used to set the summing amplifier's gain. Its input and feedback "resistors" are actually made from switches and capacitors. Two sets of these "resistors" are alternated during each clock cycle. Each time these gain-setting components are switched, there will be no feedback connected to the op amp for a short period of time (about 50 ns). This generates very low-amplitude output signals at $f_{CLK} + f_{IN}$, $f_{CLK} - f_{IN}$, $2 f_{CLK} + f_{IN}$, etc. The amplitude of each of these intermodulation components will typically be at least 70 dB below the input signal amplitude and well beyond the spectrum of interest.

	R	v	$(f_{CLK}/f_0 =$	CLK/f0 = 100) GND (fCLK/f0 = 50) V ⁺ (fCLK/f0 = 33.33)			33.33)			
D	w	A _{min} (dB)	BW/f ₀	SBW/f ₀	A _{min} (dB)	BW/f ₀	SBW/f ₀	A _{min} (dB)	BW/f ₀	SBW/f ₀
v-	V ⁻ GND V ⁺	-30 -30 -30	0.12 0.26 0.55	0.019 0.040 0.082	-30 -30 -30	0.12 0.26 0.55	0.019 0.040 0.082	Amin (dB) BW/f0 S -30 0.12 -30 0.26 -30 0.55 -35 0.12 -40 0.26 -30 -30		0.019 0.040 0.082
GND	`V [−] GND V ⁺	-35 -40 -40	0.12 0.26 0.55	0.010 0.024 0.050	-35 -40 -40	0.12 0.26 0.55	0.010 0.024 0.050	-35 -40 -40	0.12 0.26 0.55	0.010 0.024 0.050

TABLE I. Operation of LMF90 Programming Pins. Values given are for nominal levels of attenuation.

2.0 Applications Information (Continued)

ALIASING

Another important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The LMF90's sampling frequency is the same as the filter's clock frequency. This is the frequency at the CLK pin). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled-data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_S/2 + 10$ Hz will cause the system to respond as though the input frequency was $f_S/2 - 10$ Hz. This phenomenon is known as "aliasing". Aliasing can be reduced or eliminated by limiting the input signal spectrum to less than $f_S/2$.

In some cases, it may be necessary to use a bandwidth limiting filter (often a simple passive RC low-pass) ahead of the bandpass input. Although the summing amplifier uses switched-capacitor techniques, it does not exhibit aliasing behavior, and the anti-aliasing filter need not be in its input signal path. The filter can be placed ahead of pin 12 as shown in *Figure 4*, with the non-band limited input signal applied to pin 11. The output spectrum will therefore be wideband, although limited by the bandwidth of the summing amplifier's output buffer amplifier (typically 1 MHz), even if $f_{\rm CLK}$ is less than 1 MHz. Phase shift in the anti-aliasing filter will affect the accuracy of the notch transfer function.

tion, however, so it is best to use the highest available clock-to-center-frequency ratio (100:1) and set the RC filter cutoff frequency to about 15 to 20 times the notch frequency. This will provide reasonable attenuation of high-frequency input signals, while avoiding degradation of the overall notch response. If the anti-aliasing filter's cutoff frequency is too low, it will introduce phase shift and gain errors large enough to shift the frequency of the notch and reduce its depth. A cutoff frequency that is too high may not provide sufficient attenuation of unwanted high-frequency signals.



TL/H/10354-7





TL/H/10354-8 FIGURE 4. Using a simple passive low-pass filter to prevent aliasing in the presence of high-frequency input signals.

2.0 Applications Information (Continued) NOISE

Switched-capacitor filters have two kinds of noise at their outputs. There is a random, "thermal" noise component whose level is typically on the order of hundreds of microvolts. The other kind of noise is digital clock feedthrough. This will have an amplitude in the vicinity of 50 mV peak-topeak. In some applications, the clock noise frequency is so high compared to the signal frequency that it is unimportant. In other cases, clock noise may have to be removed from the output signal with, for example, a passive low-pass filter at the LMF90's output pin.

CLOCK FREQUENCY LIMITATIONS

The performance characteristics of a switched-capacitor filter depend on the switching (clock) frequency. At very low clock frequencies (below 10 Hz), the time between clock cycles is relatively long, and small parasitic leakage currents cause the internal capacitors to discharge sufficiently to affect the filter's offset voltage and gain. This effect becomes more pronounced at elevated operating temperatures.

At higher clock frequencies, performance deviations are primarily due to the reduced time available for the internal operational amplifiers to settle. Best performance with high clock frequencies will be obtained when the filter clock's duty cycle is 50%. The clock frequency divider, when used, provides a 50% duty cycle clock to the filter, but when an external clock is applied to CLK, it should have a duty cycle close to 50% for best performance.

Input Impedance

The input to the bandpass section of the LMF90 (V_{IN1}) is similar to the switched-capacitor circuit shown in *Figure 5*. During the first half of a clock cycle, the θ_1 switch closes, charging C_{IN} to the input voltage V_{IN}. During the second half-cycle, the θ_2 switch closes, and the charge on C_{IN} is transferred to the feedback capacitor. At frequencies well below the clock frequency, the input impedance approximates a resistor whose value is

$$\mathsf{R}_{\mathsf{IN}} = \frac{1}{\mathsf{C}_{\mathsf{IN}}\,\mathsf{f}_{\mathsf{CLK}}}.$$

At the bandpass filter input, $C_{\rm IN}$ is nominally 3.0 pF. For a worst-case calculation of effective $R_{\rm IN}$, assume $C_{\rm IN}=$ 3.0 pF and $f_{CLK}=$ 1.5 MHz. Thus,

$$R_{IN}$$
 (Min) = $\frac{1}{4.5 \times 10^{-6}}$ = 222 k Ω .

At the maximum clock frequency of 1.5 MHz, the lowest typical value for the effective R_{IN} at the V_{IN1} input is therefore 222 kΩ. Note that R_{IN} increases as f_{CLK} decreases, so the input impedance will be greater than or equal to this value. Source impedance should be low enough that this input impedance doesn't significantly affect gain.

The summing amplifier input impedance at V_{IN2} is calculated in a similar manner, except that C_{IN} = 5.0 pF. This yields a minimum input impedance of 133 k Ω at V_{IN2}. When both inputs are connected together, the combined input impedance will be 83.3 k Ω with a 1.5 MHz filter clock.



TL/H/10354-9

FIGURE 5. Simplified LMF90 bandpass section input stage. At frequencies well below the center frequency, the input impedance appears to be resistive.

2.5 POWER SUPPLY AND CLOCK OPTIONS

The LMF90 is designed to operate from either single or dual power supply voltages from 5V to 15V. In either case, the supply pins should be well-bypassed to minimize any feed-through of power supply noise into the filter's signal path. Such feedthrough can significantly reduce the depth of the notch. For operation from dual supply voltages, connect V⁻ (pin 8) to the negative supply, GND (pin 13) to the system ground, and V⁺ to the positive supply.

For single supply operation, simply connect V⁻ to system ground and GND (Pin 13) to a "clean" reference voltage at mid-supply. This reference voltage can be developed with a pair of resistors and a capacitor as shown in *Figures 10* through *16*. Note that for single supply operation, the threelevel logic inputs should be connected to system ground and V⁺/2 instead of V⁻ and GND. The CLK input will operate properly with TTL-level clock signals when the LMF90 is powered from either single or dual supplies because it has two TTL thresholds, one referred to the V⁻ pin and one referred to the GND pin. XLS should be connected to the V⁻ pin when an external TTL clock is used. *Figures 6* through *16* illustrate a wide variety of power supply and clock options.



1





51

2.0 Applications Information (Continued)



LMF90







1-70

National Semiconductor

LMF100 High Performance Dual Switched Capacitor Filter

General Description

The LMF100 consists of two independent general purpose high performance switched capacitor filters. With an external clock and 2 to 4 resistors, various second-order and first-order filtering functions can be realized by each filter block. Each block has 3 outputs. One output can be configured to perform either an allpass, highpass, or notch function. The other two outputs perform bandpass and lowpass functions. The center frequency of each filter stage is tuned by using an external clock or a combination of a clock and resistor ratio. Up to a 4th-order biguadratic function can be realized with a single LMF100. Higher order filters are implemented by simply cascading additional packages, and all the classical filters (such as Butterworth, Bessel, Elliptic, and Chebyshev) can be realized.

The LMF100 is fabricated on National Semiconductor's high performance analog silicon gate CMOS process,

LMCMOSTM. This allows for the production of a very low offset, high frequency filter building block. The LMF100 is pin-compatible with the industry standard MF10, but provides greatly improved performance.

Features

- Wide 4V to 15V power supply range
- Operation up to 100 kHz
 Low offset voltage typically (50:1 or 100:1 mode)
 Vos1 = ±5 mV Vos2 = ±15 mV Vos3 = ±15 mV
 Low crosstalk −60 dB
- Clock to center frequency ratio accuracy ±0.2% typical
- **f**₀ \times Q range up to 1.8 MHz
- Pin-compatible with MF10



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ($V^+ - V^-$)	16V
Voltage at Any Pin	$V^{+} + 0.3V$
	$V^{-} - 0.3V$
Input Current at Any Pin (Note 2)	5 mA
Package Input Current (Note 2)	20 mA
Power Dissipation (Note 3)	500 mW
Storage Temperature	150°C
ESD Susceptability (Note 11)	2000V

Soldering Information	
N Package: 10 sec.	260°C
J Package: 10 sec.	300°C
SO Package: Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LMF100ACN, LMF100CCN	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
LMF100CCWM	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
LMF100CCJ	$-40^{\circ}C \le T_A \le +85^{\circ}C$
LMF100AJ	$-55^{\circ}C \le T_A \le +125^{\circ}C$
Supply Voltage	$4V \leq V^+ - V^- \leq 15V$

Electrical Characteristics

The following specifications apply for Mode 1, Q = 10 ($R_1 = R_3 = 100k$, $R_2 = 10k$), $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Symbol	Parameter		Conditions		L L	MF100AC MF100CC MF100CC	CN, CN, WM	L	C1 /1	Units	
					Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	
I _s	Maximum Supply Curre	nt	f _{CLK} = 250 kHz No Input Signal		9	13	13	9	13		mA
f ₀	Center Frequency	MIN			0.1			0.1			Hz
	Range	MAX			100			100			kHz
f _{CLK}	Clock Frequency	MIN			5.0			5.0			Hz
	Range	MAX						3.5			MHz
f _{CLK} /f ₀	fo Clock to Center Frequency Ratio Deviation		$V_{Pin12} = 5V$ or 0V	LMF100A	±0.2	±0.6	± 0.6	±0.2	±0.6		%
			f _{CLK} = 1 MHz	LMF100C	±0.2	±0.8	± 0.8	±0.2	±0.8		%
$\frac{\Delta Q}{Q}$	Q Error (MAX) (Note 4)		Q = 10, Mode 1 V _{Pin12} = 5V	LMF100A	±0.5	±4	±5	±0.5	± 5		%
			or 0V f _{CLK} = 1 MHz	LMF100C	±0.5	±5	±6	±0.5	±6		%
H _{OBP}	Bandpass Gain at f ₀		f _{CLK} = 1 MHz		0	±0.4	± 0.4	0	± 0.4		dB
H _{OLP}	DC Lowpass Gain		$R_1 = R_2 = 10k$ $f_{CLK} = 250 \text{ kHz}$		0	±0.2	± 0.2	0	± 0.2		dB
V _{OS1}	DC Offset Voltage (Not	e 5)	$f_{CLK} = 250 \text{ kHz}$		± 5.0	±15	±15	±5.0	± 15		mV
V _{OS2}	DC Offset Voltage (Not	e 5)	$f_{CLK} = 250 \text{ kHz}$	$S_{A/B} = V^+$	±30	±80	±80	±30	±80		mV
				$S_{A/B} = V^{-}$	±15	±70	±70	±15	±70		mV
V _{OS3}	DC Offset Voltage (Not	e 5)	$f_{CLK} = 250 \text{ kHz}$		±15	±40	±60	±15	±60		mV
	Crosstalk (Note 6)		A Side to B Side o B Side to A Side	r	-60			-60			dB
	Output Noise (Note 12)		$f_{CLK} = 250 \text{ kHz}$	N	40			40			
			20 kHz Bandwidth	BP	320			320			μV
			100:1 Mode	LP	300			300			
	Clock Feedthrough (Note 13)		$f_{CLK} = 250 \text{ kHz } 1$	00:1 Mode	6			6			mV
VOUT	Minimum Output RL = Voltage Swing (All C		R _L = 5k (All Outputs)	R _L = 5k (All Outputs)		±3.8	± 3.7	+4.0 -4.7	± 3.7		v
			$R_L = 3.5k$ (All Outputs)		+3.9 -4.6			+3.9 -4.6			v
GBW	Op Amp Gain BW Prod	uct			5			5			MHz
SR	Op Amp Slew Rate				20			20			V/µs

Electrical Characteristics

The following specifications apply for Mode 1, Q = 10 (R₁ = R₃ = 100k, R₂ = 10k), V⁺ = +5V and V⁻ = -5V unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}**; all other limits T_A = T_J = 25°C. (Continued)

Symbol	Parameter	Conditions	L L	MF100AC MF100CC	N, N, WM	L	Unite		
	rarameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	on the
Isc	Maximum Output Short Source	(All Outputs)	12			12			mA
	Circuit Current (Note 7) Sink		45			45			mA
I _{IN}	Input Current on Pins: 4, 5, 6, 9, 10, 11, 12, 16, 17			10			10		μΑ

Electrical Characteristics

The following specifications apply for Mode 1, Q = 10 (R₁ = R₃ = 100k, R₂ = 10k), V⁺ = +2.50V and V⁻ = -2.50V unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C.

Symbol	Parameter	Parameter		Conditions		LMF100ACN, LMF100CCN, LMF100CCWM			LMF100AJ LMF100CCJ			
					Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)		
ls	Maximum Supply Curre	ent	f _{CLK} = 250 kHz No Input Signal		8	12	12	8	12		mA	
f ₀	Center Frequency	MIN						0.1			Hz	
	Range	MAX			50			50			kHz	
fCLK	Clock Frequency	MIN			5.0			5.0			Hz	
	Hange	MAX		· ····	1.5			1.5			MHz	
f _{CLK} /fo	Clock to Center Frequency Ratio Devia	tion	V _{Pin12} = 2.5V or 0V	LMF100A	±0.2	±0.6	±0.8	±0.2	±0.8		%	
			$f_{CLK} = 1 MHz$	LMF100C	±0.2	± 1	± 1	±0.2	± 1		%	
<u>ΔQ</u> Q	Q Error (MAX) (Note 4)		$\begin{array}{l} Q = 10, \text{Mode 1} \\ V_{\text{Pin12}} = 5 V \end{array}$	LMF100A	±0.5	±4	±6	±0.5	±6		%	
			or 0V f _{CLK} = 1 MHz	LMF100C	±0.5	±5	±8	±0.5	±8		%	
H _{OBP}	Bandpass Gain at f_0 $f_{CLK} =$		f _{CLK} = 1 MHz		0	±0.4	±0.5	0	±0.5		dB	
H _{OLP}	DC Lowpass Gain		$R_1 = R_2 = 10k$ f _{CLK} = 250 kHz		0	±0.2	±0.2	0	±0.2		dB	
V _{OS1}	DC Offset Voltage (Not	e 5)	$f_{CLK} = 250 \text{ kHz}$		±5.0	±15	± 15	±5.0	± 15		mV	
V _{OS2}	DC Offset Voltage (Not	e 5)	f _{CLK} = 250 kHz	$S_{A/B} = V^+$	±20	±60	±60	±20	±60		mV	
				$S_{A/B} = V^{-}$	±10	±50	±60	±10	±60		mV	
V _{OS3}	DC Offset Voltage (Not	e 5)	$f_{CLK} = 250 \text{ kHz}$		±10	±25	± 30	±10	± 30		mV	
	Crosstalk (Note 6)		A Side to B Side of B Side to A Side	r	-65			-65			dB	
	Output Noise (Note 12)		$f_{CLK} = 250 \text{ kHz}$	N	25			25				
			20 kHz Bandwidth	BP	250			250			µV	
			100:1 Mode	LP	220			220				
	Clock Feedthrough (Note 13)		$f_{CLK} = 250 \text{ kHz } 10$	00:1 Mode	2			2			mV	
V _{OUT}	Minimum Output Voltage Swing		R _L = 5k (All Outputs)		+1.6 -2.2	±1.5	± 1.4	+ 1.6 - 2.2	± 1.4		v	
	$R_L = 3.5k$ (All outputs)			+ 1.5 - 2.1			+ 1.5 - 2.1			v		
GBW	Op Amp Gain BW Prod	uct			5			5			MHz	
SR	Op Amp Slew Rate				18			18			V/µs	
I _{sc}	Maximum Output Short	Source	(All Outputs)		10			10			mA	
	Circuit Current (Note 7)	Sink			20	1		20			MA	

IF10

Logic Input Characteristics Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Parameter		Conditions	LMF100ACN, LMF100CCN, LMF100CCWM			LMF100AJ, LMF100CCJ			Units
			Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	
CMOS Clock Input Voltage	MIN Logical "1"	$V^+ = +5V, V^- = -5V,$ $V_{LSh} = 0V$		+ 3.0	+ 3.0		+ 3.0		v
	MAX Logical "0"			-3.0	-3.0		- 3.0		v
	MIN Logical "1"	$V^+ = +10V, V^- = 0V,$ $V_{LSh} = +5V$		+8.0	+ 8.0		+ 8.0		v
	MAX Logical "0"			+ 2.0	+ 2.0		+ 2.0		v
TTL Clock Input Voltage	MIN Logical "1"	$V^+ = +5V, V^- = -5V,$ $V_{LSh} = 0V$		+2.0	+ 2.0		+ 2.0		v
	MAX Logical "0"			+0.8	+ 0.8		+ 0.8		v
	MIN Logical "1"	$V^+ = +10V, V^- = 0V,$ $V_{LSh} = 0V$		+ 2.0	+ 2.0		+ 2.0		v
	MAX Logical "0"			+0.8	+ 0.8		+ 0.8		v
CMOS Clock Input Voltage	MIN Logical "1"	$V^+ = +2.5V, V^- = -2.5V, V_{LSh} = 0V$		+ 1.5	+ 1.5		+ 1.5		,V
	MAX Logical "0"			- 1.5	- 1.5		- 1.5		v
	MIN Logical "1"	$V^+ = +5V, V^- = 0V,$		+ 4.0	+ 4.0		+ 4.0		V
	MAX Logical "0"	$V_{LSh} = +2.5V$		+ 1.0	+ 1.0		+ 1.0		V
TTL Clock Input Voltage	MIN Logical "1"	$V^+ = +5V, V^- = 0V,$ $V_{LSh} = 0V, V_D^+ = 0V$		+ 2.0	+ 2.0		+ 2.0		v
	MAX Logical "0"			+0.8	+ 0.8		+ 0.8		V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The sum of the currents at all pins that are driven beyond the power supply voltages should not exceed 20 mA.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^\circ$ C, and the typical junction-to-ambient thermal resistance of the LMF100ACN/CCN when board mounted is 55°C/W. For the LMF100AJ/CCJ, this number increases to 95°C/W and for the LMF100CWM this number is 66°C/W.

Note 4: The accuracy of the Q value is a function of the center frequency (f₀). This is illustrated in the curves under the heading "Typical Peformance Characteristics".

Note 5: Vos1, Vos2, and Vos3 refer to the internal offsets as discussed in the Applications Information section 3.4.

Note 6: Crosstalk between the internal filter sections is measured by applying a 1 V_{RMS} 10 kHz signal to one bandpass filter section input and grounding the input of the other bandpass filter section. The crosstalk is the ratio between the output of the grounded filter section and the 1 V_{RMS} input signal of the other section.

Note 7: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Design limits are guaranteed to National's AOQL (Average Outgoing Quality Level) but are not 100% tested.

Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 12: In 50:1 mode the output noise is 3 dB higher.

Note 13: In 50:1 mode the clock feedthrough is 6 dB higher.



1

Typical Performance Characteristics (Continued)



LMF100

LMF100 System Block Diagram



Pin Descriptions

LP(1,20), BP(2,19), N/AP/HP(3,18)	The second order lowpass, band- pass and notch/allpass/highpass outputs. These outputs can typically swing to within 1V of each supply
	when driving a 5 k Ω load. For opti- mum performance, capacitive load-
	ing on these outputs should be mini- mized. For signal frequencies above
	15 kHz the capacitance loading should be kept below 30 pF.
INV(4,17)	The inverting input of the summing

- opamp of each filter. These are high impedance inputs. The non-inverting input is internally tied to AGND so the opamp can be used only as an inverting amplifier.
- S1(5,16) S1 is a signal input pin used in modes 1b, 4, and 5. The input impedance is $1/f_{CLK} \times 1$ pF. The pin should be driven with a source impedance of less than 1 k Ω . If S1 is not driven with a signal it should be tied to AGND (mid-supply).

S_{A/B}(6)

This pin activates a switch that connects one of the inputs of each filter's second summer either to AGND ($S_{A/B}$ tied to V⁻) or to the lowpass (LP) output ($S_{A/B}$ tied to V⁺). This offers the flexibility needed for configuring the filter in its various modes of operation.

- V_A⁺(7)* This is both the analog and digital positive supply.
- $V_D^+(8)^*$ This pin needs to be tied to V⁺ except when the device is to operate on a single 5V supply and a TTL level clock is applied. For 5V, TTL operation, V_D^+ should be tied to ground (0V).
- $V_A^-(14), V_D^-(13)$ Analog and digital negative supplies. V_A^- and V_D^- should be derived from the same source. They have been brought out separately so they can be bypassed by separate capacitors, if desired. They can also be tied together externally and bypassed with a single capacitor.
Pin Descriptions (Continued)

.**MF100**

LSh(9)

Level shift pin. This is used to accommodate various clock levels with dual or single supply operation. With dual \pm 5V supplies and CMOS (\pm 5V) or TTL (0V-5V) clock levels, LSh

should be tied to system ground. For 0V-10V single supply operation the AGND pin should be biased at +5V and the LSh pin should be tied to the system ground for TTL clock levels. LSh should be biased at +5V for \pm 5V CMOS clock levels.

The LSh pin is tied to system ground for ± 2.5 V operation. For single 5V operation the LSh and V_D + pins are tied to system ground for TTL clock levels.

CLK(10,11)

Clock inputs for the two switched capacitor filter sections. Unipolar or bipolar clock levels may be applied to the CLK inputs according to the programming voltage applied to the LSh pin. The duty cycle of the clock should be close to 50%, especially when clock frequencies above 200 kHz are used. This allows the maximum time for the internal opamps to settle, which yields optimum filter performance.

50/100(12)*

By tying this pin to V⁺ a 50:1 clock to filter center frequency ratio is obtained. Tying this pin at mid-supply (i.e., system ground with dual supplies) or to V⁻ allows the filter to operate at a 100:1 clock to center frequency ratio.

AGND(15)

This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of mid-supply biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must be provided.

*This device is pin-for-pin compatible with the MF10 except for the following changes:

1. Unlike the MF10, the LMF100 has a single positive supply pin (V_A+).

2. On the LMF100 V_{D}^{+} is a control pin and is not the digital positive supply as on the MF10.

3. Unlike the MF10, the LMF100 does not support the current limiting mode. When the 50/100 pin is tied to V- the LMF100 will remain in the 100:1 mode.

1.0 Definitions of Terms

fCLK: the frequency of the external clock signal applied to pin 10 or 11.

 f_0 : center frequency of the second order function complex pole pair. f_0 is measured at the bandpass outputs of the LMF100, and is the frequency of maximum bandpass gain. *(Figure 1).*

 f_{notch} : the frequency of minimum (ideally zero) gain at the notch outputs.

 f_z : the center frequency of the second order complex zero pair, if any. If f_z is different from f_0 and if Q_z is high, it can be observed as the frequency of a notch at the allpass output. *(Figure 13).*

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass outputs of the LMF100 and is equal to f_0 divided by the -3 dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 \mathbf{Q}_{z} : the quality factor of the second order complex zero pair, if any. \mathbf{Q}_{Z} is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

where $Q_Z = Q$ for an all-pass response.

HOBP: the gain (in V/V) of the bandpass output at $f = f_0$. **HOLP:** the gain (in V/V) of the lowpass output as $f \rightarrow 0$ Hz (*Figure 2*).

H_{OHP}: the gain (in V/V) of the highpass output as f \rightarrow f_{CLK}/2 (*Figure 3*).

HON: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz and as $f \rightarrow f_{CLK}/2$, when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 10* and *12*), the two quantities below are used in place of H_{ON}.

H_{ON1}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz. **H**_{ON2}: the gain (in V/V) of the notch output as $f \rightarrow f_{CLK}/2$.



1

LMF100



and center frequencies are normalized to unity.

2.0 Modes of Operation

The LMF100 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain analysis is appropriate. Since this is cumbersome, and since the LMF100 closely approximates continuous filters, the following discussion is based on the well-known frequency domain. Each LMF100 can produce two full 2nd order functions. See Table I for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs:

 $f_{notch} = f_0$ (See Figure 7)

fo = center frequency of the complex pole pair

 $=\frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$

= center frequency of the imaginary zero pair = f_0 . fnotch

= Lowpass gain (as f \rightarrow 0) = $-\frac{R2}{R1}$ HOLP = Bandpass gain (at f = f₀) = $-\frac{R3}{R1}$ HOBP

$$H_{ON} = \text{Notch output gain as } f \rightarrow 0 \\ f \rightarrow f_{CLK}/2 \\ \end{bmatrix} = \frac{-R_2}{R_1}$$

P2

R3

R2

R3

4(17

3(18)

(BPA)2 NON-INVERTING

4(17)

15

R1

SA/R

3(18)

FIGURE 7. MODE 1

5/16)

$$Q = \frac{r_0}{BW} = \frac{R_3}{R_2}$$

= quality factor of the complex pole pair

вw = the -3 dB bandwidth of the bandpass output.

Circuit dynamics:

$$\begin{split} H_{OLP} &= \frac{H_{OBP}}{Q} \, \text{or} \, H_{OBP} = H_{OLP} \times Q \\ &= H_{ON} \times Q. \end{split}$$

 $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's) MODE 12 Non-Inverting BP, LP (See Figure 8)

$$f_0 = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

$$Q = \frac{R_3}{R_2}$$

$$H_{OLP} = -1; H_{OLP(peak)} \cong$$

 $Q \times H_{OLP}$ (for high Q's)

$$H_{OBP1} = -\frac{R3}{R2}$$

 $H_{OBP_2} = 1$ (non-inverting)

2(19)

(BPA)1

2(19)

Circuit dynamics: HOBP1 = Q Note: V_{IN} should be driven from a low impedance (<1 k Ω) source.

. (20)

1(20)

TL/H/5645-11

TL/H/5645-4



LMF100

FIGURE 8. MODE 1a

LMF100

2.0 Modes of Operation (Continued) MODE 1b: Notch 1, Bandpass, Lowpass Outputs: MODE 2: Notch 2, Bandpass, Lowpass: fnotch < f0 $f_{notch} = f_0$ (See Figure 9) (See Figure 10) = center frequency of the complex pole pair = center frequency fo fo $=\frac{f_{CLK}}{100}\sqrt{\frac{R2}{R4}+1} \text{ or } \frac{f_{CLK}}{50}\sqrt{\frac{R2}{R4}+1}$ $=\frac{f_{CLK}}{100} \times \sqrt{2} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{2}$ f_{notch} = center frequency of the imaginary zero pair = f_0 . $f_{notch} = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$ H_{OLP} = Lowpass gain (as f \rightarrow 0) = $-\frac{R2}{2R1}$ Q = quality factor of the complex pole pair $=\frac{\sqrt{R2/R4+1}}{R2/R3}$ H_{OBP} = Bandpass gain (at f = f₀) = $-\frac{R3}{R1}$ = Notch output gain as $f \rightarrow 0$ $f \rightarrow f_{CLK}/2 = \frac{-R_2}{R_1}$ HON = Lowpass output gain (as f \rightarrow 0) HOLP R2/R1 $=\frac{f_0}{BW}=\frac{R3}{R2}\times\sqrt{2}$ R2/R4 + 1Q = Bandpass output gain (at $f = f_0$) = - R3/R1 HOBP = quality factor of the complex pole pair = Notch output gain (as f \rightarrow 0) H_{ON1} = the -3 dB bandwidth of the bandpass output. вw R2/R1 Circuit dynamics: R2/R4 + 1 $= \frac{H_{OBP}}{\sqrt{2} \, Q}$ or $H_{OBP} = H_{OLP} \times Q \times \sqrt{2}$ HOLP H_{ON_2} = Notch output gain $\left(as f \rightarrow \frac{f_{CLK}}{2} \right) = -R2/R1$ $=\frac{H_{ON}\times Q}{\sqrt{2}}$ Filter dynamics: $H_{OBP} = Q \sqrt{H_{OLP} H_{ON_2}} = \sqrt{H_{ON_1} H_{ON_2}}$ HOBP $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's) S_{1A} LPA BP, R2 3(18 1(20) 2(19) 4(17) R1 R3 TL/H/5645-14 FIGURE 9. MODE 1b LPA 2(19) 1(20) 3(18) 83

FIGURE 10. MODE 2

TL/H/5645-36



LMF100

2.0 Modes of Operation (Continued) MODE 4: Allpass, Bandpass, Lowpass Outputs

(See Figure 13)

$$\begin{split} f_0 &= \text{center frequency} \\ &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}; \\ &f_z^* = \text{center frequency of the complex zero} \approx f_0 \\ Q &= \frac{f_0}{BW} = \frac{R3}{R2}; \\ &Q_z = \text{quality factor of complex zero pair} = \frac{R3}{R1} \\ &\text{For AP output make } R1 = R2 \\ H_{OAP}^* &= \text{Allpass gain} \left(\text{at } 0 < f < \frac{f_{CLK}}{2} \right) = -\frac{R2}{R1} = -1 \\ H_{OLP} &= \text{Lowpass gain (as } f \rightarrow 0) \\ &= -\left(\frac{R2}{R1} + 1\right) = -2 \end{split}$$

$$\begin{split} H_{OBP} &= Bandpass \mbox{ gain (at } f = f_0) \\ &= -\frac{R3}{R2} \left(1 + \frac{R2}{R1}\right) = -2 \left(\frac{R3}{R2}\right) \end{split}$$

Circuit dynamics: H_{OBP} = (H_OLP) \times Q = (H_OAP + 1)Q *Due to the sampled data nature of the filter, a slight mismatch of $\rm f_z$ and $\rm f_0$ occurs causing a 0.4 dB peaking around fo of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.



FIGURE 13. MODE 4



FIGURE 14. MODE 5

TL/H/5645-15

TL/H/5645-6





2.0 Modes of Operation (Continued)

TABLE I. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	BP	LP	HP	N	АР	Number of Resistors	Adjustable f _{CLK} /f ₀	Notes
1	*	*		*		3	No	
1a	(2) $H_{OBP1} = -Q$ $H_{OBP2} = +1$	$H_{OLP} = + 1$				2	No	May need input buf- fer. Poor dynamics for high Q.
1b	*	*		*		3	No	Useful for high frequency applications.
2	*	*		*		3	Yes (above f _{CLK} /50 or f _{CLK} /100)	
3	*	*	*			4	Yes	Universal State- Variable Filter. Best general-purpose mode.
За	*	*	*	*		7	Yes	As above, but also includes resistor- tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*			*	4	Yes	Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3	Yes	Single pole.
6b		(2) H _{OLP1} = + 1 H _{OLP2} = $\frac{-R3}{R2}$				2	Yes	Single pole.
6c		*			*	3	No	Single pole.
7						2	Yes	Summing integrator with adjustable time constant.

3.0 Applications Information

The LMF100 is a general purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input (f_{CLK}). The various clocking options are summarized in the following table.

creating options							
Power Supply	Clock Levels	LSh	v_{D}^{+}				
-5V and +5V -5V and +5V	TTL. (0V to +5V) CMOS (-5V to +5V)	0V 0V	+ 5V + 5V				
0V and 10V 0V and 10V	TTL (0V to 5V) CMOS (0V to +10V)	0V + 5V	+ 10V + 10V				
-2.5V and +2.5V	CMOS (-2.5V to +2.5V)	٥v	+2.5V				
0V and 5V	TTL (0V to +5V)	0V	0V				
0V and 5V	CMOS (0V to +5V)	+ 2.5V	+5V				

Clocking Options

By connecting pin 12 to the appropriate dc voltage, the filter center frequency, f_0 , can be made equal to either $f_{\rm CLK}/100$ or $f_{\rm CLK}/50$. f_0 can be very accurately set (within $\pm 0.6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the $f_{\rm CLK}/f_0$ ratio can be altered by external resistors as in *Figures 10, 11, 12, 13, 14, 15* and *16*. This is useful when high-order filters (greater than two) are to be realized by cascading the second-order sections. This allows each stage to be stagger tuned while using only one clock. The filter Q and gain are set by external resistor ratios.

All of the five second-order filter types can be built using either section of the LMF100. These are illustrated in *Figures 1* through *5* along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves.



3.0 Applications Information (Continued)

3.1 DESIGN EXAMPLE

In order to design a filter using the LMF100, we must define the necessary values of three parameters for each secondorder section: f_0 , the filter section's center frequency; H_0 , the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at dc, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an LMF100. Many filter design texts (and National's Switched Capacitor Filter Handbook) include tables that list the characteristics (f_0 and Q) of each of the second-order filter sections needed to synthesize a given higher-order filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

 $H_{0A} = 1$

 $H_{0B} = 1$

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary

to adjust $\frac{f_{CLK}}{f_0}$ externally. From Table I, we see that Mode 3

can be used to produce a low-pass filter with resistor-adjustable center frequency. In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance: $R_{1A} = 20k$. The absolute value of the passband gain H_{OLPA} is made equal to 1 by choosing R_{4A} such that: $R_{4A} = -H_{OLPA}R_{1A} = R_{1A} = 20k$. If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find R_{2A} by:

$$R_{2A} = R_{4A} \frac{f_{0A}^2}{(f_{CLK}/100)^2} = 2 \times 10^4 \times \frac{(529)^2}{(1000)^2} = 5.6k \text{ and}$$

 $R_{3A}=Q_A\sqrt{R_{2A}R_{4A}}=0.785\sqrt{5.6\times10^3\times2\times10^4}=8.3k$ The resistors for the second section are found in a similar fashion:

 $R_{4B} = R_{1B} = 20k$

$$R_{2B} = R_{4B} \frac{f_{0B}^2}{(f_{CLK}/100)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k$$

 ${\sf R}_{3B}={\sf Q}_B\sqrt{{\sf R}_{2B}{\sf R}_{4B}}=3.559\sqrt{1.97\times10^4\times2\times10^4}=70.6{\sf k}$ The complete circuit is shown in *Figure 19* for split $\pm5V$ power supplies. Supply bypass capacitors are highly recommended.



TL/H/5645-30

FIGURE 19. Fourth-order Chebyshev low-pass filter from example in 3.1. \pm 5V power supply. 0V–5V TTL or \pm 5V CMOS logic levels.



3.0 Applications Information (Continued)

3.2 SINGLE SUPPLY OPERATION

The LMF100 can also operate with a single-ended power supply. Figure 20 shows the example filter with a single-ended power supply. V_A^+ and V_D^+ are again connected to the positive power supply (4 to 15 volts), and V_A^- and V_D^- are connected to ground. The AGND pin must be tied to V+/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 21a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 21b and 21c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the LMF100, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the LMF100 are able to swing to within about 1 volt of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the LMF100 is operating on ± 5 volts, for example, the outputs will clip at about $8V_{p-p}$. The maximum input voltage multiplied by the filter gain should therefore be less than $8V_{p-p}$.

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at f₀. If the nominal gain of the filter (H_{OLP}) is equal to 1, the gain at f₀ will be 10. The maximum input signal at f₀ must therefore be less than 800 mV_{p-p} when the circuit is operated on ± 5 volt supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at f₀, so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f₀ and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying *Figures 7* through *17* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

3.4 OFFSET VOLTAGE

The LMF100's switched capacitor integrators have a slightly higher input offset voltage than found in a typical continuous time active filter integrator. Because of National's new LMCMOS process and new design techniques the internal offsets have been minimized, compared to the industry standard MF10. *Figure 22* shows an equivalent circuit of the LMF100 from which the output dc offsets can be calculated.

Typical values for these offsets with $S_{A/B}$ tied to V^+ are:

$$V_{OS1} = \text{opamp offset} = \pm 5 \text{ mV}$$

 $V_{OS2} = \pm 30 \text{ mV}$ at 50:1 or 100:1

 $V_{OS3} = \pm 15 \text{ mV}$ at 50:1 or 100:1

When $S_{A/B}$ is tied to V⁻, V_{OS2} will approximately halve. The dc offset at the BP output is equal to the input offset of the lowpass integrator (V_{OS3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

Mode 1 and Mode 4

	(
V _{OS(N)}	$= V_{OS1} \left(\frac{1}{Q} + 1 + \left\ H_{OLP} \right\ \right) - \frac{V_{OS3}}{Q}$
V _{OS(BP)}	= V _{OS3}
V _{OS(LP)}	= V _{OS(N)} $-$ V _{OS2}
Mode 1a	
V _{OS} (N.INV.BP)	$= \left(1 + \frac{1}{Q}\right) V_{OS1} - \frac{V_{OS3}}{Q}$
V _{OS} (INV.BP)	= V _{OS3}
V _{OS} (LP)	= V _{OS} (N.INV.BP) $-$ V _{OS2}
Mode 1b	
V _{OS(N)}	$= V_{OS1} \left(1 + \frac{R^2}{R^3} + \frac{R^2}{R^1} \right) - \frac{R^2}{R^3} V_{OS3}$
V _{OS(BP)}	= V _{OS3}
V _{OS(LP)}	$=\frac{V_{OS(N)}}{2}-\frac{V_{OS2}}{2}$
Mode 2 and Mo	ode 5
V _{OS(N)}	$= \left(\frac{R2}{Rp} + 1\right) V_{OS1} \times \frac{1}{1 + R2/R4}$
	+ $V_{OS2} \frac{1}{1 + R4/R2} - \frac{V_{OS3}}{Q\sqrt{1 + R2/R4}}$: $R_{n} = R1 \ R3\ R4$
	$= V_{OS3}$
V _{OS(LP)}	$= V_{OS(N)} - V_{OS2}$
Mode 3	
V _{OS(HP)}	=V _{OS2}
V _{OS(BP)}	=V _{OS3}
V _{OS(LP)}	$= V_{OS1} \left[1 + \frac{R4}{R_p} \right] - V_{OS2} \left(\frac{R4}{R2} \right)$
	$- V_{OS3} \left(\frac{R4}{R3} \right)$
	$R_{p} = R1 R2 R3$
Mode 6a and 6	c
V _{OS(HP)}	$= V_{OS2}$
V _{OS(LP)}	$= V_{OS1} \left(1 + \frac{R_3}{R_2} + \frac{R_3}{R_1} \right) - \frac{R_3}{R_2} V_{OS2}$
Mode 6b	
V _{OS(LP} (N.INV))	= V _{OS2}
V _{OS(LP} (INV))	$= V_{OS1} \left(1 + \frac{R_3}{R_2}\right) - \frac{R_3}{R_2} V_{OS2}$



FIGURE 22. Offset Voltage Sources

TL/H/5645-12

LMF100

In many applications, the outputs are ac coupled and dc offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower ac signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if R2 and R4 are used to make f_{CLK}/f₀ significantly higher than the nominal value, especially if Q is also high.

For example, Figure 23 shows a second-order 60 Hz notch filter. This circuit yields a notch with about 40 dB of attenuation at 60 Hz. A notch is formed by subtracting the bandpass output of a mode 3 configuration from the input using the unused side B opamp. The Q is 10 and the gain is 1 V/V in the passband. However, $f_{CLK}/f_0 = 1000$ to allow for a wide input spectrum. This means that for pin 12 tied to ground (100:1 mode), R4/R2 = 100. The offset voltage at the lowpass output (LP) will be about 3V. However, this is an extreme case and the resistor ratio is usually much smaller. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 24. This allows adjustment of VOS1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (VOS(BP) in modes 1a and 3, for example).



FIGURE 23. Second-Order Notch Filter

LMF100

3.0 Applications Information (Continued)



FIGURE 24. Method for Trimming VOS

3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The LMF100 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The LMF100's sampling frequency is the same as its clock frequency.) If a signal with a frequency areater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_s/2 + 100$ Hz will cause the system to respond as though the input frequency was fs/2 - 100 Hz. This phenomenon is known as "aliasing", and can be reduced or eliminated by limiting the input signal spectrum to less than fs/2. This may in some cases require the use of a bandwidth-limiting filter ahead of the LMF100 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate (*Figure 25*). If necessary, these can be "smoothed" with a simple R-C low-pass filter at the LMF100 output.

TI /H/5645-13

The ratio of f_{CLK} to f_c (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wide-band input signals. In noise-sensitive applications, a ratio of 100:1 will result in 3 dB lower output noise for the same filter configuration.

The accuracy of the f_{CLK}/f₀ ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f₀ will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.



FIGURE 25. The Sampled-Data Output Waveform

TL/H/5645-35

National Semiconductor

LMF120 Mask-Programmable Switched-Capacitor Active Filter System

General Description

The LMF120 is a mask-programmable switched-capacitor filter capable of realizing virtually any filter response up to twelve poles using six independent biquad blocks. It is customized to meet specific application requirements through the use of automated design techniques. Circuit realization occurs during the final metal-mask stage of the manufacturing process.

Three sample-and-hold inputs and three buffered outputs allow one, two, or three independent filters on a single chip. Each of the filters may be any type: high-pass, low-pass, allpass, bandpass, or notch.

The center or cutoff frequency of each filter is determined by the clock frequency. The clock signal can be supplied by an external source, or it can be generated by the internal oscillator, using an external crystal and two capacitors. An on-board programmable divider chain can divide the clock input frequency by up to 256 so that each on-chip filter can have a different cutoff/center frequency. Accuracy is enhanced by close matching of the internal components: the ratio of the clock frequency to the center/corner frequency is typically accurate to $\pm 0.5\%$, and is guaranteed to $\pm 1.5\%$ over the full temperature range.

The customization process is initiated by submitting transfer functions, pole and zero locations, or band diagrams to National Semiconductor. A worksheet is included in this datasheet, which can be returned to National Semiconductor for an initial evaluation. Each filter is computer-optimized to best meet the requested specifications, and computer simulations are produced for approval before prototyping begins.

Features

- Mask-programmable for virtually any filter response
- All filter types (low-pass, high-pass, bandpass, notch, all-pass)
- All filter approximations (Butterworth, Chebyshev, Elliptic, Bessel, etc.)
- Up to 12 poles and right-half-plane zeros in one 16-pin package
- One, two, or three filters per package
- Wide Q range: up to 100 per biquad
- Choice of internal or external clock
- No external components other than clock or crystal and two capacitors
- Programmable clock divider: ÷2 to ÷256
- Center frequency accuracy: ±1.5% over temperature
- Supply voltage range: ±2V to ±7.5V or +4V to +14V

Applications

- Anti-alias filters
- Real-time audio analyzers
- Biomedical instrumentation
- Cellular telephones





Absolute Maximum Ratings (Notes 1 & 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Total Supply Voltage (V ⁺ - V ⁻)	-0.3V to +16V
Voltage at Any Pin	$V^ -$ 0.3V to V^+ $+$ 0.3V
Input Current per Pin (Note 10)	±5 mA
Total Input Current (Note 10)	±20 mA
Lead Temp. (Soldering 10 sec.)	
Dual-In-Line Package (Plastic)	300°C
Surface Mount Pkg. (Note 4)	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

Power Dissipation (Note 5)	500 mW
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
ESD Susceptibility (Note 6)	2000V

Operating Ratings (Notes 2 & 3)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LMF120CCN, LMF120CCV	$0^{\circ}C \le T_A \le +70^{\circ}C$
LMF120CIJ	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
LMF120CMJ	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
Supply Voltage ($V^+ - V^-$)	4.0V to 14V

Filter Electrical Characteristics

Because the LMF120's performance characteristics vary depending on the programming mask configuration, many of the specifications listed in this section are given only as typical values. These are intended to serve as guidelines for assessing the capabilities of the IC and the feasibility of a desired filter response. Specific filter performance data (obtained by computer simulation) will be supplied by National Semiconductor after the desired characteristics for the particular filter implementation have been defined. Test frequencies and attenuation values appropriate to the application can then be chosen. The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. **Boldface limits apply for T_{Min} to T_{Max}**; all other limits apply for T_A = T_J = 25°C.

Symbol	Parameter	Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
folk	Filter Clock Frequency		10 1.5			Hz (Min) MHz (Max)
fclkin	Clock Input Frequency (Logic Circuitry Only)	Pin 6 or 7	4			MHz (Max)
fo	Center or Cutoff Frequency		0.1 100			Hz (Min) kHz (Max)
f _{CLK} /f ₀	Filter Clock-to-Center-Frequency Ratio Range (Each Biquad)		10 500			Hz/Hz (Min) Hz/Hz (Max)
$\Delta f_{CLK}/f_0$	Filter Clock-to-Center-Frequency Accuracy (Each Biquad)		±0.5			% (Max)
H ₀	Passband Gain Error		±0.2			dB (Max)
Q	Filter "Q" (Each Biquad)		100			(Max)
	Q Accuracy (Each Biquad)	$0.5 \le Q \le 30$	±2			%
$f_0 \times Q$	Center Frequency-Q Product	Q ≤ 100	1			MHz
	Dynamic Range (Each Biquad)	(Note 11)	80			dB
	Clock Feedthrough		10			mVrms
V _{OS}	Offset Voltage (Each Biquad)		70			mV
ISBQ	Supply Current (Each Biquad)		0.4			mA
ISSH	Supply Current (Each Input Sample-and-Hold)		0.3			mA
IS	Total Supply Current (All Circuit Blocks Connected)		. 10			mA

Output Buffer Electrical Characteristics The following specifications apply for $V^+ = +5V$ and $V^- = -5V$ unless otherwise specified. **Boldface limits apply for T**_{Min} to **T**_{Max}; all other limits apply for $T_A = T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
V _O	Output Voltage Swing	$R_L = 5 k\Omega$		$V^+ - 1.0 V^- + 1.0$		V (Min) V (Max)
SR	Slew Rate		1.0			V/µs
CL	Maximum Capacitive Load		200			pF
GBW	Gain-Bandwidth Product		1.0			MHz
IS	Supply Current per Buffer		0.8			mA

Logic Input and Output Electrical Characteristics

The following specifications apply for V⁺ = +5V and V⁻ = -5V unless otherwise specified. Boldface limits apply for **T**_{Min} to **T**_{Max}; all other limits apply for $T_A = T_J = +25^{\circ}C$.

Symbol	Para	imeter	Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
V _{IH} VIL	Pin 7 CMOS Clock Input	Logical ''1'' Logical ''0''	$V^+ = 5V, V^- = -5V$		+3.0 -3.0		V (Min) V (Max)
V _{IH} V _{IL}	Voltage (Notes 12 and 12)	Logical "1" Logical "0"	$V^+ = 10V, V^- = 0V$		+8.0 +2.0		V (Min) V (Max)
V _{IH} VIL	anu 13)	Logical "1" Logical "0"	$V^+ = 2.5V, V^- = -2.5V$		+ 1.5 - 1.5		V (Min) V (Max)
V _{IH} V _{IL}		Logical "1" Logical "0"	$V^+ = 5V, V^- = 0V$		+4.0 +1.0		V (Min) V (Max)
V _{IH} V _{IL}	Pin 6 TTL Clock	Logical ''1'' Logical ''0''	$V^+ = 5V, V^- = -5V$		+2.0 +0.8		V (Min) V (Max)
V _{IH} V _{IL}	Input Voltage (Notes 12 and 13)	Logical ''1'' Logical ''0''	$V^+ = 10V, V^- = 0V$		+2.0 +0.8		V (Min) V (Max)
V _{IH} V _{IL}	and 13)	Logical ''1'' Logical ''0''	$V^+ = 5V, V^- = 0V$		+2.0 +0.8		V (Min) V (Max)
V _{OH}	Clock Output	Logical "1"	$I_{OUT} = -1 \text{ mA}$		V ⁺ - 1.0		V (Min)
V _{OL}	Clock Output	Logical "0"	$I_{OUT} = +1 \text{ mA}$		$V^{-} + 1.0$		V (Max)
l _{IN}	Input Current	XTAL1, XTAL2			±10		μA (Max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is intended to be functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND unless otherwise specified.

Note 4: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any current Linear Data Book for other methods of soldering surface mount devices.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is a function of TJmax. OJA, and the ambient temperature, TA. The maximum allowable power dissipation at any temperature is P_D = (T_{Jmax} - T_A)/Θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. For guaranteed operation, T_{Jmax} = 125°C. The typical thermal resistance (O_{JA}) of the LMF120N when board-mounted is 51°C/W. O_{JA} is typically 52°C/W for the LMF120J, and 86°C/W for the LMF120V.

Note 6: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 7: Typicals are at $T_J = 25^{\circ}C$ and represent the most likely parametric norm.

Note 8: Tested Limits are guaranteed and 100% tested.

Note 9: Design Limits are guaranteed, but not 100% tested.

Note 10: When the input voltage (V_{IN}) at any pin exceeds the power supplies (V_{IN} < V⁻ or V_{IN} > V⁺), the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.

Note 11: Dynamic range is defined as the ratio of the tested minimum output voltage swing to the wideband noise over a 20 kHz bandwidth.

Note 12: Each custom version of the LMF120 will be tested at only one power supply voltage, which will be chosen to correspond to the application for which it is intended

Note 13: Only one clock input will be active for any given version of the LMF120. Therefore, a device will be tested for either TTL or CMOS clock input threshold, whichever is appropriate.



Pin Description

GND (Pin 1) This is the analog ground reference for the LMF120. In split supply applications, GND should be connected to the system ground. When operating the LMF120 from a single positive power supply voltage, pin 1 should be connected to a "clean" reference voltage midway between V⁺ and V⁻.

N.C. (Pins 2, 9, These pins are not connected to the inter-13, & 15) nal circuitry.

OUT3 (Pin 3), These are the outputs of the buffer amplifi-

OUT2 (Pin 4), OUT1 (Pin 5) ers. Depending on the filter configuration, one, two, or all three of these outputs may be used.

- XTAL1 (Pin 6) This is the crystal oscillator input pin. When using the internal oscillator, the crystal should be tied between XTAL1 and XTAL2. XTAL1 can also be used as an input for an external TTL-level clock.
- XTAL2 Pin 7) This is the output of the internal crystal oscillator. When using the internal oscillator, the crystal should be tied between XTAL1 and XTAL2. XTAL2 can also be used as an input for an external CMOS logic-compatible clock swinging from V⁺ to V⁻.
- $V^{-} \mbox{ (Pin 8)} \qquad \mbox{This is the negative power supply pin. It should be bypassed with at least a 0.1 μF ceramic capacitor. For single-supply operation, connect this pin to system ground.}$
- CLOCK OUT This is the clock output pin. It can drive the clock inputs of additional filters or other components. The clock output signal swings from V⁺ to V⁻. This pin can be mask-programmed to supply an output at the same frequency as the internal oscillator or external clock input, or at any output frequency available from the internal divider chain.

INPUT1 (Pin 11), These are the inputs to the filter. When INPUT2 (Pin 12), necessary (in notch filters, for example), INPUT3 (Pin 14) the input pins are connected to the internal sample-hold circuits.

V⁺ (Pin 16) This is the positive power supply pin. It should be bypassed with at least a 0.1 μF ceramic capacitor.

Functional Description

Each of the six internal biquad switched-capacitor filter sections (shown in detail in *Figure 1*) can have a characteristic equation of the form:

$$V_{OUT}(s) = \frac{S^2 V_{HP} - V_{BP2} b_1^s + V_{LP} b_0}{s^2 + a_1 s + a_0}$$
(1)

or:

$$V_{OUT}(s) = \frac{-(s^2 V_{HP} + V_{BP1} b_1 s)}{s^2 + a_1 s + a_0}$$
(2)

Note that by proper choice of coefficients and input connections, any type of filter response (low-pass, high-pass, band-pass, notch, or all-pass) can be obtained. For example, a notch filter can be realized by connecting the input signal to V_{HP} and V_{LP} . An all-pass filter can be realized by connecting the input signal to V_{HP} , N_{LP} , and V_{BP2} . Coefficients are controlled by the metal mask, which determines the values of the internal capacitors and the interconnections between the filter stages, sample-holds, and output buffers. By appropriate design of the metal mask, the biquad sections can be cascaded to form high-order filters.

The center or cutoff frequency is proportional to the filter clock frequency. The ratio of the clock frequency to the center frequency (r_{CLk} : f_0) is programmable with virtually infinite resolution over a range of 10:1 to 500:1, although clock-to-center-frequency ratios in the 50:1 to 100:1 range usually give the best performance.



FIGURE 1. Single Biquad Structure. There are six of these second-order blocks within the LMF120. Any of the biquad blocks can realize a low-pass, high-pass, bandpass, notch, or all-pass response.

The LMF120 contains three input sample-and-hold circuits. These are used only when necessary—in a notch filter, for example, where a sampled signal is summed with a continuous signal within the biquad. The result of such a summation would contain a residual signal equal to the difference between the sampled waveform and its continuous version. This residual would place a limit on the notch filter's effectiveness. The sample-and-hold ensures that the "continuous" signal path in the biquad (from V_{HP} to V_{OUT}) carries a sampled signal, thus improving the notch's performance.

In addition to three input pins, the LMF120 has three output buffer amplifiers, allowing one package to contain up to three independent filters. The total number of poles can be any number up to twelve, so, for example, a single LMF120 could perform the function of a 6th-order low-pass, a 2ndorder bandpass, and a 4th-order high-pass filter simultaneously.

Functional Description (Continued)

Clock Circuitry

The LMF120's clock input circuitry can be mask-programmed to accept an external TTL or CMOS-level clock, or to serve as a self-contained oscillator with the addition of an external crystal and two capacitors (see *Figure 6*). The clock signal can directly drive the biquad sections (if the frequency is appropriate), or its frequency can be divided by 2ⁿ, where n is an integer between 1 and 8 (\div 2, \div 4, \div 8, ... \div 256). If necessary, each biquad section can obtain its clock signal from a different divider tap.

The Clock Output pin can be programmed to supply additional LMF120s or other circuits with a clock signal whose frequency is equal to either the clock input frequency, or the frequency at any of the divider taps.

Power Consumption

Because the LMF120 is a CMOS integrated circuit, its power consumption is low. To further reduce power consumption, any unused sample-and-holds and buffer amplifiers are shut down when fewer than three filters are required. (For example, a single 12th-order notch filter would need only one sample-and-hold and one buffer.) Unused biquad sections (if any) are shut down as well. For low-frequency applications, the internal current drain can be reduced by about 30% for further power savings.

Applications Information

Power Supplies

The LMF120 can operate from supply voltages (V⁺ – V⁻) ranging from 4.0V up to 14V, but the choice of supply voltage can affect circuit performance. The IC depends on MOS switches for its operation. All such switches have inherent "ON" resistances, which can cause small delays in charging internal capacitances. Increasing the supply voltage reduces this "ON" resistance, which improves the accuracy of the filter in high-frequency applications. The maximum practical center frequency improves by roughly 10% to 20% when the supply voltage increases from 5V to 10V.

Dynamic range is also affected by supply voltage. Both the noise level and the maximum signal voltage increase as supply voltage increases, but the maximum signal voltage increases more rapidly with supply voltage. Thus, the dynamic range is greater with higher supply voltages. It is therefore recommended that the supply voltage be kept near the maximum operating voltage when dynamic range and/or high-frequency performance are important.

As with all switched-capacitor filters, each of the LMF120's power supply pins should be bypassed with a minimum of 0.1 μ F located close to the chip.



SAMPLED-DATA SYSTEM CONSIDERATIONS

Output Steps

Because the LMF120 uses switched-capacitor techniques, its performance differs in several ways from non-sampled (continuous) circuits. The analog signal at any input is sampled during each filter clock cycle, and since the output voltage can change only once every clock cycle, the result is a discontinuous output signal. The output signal takes the form of a series of voltage "steps", as shown in *Figure 2*. The steps are smaller when the ratio of clock frequency to signal frequency is larger.

Aliasing

Another important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency, f_S . (The LMF120's sampling frequency is the same as the filter clock frequency). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled-data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_S/2 + 10$ Hz will cause the system to respond as though the input frequency was $f_S/2 - 10$ Hz. This phenomenon is known as "aliasing". Aliasing can be reduced or eliminated by limiting the input signal spectrum to less than $f_S/2$. In some cases, it may be necessary to use a bandwidth-limiting filter (often a simple passive RC low-pass) between the signal source and the switched-capacitor filter's input.

Clock Frequency Limitations

The performance characteristics of a switched-capacitor filter depend on the switching (clock) frequency. At very low clock frequencies (below 10 Hz), the time between clock cycles is relatively long, and small parasitic leakage currents cause the internal capacitors to discharge sufficiently to affect the filter's offset voltage and gain. This effect becomes more pronounced at elevated operating temperatures.

At higher clock frequencies, performance deviations are primarily due to the reduced time available for the internal operational amplifiers to settle. For this reason, when the filter clock is externally generated (clock divider unused), the clock waveform's duty cycle should be as close to 50% as possible, especially at high clock frequencies.

Offset Voltage

Switched-capacitor filters often have higher offset voltages than non-sampling filters with similar topologies. This is due to charge injection from the MOS switches into the sampling and integrating capacitors. The LMF120 is built using National's LMCMOS™ process for linear CMOS circuits, and has far lower input offset voltage than most other switched-capacitor filters. Typical offset voltage for an LMF120 filter will be in the 20 mV to 400 mV range, with the actual value being strongly dependent on the type of filter response being realized and the number of cascaded biquad stages needed to achieve that particular response.

Noise

Switched-capacitor filters have two kinds of noise at their outputs. There is a random, "thermal" noise component whose level is typically on the order of 250 μ V. The actual value depends on the specific filter being implemented. The other kind of noise is digital clock feedthrough. This will have an amplitude in the vicinity of 10 mV rms. In some applications, the clock noise frequency is so high compared to the signal frequency that it is unimportant. In other cases,

Applications Information (Continued)

clock noise may have to be removed from the output signal with, for example, a passive low-pass filter at the LMF120's output.

Input Impedance

The LMF120's input pins may be connected to the sampleand-hold circuits or directly to biquad filter sections, depending on system requirements. The sample-and-hold input circuits, shown in the block diagram, are normally used only in filter implementations that require input signals (which are normally continuous) to be combined with sampled signals. as in notch and high-pass designs. Sampling the input before combining it with a sampled filter output makes the overall filter response more accurate.

During the first half of a clock cycle, the θ_1 switch closes, charging CIN to the input voltage VIN. During the second half-cycle, the θ_2 switch closes, and the charge on C_{IN} is transferred to the feedback capacitor. At frequencies well below the clock frequency, the input impedance approximates a resistor whose value is

$$R_{IN} = \frac{1}{C_{IN}f_{CLK}}.$$

At any sample/hold input, CIN is nominally 0.5 pF. For a worst-case calculation of effective RIN, assume CIN = 0.5 pF and f_{CLK} = 1.5 MHz. Thus,

$$R_{in}(min) = \frac{1}{0.75 \times 10^{-6}} = 1.33 M\Omega$$
 .



TL/F/10353-7

FIGURE 3. The inputs to the sample-and-hold circuits consist of diodes, switches, and capacitors. The input impedance has a "resistive" component that depends on the clock frequency, and a capacitive component from the protection diodes.

LMF120

input impedance will always be greater than or equal to this value. In addition to this "resistive" input impedance, the input protection diodes and the package contribute a total of about 5 pF of capacitance from the input pin to ground.

When the input pins are connected directly to a biguad section, the input impedance can be either a "pure" capacitance to ground, or a "resistive" switched-capacitor network with characteristics similar to these of the sample-and-hold circuits. As Figure 1 shows, the capacitors at the inputs of the biguads do not have fixed values. They are typically around 1 pF to 2 pF, but can be as large as 8 pF in some desians.

Typical Applications

Third-Octave Analyzer Filter

Figure 4 is a block diagram of one version of the LMF120. The LMF120-TPQ contains three fourth-order Chebyshev bandpass filters. The center frequencies are spaced 1/3 octave apart. This circuit is intended to be used in "real time" audio spectrum analysis applications. Figure 5 shows the computer-simulated magnitude versus frequency curves for the LMF120-TPQ. These curves meet ANSI specifications for Type E, Class II, Third-Octave filters. The center frequencies of the LMF120-TPQ's three filters are located at fCLK/50, fCLK/62.5, and fCLK/80, so that by using several LMF120-TPQs with clock frequencies separated by a factor



FIGURE 4. Block Diagram of LMF120-TPQ showing internal connections. Note that the input sample-and-holds are not used in this version of the LMF120. The clock output frequency is one-half of the clock input frequency.

Typical Applications (Continued)

of 2n, a complex audio program can be analyzed for frequency content over a range of several octaves. To facilitate this, the CLK OUT pin of the LMF120-TPQ supplies an output clock signal whose frequency is 1/2 that of the incoming clock frequency. Therefore, a single internal or external clock oscillator can provide the clock reference for all of the 30 filters in a complete audio real time analyzer.

The circuit shown in *Figure 6* uses the LMF120-TPQ to implement a $\frac{1}{3}$ -octave filter set for use in "real time" audio program analyzers. Ten LMF120-TPQs can provide all of the filtering for the full audio frequency range.

The upper LMF120 handles the highest octave, with center frequencies of 20 kHz, 16 kHz, and 12.6 kHz. It also contains the 1 MHz master clock oscillator for the entire system. Its Clock Out pin provides a 500 kHz clock for the second LMF120, which supplies 250 kHz to the third LMF120, and so on.



(12)

TI /H/10353-9

FIGURE 5. Response curves for the three filters in the LMF120-TPQ. The clock frequency is 250 kHz.

If the audio input signal were applied to all of the LMF120-TPQ input pins, aliasing might occur in the lower frequency filters due to audio components near their clock frequencies (e.g., an input signal component near 1.8 kHz will produce an output from one of the filters in the LMF120 that handles the lowest octave). This problem is solved by using two LMF60-100 6th-order Butterworth low-pass filters as antialiasing filters. One LMF60-100 is placed ahead of the three lowest-frequency LMF120TPQs and is clocked with the 31.25 kHz clock signal. The other LMF60-100 is ahead of the next four LMF120-TPQs and the first LMF60-100. Its clock frequency is 500 kHz.

The internal sample-and-hold circuits are not connected to the LMF120-TPQ's input pins; instead, the inputs are connected directly to C6 of three of the biquads (see *Figure 4*). C6 is 1.2 pF in the LMF120-TPQ, so the input impedance at each input of the chip handling the highest octave will be 833 kΩ. The input impedances of the filters in the next octave will be twice this, or 1.667 MΩ, and so on. Each filter will also have 5 pF of additional capacitance to ground.

12th-Order Elliptic Low-Pass

With the internal biquads connected as shown in *Figure 7*, the LMF120 functions as a 12th-order elliptic low-pass filter with 0.4 dB passband ripple. The filter's extremely rapid cutoff slope is useful in applications such as anti-aliasing filters, where unwanted signals may exist at frequencies just above those of the desired signals. Two curves of gain vs frequency are included—*Figure 8* shows the filter's overall response, and *Figure 9* shows the passband response with much higher resolution.





٧

1-101

Semi-Custom Filter Development Procedure

Note: Please contact the nearest National Semiconductor Sales Office for information on LMF120 semi-custom filter development costs.

Developing a new switched-capacitor filter using the LMF120 is relatively simple. First, define the performance requirements for the filter(s) in terms of pole and zero locations, transfer functions, or frequency/attenuation specifications, whichever is most convenient. The worksheet in the back of this data sheet may be used for this purpose. National Semiconductor will determine whether the application's performance requirements can be met with a semicustom proprietary version of the LMF120. If the required filter is feasible, computer simulations of the filter's performance will be provided. If the performance is satisfactory, test frequencies and performance limits will be chosen and the custom metal mask will be produced and prototype devices will be manufactured. The prototyping stage generally takes from eight to twelve weeks. After prototypes have been built, tested, and approved, production can begin. (See the pre-production activity flow in Figure 10).

Feasibility

The first step in developing a custom filter based on the LMF120 is to determine whether an LMF120 can indeed realize the desired filter response. To this end, it is helpful to understand the limitations of the circuit.

The center or cutoff frequency (f_0) of the filter is one limitation. As indicated in the table of Filter Electrical Characteristics, this can typically range from a low of 0.1 Hz to a high of 100 kHz. These numbers, however, are given as guidelines only. The actual frequency limits will depend on the specific characteristics of the filter being developed. For example, if the desired filter must have a very fast attenuation slope beyond the cutoff frequency, the maximum cutoff frequency may be significantly less than 100 kHz. As a general rule, filters with gentler slopes can have cutoff frequencies as high as 100 kHz, while very fast rolloffs may be limited to corner frequencies below 20 kHz.

Filter Q is another parameter whose acceptable range is strongly dependent on the desired characteristics. Higher values of Q are more difficult to achieve with high center or corner frequencies. A useful figure of merit is the product of Q and F₀. If this product is less than 1 MHz and Q is less than 100 for each biquad filter section, it should be achievable with the LMF120.

Filter order is obviously an important specification. If the desired filter response requires a 13th-order filter, it can't be fully implemented by a single LMF120, which can provide up to 12 poles of filtering.

As discussed earier in this data sheet, the LMF120's offset voltage will generally be in the tens of millivolts, and will be dependent on the kind of transfer function the filter is intended to realize. It is important to ensure that the application's requirements are compatible with the LMF120's offset voltage characteristics.

THE DESIGN AUTOMATION SYSTEM

National Semiconductor customizes the LMF120 to a specific application by generating a metal mask that provides the interconnections between the internal circuit blocks and programs them for the required characteristics. The mask is generated using National's proprietary filter CAD software. This software computes the optimum capacitor values for each of the six switched-capacitor biquad filter sections to ensure close conformance to the target requirements. It also optimizes the design for high signal-to-noise ratio, and then analyzes the design, taking into account all second-order effects, such as parasitic capacitances, switch "ON" resistance, and the finite gain-bandwidth products of the operational amplifiers. The final design analysis is then returned for verification and approval.

Actual metal mask generation begins once the design and the test frequencies and limits have been approved. National's in-house CAD system is used to facilitate mask generation. The new metal mask is then used to complete the fabrication of the final silicon. The design automation system ensures fast and accurate results on the first run.

The Test Procedure

When the IC is in production, its performance must be verified by automated testing. Some of the tests will be common to all versions of the LMF120: logic levels and logic input current for example. Other tests will be for parameters that are specific to a particular metal mask. These consist of total supply current, DC offset voltages, signal swing, and several frequency/gain (or attenuation) test points for each filter. The frequencies and test limits will be tailored to the specific application requirements for the filter(s).

National will provide information on the typical behavior of the filter(s) for those parameters that are not tested or guaranteed by design, such as clock feedthrough and output noise. This information will be returned with the prototype parts.

Some special test requirements can be accommodated; these will be evaluated on request.

Semi-Custom Filter Development Procedure (Continued)



TL/H/10353-14

LMF120 Filter Worksheet Instructions

Use the following instructions for completing the attached Filter Worksheet. Return one completed worksheet for each LMF120 device (maximum of three filters per LMF120) to your local National Semiconductor sales office. If you require more worksheets you may photocopy this one.

1. Supply Voltage:

Specify your system supply voltage requirements. The total supply voltage ($V^+ - V^-$) can be anywhere from 4V to 14V. Higher voltages are advantageous when dynamic range and maximum operating frequency are critical concerns.

2. Total Number of Filters:

The LMF120 may consist of one, two or three independent filters. Specify the total number of filters for this LMF120 design.

3. Input Clock Frequency:

The maximum clock frequency is 4 MHz. Specify the crystal frequency if you plan to use the internal crystal oscillator. Two external capacitors and one crystal are required for the crystal oscillator.

4. Filter Clock Frequency:

This is the frequency at which the filter will be clocked. There are many factors to be considered in the choice of this frequency. Operation at the highest possible clock frequency reduces aliasing in the signal band, and reduces the need for pre- and/or post-filtering. However, there are certain factors that limit the maximum frequency. These include finite gain-bandwidth of the op-amps and finite on-resistances of internal switches. On the other hand, using slow clock frequencies enables the filter to operate at lower supply currents and to save power on applications requiring low-power operation. The maximum clock frequency for the LMF120's internal biguads is 1.5 MHz, so the internal clock frequency divider must be used to reduce this frequency if the clock frequency at the LMF120's clock input pin is greater than 1.5 MHz. Additionally, the filter clock frequency must also be at least ten times higher (and preferably 50 to 100 times higher) than the highest pole or zero in the filter structure.

Example: Determine the filter clock frequency for a BAND-PASS filter with center at 1 kHz. The system clock (input clock) is 3.5 MHz.

Solution: Since the input clock is higher than 1.5 MHz it must be divided down internally. Dividing by 32 gives a filter clock frequency of 109.38 kHz. Therefore, the clock-to-center frequency ratio is 109380/1000 = 109.38. This is close to the 50:1 to 100:1 range of clock-to-center-frequency ratios that generally gives the best results.

5. Clock Output Frequency:

This is an optional output that may be used to supply a clock frequency anywhere else in the application system. This output is subject to the following constraints:

 f_{CLKOUT} = $f_{CLKIN}/2^n$ for n = 0, 1, \ldots 8. Specify N/A if this output is not to be used.

6. Input Clock Level:

CMOS or TTL input levels may be specified for 0V–5V, $\pm\,5V$ or 0V–10V power supplies. For non-standard supplies, only CMOS input levels may be specified.

7. Filter Descriptions:

Use this space to describe the filter(s) by transfer functions, band diagrams, pole-zero locations, or f₀ and Q values for the individual biquads. Pole-zero locations or f₀ and Q values are preferred, but the filters may be described in any of the ways mentioned above. Examples of appropriate band diagrams are shown in *Figures 11* and *12*. f_C is the cutoff frequency of the passband and f_S is the frequency that defines the beginning of the stopband. A_{MAX} is the maximum acceptable pasbband attenuation.

1-103



LMF120 Filter Worksheet Instructions (Continued)



TL/H/10353-15

FIGURE 11. Format of a band diagram for a low-pass filter. The amplitude response requirements are specified by A_{MAX}, A_{MIN}, f_C and f_S.



FIGURE 12. Format of a band diagram for a bandpass filter. The filter's amplitude response requirements are specified by A_{MIN} , A_{MAX} , f_{C1} , f_{C2} , f_{S1} and f_{S2} .

Test frequencies for each filter should be specified with the following in mind:

A. Test frequencies between 100 Hz and 8 kHz: Digital Signal Processing techniques are used in the test procedure. This produces the best accuracy and allows the measurement of both amplitude and phase response at the test frequencies. The customer may choose between the following alternatives:

- 1. 7 test frequencies; each frequency is a multiple of 10 Hz with a minimum difference of 10 Hz.
- 2. 15 test frequencies; each frequency is a multiple of 10 Hz with a minimum difference of 20 Hz.

In the DSP test procedure, all of the test frequencies are applied to the filter simultaneously. The output energy available at any given frequency will be less with 15 test frequencies than with 7 test frequencies; therefore the test will be more accurate with 7 test frequencies than with 15 test frequencies.

B. Test frequencies above 8 kHz will require a voltmeter test method, which can measure only the amplitude response. The only constraint on the voltmeter method is that the test frequencies must be above 1 kHz. 7 frequencies can be tested.

Any special requirements will be considered separately, and may be included with the Worksheet.

8. APPLICATION INFORMATION:

Describe the application, the end product, and the most important performance characteristics for the filter in this application.

LMF120 Filter Worksheet

Engineering Contact
Company Name
Address
1) Supply Voltage
2) Total Number of Filters
3) Input Clock Frequency (4 MHz Maximum)
4) Filter Clock (1.5 MHz Maximum)
5) Clock Output Frequency
6) Input Clock Logic Levels (TTL or CMOS)

7) Filter Descriptions:

Please use the space below to define your filter(s). Note that the total sum of the poles or zeros for all three filters must not exceed twelve.

Filter #1

Filter Order _

Use the space below to write the transfer function or pole/ zero locations, or plot a detailed band diagram. Use a separate page if more space is needed.

Filter #1 Test Frequencies _____

Filter #2

Use the space below to write the transfer function or pole/ zero locations, or plot a detailed band diagram. Use a separate page if more space is needed.

Filter #2 Test Frequencies _____

Filter #3

Filter Order __

Use the space below to write the transfer function or pole/ zero locations, or plot a detailed band diagram. Use a separate page if more space is needed.

Filter #3 Test Frequencies ____

b) Projected Volume per Year: _____

c) List the most important performance requirements for the filters in your application (i.e., Dynamic Range >50 dB, etc.)

National Semiconductor

MF4 4th Order Switched Capacitor Butterworth **Lowpass Filter**

General Description

The MF4 is a versatile, easy to use, precision 4th order Butterworth low-pass filter. Switched-capacitor techniques eliminate external component requirements and allow a clock-tunable cutoff frequency. The ratio of the clock frequency to the low-pass cutoff frequency is internally set to 50 to 1 (MF4-50) or 100 to 1 (MF4-100). A Schmitt trigger clock input stage allows two clocking options, either selfclocking (via an external resistor and capacitor) for standalone applications, or for tighter cutoff frequency control an external TTL or CMOS logic compatible clock can be applied. The maximally flat passband frequency response together with a DC gain of 1 V/V allows cascading MF4 sections together for higher order filtering.

Features

- Low Cost
- Easy to use
- 8-pin mini-DIP or 14-pin wide-body S.O.
- No external components
- 5V to 14V supply voltage
- Cutoff frequency range of 0.1 Hz to 20 kHz
- Cutoff frequency accuracy of ± 0.3% typical
- Cutoff frequency set by external clock
- Separate TTL and CMOS/Schmitt-trigger clock inputs



Dual-In-Line Package

FILTER

AGND FILTER OUT TL/H/5064-2

- FILTER IN

FILTER OUT TL/H/5064-25

- NC 11

14 - NC

13

12 - v+

10 - AGND

9 - NC

8

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V+-V-)	14V
Voltage At Any Pin	V+ + 0.2V
	V 0.2V
Input Current at Any Pin (Note 14)	5 mA
Package Input Current (Note 14)	20 mA
Power Dissipation (Note 15)	500 mW
Storage Temperature	150°C
ESD Susceptibility (Note 13)	800 V

Soldering Information:

•	N Package: 10 sec.	260°C
٠	SO Package: Vapor Phase (60 sec.)	215°C
	Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Operating Ratings (Note 2)

Temperature Range MF4CN-50, MF4CN-100	T _{min} 0°C	$\leq T_A \leq T_A$	$\leq T_{max}$ $\leq 70^{\circ}C$
MF4CWM-50, MF4CWM-100	0°C	$\leq T_A$	≤ 70°C
Supply Voltage (V+-V-)		5	V to 14V

Filter Electrical Characteristics The following specifications apply for $f_{CLK} \le 250$ kHz (see Note 5) unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Parameter				MF4-50					
		Conditions	Typical (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Typical (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Unit
$\mathbf{V}^+ = +5\mathbf{V}, \mathbf{V}^- = -5\mathbf{V}$	/	-							
f _c , Cutoff Frequency Range (Note 3)	Min Max				0.1 20k			0.1 10k	Hz
Supply Current		$f_{clk} = 250 \text{ kHz}$	2.5	3.5	3.5	2.5	3.5	3.5	mA
Maximum Clock Filter (Feedthrough (Peak-to-Peak)	Output	$V_{in} = 0V$	25			25			mV
H _o , DC Gain		${\sf R}_{source} \le 2 k \Omega$	0.0	±0.15	±0.15	0.0	±0.15	±0.15	dB
f _{clk} /f _c , Clock to Cutoff Frequency Ratio			49.96 ±0.3%	49.96 ±0.8%	49.96 ±0.6%	99.09 ±0.3%	99.09 ±1.0%	99.09 ±0.6%	
f _{clk} /f _c Temperature Coefficient			±15			±30			ppm/°C
Stopband Attenuation (M	in)	at 2 f _c	-25.0	-24.0	-24.0	-25.0	-24.0	-24.0	dB
DC Offset Voltage			-200			-400			mV
Minimum Output Swing		$R_L = 10 k\Omega$	+ 4.0 - 4.5	+3.5 -4.0	+ 3.5 - 4.0	+ 4.0 - 4.5	+ 3.5 - 4.0	+ 3.5 - 4.0	v v
Output Short Circuit Current (Note 8)	Source Sink		50 1.5			50 1.5			mA mA
Dynamic Range (Note 4)			80			82			dB
Additional Magnitude Response Test Points		f = 6000 Hz		-7.57 ±0.27	-7.57 ±0.27				dB
(Note 6) f _{clk} = 250 kHz		f = 4500 Hz		−1.44 ±0.12	1.44 ± 0.12				u.D
		f = 3000 Hz					7.21 ±0.2	-7.21 ±0.2	dB
		f = 2250 Hz					−1.39 ±0.1	- 1.39 ±0.1	

MF4

Filter Electrical Characteristics	The following specifications apply for $f_{CLK} \le 250$ kHz (see Note 5) unless
otherwise specified. Boldface limits apply for TMIN	to T_{MAX}; all other limits $T_A = T_J = 25^{\circ}C$. (Continued)

Parameter				MF4-50			MF4-100		
		Conditions	Typical (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Typical (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Unit
$V^+ = +2.5V, V^- = -$	2.5V		_						
f _c Cutoff Frequency Range (Note 3)	min max				0.1 10k			0.1 5k	Hz
Supply Current		f _{clk} = 250 kHz	1.5	2.25	2.25	1.5	2.25	2.25	mA
Maximum Clock Feedthrough Filter ((Peak-to-Peak)	Output	V _{in} = 0V	15			15			mV
H _o , DC Gain		$R_{source} \le 2 \ k\Omega$	0.0	±0.15	±0.15	0.0	±0.15	±0.15	dB
f _{clk} /f _c , Clock to Cutoff Frequency Ratio			50.07 ±0.3%	50.07 ±1.0%	50.07 ±0.6%	99.16 ±0.3%	99.16 ±1.0%	99.16 ±0.6%	
f _{CLK} /f _C Temperature Coefficient			±25			±60			ppm/°C
Stopband Attenuation (N	/lin)	at 2 f _c	-25.0	-24.0	-24.0	-25.0	-24.0	-24.0	dB
DC Offset Voltage			-150			-300			mV
Minimum Output Swing		$R_L = 10 k\Omega$	+ 1.5 - 2.2	+ 1.0 1.7	+ 1.0 - 1.7	+ 1.5 2.2	+ 1.0 - 1.7	+ 1.0 - 1.7	v v
Output Short Circuit Current (Note 8)	Source Sink		28 0.5			28 0.5			mA mA
Dynamic Range (Note 4))		78			78			dB
Additional Magnitude Response Test Points		f _{clk} = 250 kHz							
(Note 6) (f _c = 5 kHz)		f = 6000 Hz		-7.57 ±0.27	-7.57 ±0.27				dB
Magnitude at		f = 4500 Hz		-1.46 ±0.12	- 1.46 ±0.12				dB
(f _c = 2.5 kHz) Magnitude		f = 3000 Hz					-7.21 ±0.2	-7.21 ±0.2	dB
		f = 2250 Hz					- 1.39 ±0.1	- 1.39 ±0.1	

Logic Input-Output Characteristics The following specifications apply for V⁻ = 0V (see Note 7) unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = T_J = 25^{\circ}C$.

SCHMITT TRIGGER V_{T^+} , Positive Going ThresholdMin $V^+ = 10V$ 7.06.16.1ValesceMax7.07.07.0			((NOLE I				
V_{T+} , Positive Going Threshold Min $V^+ = 10V$ 7.0 6.1 6.1								SCHMITT TRIGGER
Voltage Max S.	1	6.1 8.9	6.1 6.1 8.9	D 6.1	7.0	V ⁺ = 10V	Min Max	V _T +, Positive Going Threshold Voltage
Min $V^+ = 5V$ 3.5 3.1 3. Max 3.5 3.4 3.5 3.1 3.	1	3.1 4.4	3.1 3.1 4.4 4.4	5 3.1 4.4	3.5	V ⁺ = 5V	Min Max	

Logic Input-Output Characteristics The following specifications apply for $V^- = 0V$ (see Note 7) unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX};** all other limits $T_A = t_J = 25^{\circ}C$. (Continued)

Parameter	Conditi	ions	Typical (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Unit	
SCHMITT TRIGGER (Continued)							
V _T -, Negative Going Threshold Voltage		V+ = 10V		3.0	1.3 3.8	1.3 3.8	V
	Min Max	V+ = 5V		1.5	0.6 1.9	0.6 1.9	v
Hysteresis (V _T + -V _T -)	Min Max	$V^+ = 10V$ $V^+ = 5V$		4.0	2.3 7.6	2.3 7.6	v
	Min Max			2.0	1.2 3.8	1.2 3.8	v
Minimum Logical "1" Output Volta	ge	$l_0 = -10 \ \mu A$	V+ = 10V		9.0	9.0	V
(pin 2)			V+ = 5V		4.5	4.5	V
Maximum Logical "0" Output Voltage (pin 2)		$I_0 = 10 \ \mu A$	V ⁺ = 10V		1.0	1.0	V
			V ⁺ = 5V		0.5	0.5	v
Minimum Output Source Current (pin 2)		CLK R Shorted	V ⁺ = 10V	6.0	3.0	3.0	mA
		to Ground	$V^{+} = 5V$	1.5	0.75	0.75	mA
Maximum Output Sink Current		CLK R Shorted	V ⁺ = 10V	5.0	2.5	2.5	mA
(pin 2)		to V+	$V^{+} = 5V$	1.3	0.65	0.65	mA
TTL CLOCK INPUT, CLK R PIN (Note 9)						
Maximum VIL, Logical "0" Input Vo	oltage			0.8			V
Minimum VIH, Logical "1" Input Vo	oltage			2.0			V
Maximum Leakage Current at CLK R Pin		L. Sh Pin at M	id-Supply	2.0			μA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. AC and DC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are with respect to GND.

Note 3: The cutoff frequency of the filter is defined as the frequency where the magnitude response is 3.01 dB less than the DC gain of the filter.

Note 4: For \pm 5V supplies the dynamic range is referenced to 2.82 Vrms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 280 μ Vrms for the MF4-50 and 230 μ Vrms for the MF4-100. For \pm 2.5V supplies the dynamic range is referenced to 1.06 Vrms (1.5V peak) where the wideband noise over a 20 kHz bandwidth is typically 130 μ Vrms for both the MF4-50 and the MF4-100.

Note 5: The specifications for the MF4 have been given for a clock frequency (f_{CLK}) of 250 kHz or less. Above ths clock frequency the cutoff frequency begins to deviate from the specified error band of ±0.6% but the filter still maintains its magnitude characteristics. See Application Hints.

Note 6: Besides checking the cutoff frequency (f_c) and the stopband attenuation at 2 f_c, two additional frequencies are used to check the magnitude response of the filter. The magnitudes are referenced to a DC gain of 0.0 dB.

Note 7: For simplicity all the logic levels have been referenced to $V^- = 0V$ (except for the TTL input logic levels). The logic levels will scale accordingly for $\pm 5V$ and $\pm 2.5V$ supplies.

Note 8: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage and then shorting that output to the positive supply. These are worst case conditions.

Note 9: The MF4 is operating with symmetrical split supplies and L. Sh is tied to ground.

Note 10: Typicals are at 25°C and represent most likely parametric norm.

Note 11: Guaranteed to National's Average Outgoing Quality Level (AOOL).

Note 12: Guaranteed, but not 100% production tested. These limits are not used to determine outgoing quality levels.

Note 13: Human body model; 100 pF discharged through a 1.5 k Ω resistor.

Note 14: When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < V^-$ or $V_{IN} > V^+$) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four. Note 15: Thermal Resistance

θ_{JA} M Package95°C/W.

MF4

Typical Performance Characteristics

MF4





ſ

Pin Descriptions

(1)

NF4

(Numbers in () are for 14-pin package.)

1 CLK IN A CMOS Schmitt-trigger input to be used

- with an external CMOS logic level clock. Also used for self clocking Schmitt-trigger oscillator (see section 1.1).
- 2 CLK R A TTL logic level clock input when in split
 (3) supply operation (±2.5V to ±7V) with L. Sh tied to system ground. This pin becomes a low impedance output when L. Sh is tied to V⁻. Also used in conjunction with the CLK IN pin for a self clocking Schmitt-trigger oscillator (see section 1.1). The TTL input signal must not exceed the supply voltages by more than 0.2V.
- L. Sh Level shift pin; selects the logic threshold з (5) levels for the clock. When tied to V- it enables an internal tri-state buffer stage between the Schmitt trigger and the internal clock level shift stage thus enabling the CLK IN Schmitt-trigger input and making the CLK R pin a low impedance output. When the voltage level at this input exceeds 25% $(V^+ - V^-) + V^-$ the internal tri-state buffer is disabled allowing the CLK R pin to become the clock input for the internal clock level-shift stage. The CLK R threshold level is now 2V above the voltage on the L. Sh pin. The CLK R pin will be compatible with TTL logic levels when the MF4 is operated on split supplies with the L. Sh pin connected to system ground.
- 5 FILTER The output of the low-pass filter. It will

(8) OUT typically sink 0.9 mA and source 3 mA and swing to within 1V of each supply rail.

- 6 AGND The analog ground pin. This pin sets the DC (10) bias level for the filter section and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.2). When tied to mid-supply this pin should be well bypassed.
- 7,4 V⁺, V⁻ The positive and negative supply pins. The
 (7, 12) total power supply range is 5V to 14V. Decoupling these pins with 0.1 μF capacitors is highly recommended.
- 8 FILTER The input to the low-pass filter. To minimize (14) IN gain errors the source impedance that
- (14) IN gain errors the source impedance that drives this input should be less than 2K (see section 1.3 of the Application Hints). For single supply operation the input signal must be biased to mid-supply or AC coupled through a capacitor.

1.0 MF4 Application Hints

The MF4 is a non-inverting unity gain low-pass fourth-order Butterworth switched-capacitor filter. The switched-capacitor topology makes the cutoff frequency (where the gain drops 3.01 dB below the DC gain) a direct ratio (100:1 or 50:1) of the clock frequency supplied to the filter. Internal integrator time constants set the filter's cutoff frequency. The resistive element of these integrators is actually a capacitor which is "switched" at the clock frequency (for a detailed discussion see Input Impedance Section). Varying the clock frequency changes the value of this resistive element and thus the time constant of the integrators. The clock-to-cutoff-frequency ratio ($f_{CLK}f_c$) is set by the ratio of the input and feedback capacitors in the integrators. The higher the clock-to-cutoff-frequency ratio the closer this approximation is to the theoretical Butterworth response. The MF4 is available in f_{CLK}/f_c ratios of 50:1 (MF4-50) or 100:1 (MF4-100).

1.1 CLOCK INPUTS

The MF4 has a Schmitt-trigger inverting buffer which can be used to construct a simple R/C oscillator. Pin 3 is connected to V⁻ which makes Pin 2 a low impedance output. The oscillator's frequency is nominally

$$f_{CLK} = \frac{1}{RC \ln \left[\left(\frac{V_{CC} - V_{T^-}}{V_{CC} - V_{T^+}} \right) \left(\frac{V_{T^+}}{V_{T^-}} \right) \right]}$$
(1)

which, is typically

$$f_{CLK} \cong \frac{1}{1.69 \text{ RC}}$$
(1a)

for $V_{CC} = 10V$.

Note that f_{CLK} is dependent on the buffer's threshold levels as well as the resistor/capacitor tolerance (see *Figure 1*). Schmitt-trigger threshold voltage levels can change significantly causing the R/C oscillator's frequency to vary greatly from part to part.

Where accurate cutoff frequency is required, an external clock can be used to drive the CLK R input of the MF4. This input is TTL logic level compatible and also presents a very light load to the external clock source ($\sim 2 \ \mu$ A). With split supplies and the level shift (L. Sh) tied to system ground, the logic level is about 2V. (See the Pin Description for L. Sh).

1.2 POWER SUPPLY

The MF4 can be powered from a single supply or split supplies. The split supply mode shown in *Figure 2* is the most flexible and easiest to implement. Supply voltages of $\pm 5V$ to $\pm 7V$ enable the use of TTL or CMOS clock logic levels. *Figure 3* shows AGND resistor-biased to V⁺/2 for single supply operation. In this mode only CMOS clock logic levels can be used, and input signals should be capacitor-coupled or biased near mid-supply.

1.3 INPUT IMPEDANCE

The MF4 low-pass filter input (FILTER IN) is not a high impedance buffer input. This input is a switched-capacitor resistor equivalent, and its effective impedance is inversely proportional to the clock frequency. The equivalent circuit of the filter's input can be seen in *Figure* 4. The input capacitor charges to V_{in} during the first half of the clock period; during the second half the charge is transferred to the feedback capacitor. The total transfer of charge in one clock cycle is therefore $Q = C_{in}V_{in}$, and since current is defined as the flow of charge per unit time, the average input current becomes

 $I_{in} = Q/T$

1.0 MF4 Application Hints (Continued)

(where T equals one clock period) or

$$I_{in} = \frac{C_{in}V_{in}}{T} = C_{in}V_{in}f_{CLK}$$

The equivalent input resistor (Rin) then can be expressed as

$$R_{in} = \frac{V_{in}}{I_{in}} = \frac{1}{C_{in}f_{CLK}}$$

The input capacitor is 2 pF for the MF4-50 and 1 pF for the MF4-100, so for the MF4-100

$$\mathsf{R}_{\mathsf{in}} = \frac{1 \times 10^{12}}{\mathsf{f}_{\mathsf{CLK}}} = \frac{1 \times 10^{12}}{\mathsf{f}_{\mathsf{c}} \times 100} = \frac{1 \times 10^{10}}{\mathsf{f}_{\mathsf{c}}}$$

and

$$R_{in} = \frac{5 \times 10^{11}}{f_{CLK}} = \frac{5 \times 10^{11}}{f_{c} \times 50} = \frac{1 \times 10^{10}}{f_{c}}$$

for the MF4-50. The above equation shows that for a given cutoff frequency (f_c), the input resistance of the MF4-50 is the same as that of the MF4-100. The higher the clock-to-cutoff-frequency ratio, the greater equivalent input resistance for a given clock frequency.

This input resistance will form a voltage divider with the source impedance (R_{source}). Since R_{in} is inversely proportional to the cutoff frequency, operation at higher cutoff frequencies will be more likely to load the input signal which would appear as an overall decrease in gain to the output of the filter. Since the filter's ideal gain is unity, the overall gain is given by:

$$A_{v} = \frac{R_{in}}{R_{in} + R_{source}}$$

If the MF4-50 or the MF-100 were set up for a cutoff frequency of 10 kHz the input impedance would be:

$$\mathsf{R}_{\mathsf{in}} = \frac{1 \times 10^{10}}{10 \, \mathsf{kHz}} = 1 \, \mathsf{M}\Omega$$

In this example with a source impedance of 10K the overall gain, if the MF4 had an ideal gain of 1 or 0 dB, would be:

$$A_{v} = \frac{1 \text{ M}\Omega}{10 \text{ k}\Omega + 1 \text{ M}\Omega} = 0.99009 \text{ or } -0.086 \text{ dB}$$

Since the maximum overall gain error for the MF4 is ± 0.15 dB with $R_{S} \leq 2 \ k\Omega$ the actual gain error for this case would be ± 0.06 dB to -0.24 dB.

1.4 CUTOFF FREQUENCY RANGE

The filter's cutoff frequency (f_c) has a lower limit due to leakage currents through the internal switches draining the charge stored on the capacitors. At lower clock frequencies these leakage currents can cause millivolts of error, for example:

$$\begin{split} f_{CLK} &= 100 \text{ Hz}, I_{\text{leakage}} = 1 \text{ pA}, \text{C} = 1 \text{ pF} \\ V &= \frac{1 \text{ pA}}{1 \text{ pF} (100 \text{ Hz})} = 10 \text{ mV} \end{split}$$

The propagation delay in the logic and the settling time required to acquire a new voltage level on the capacitors limit the filter's accuracy at high clock frequencies. The amplitude characteristic on \pm 5V supplies will typically stay flat until f_{CLK} exceeds 750 kHz and then peak at about 0.5 dB at the corner frequency with a 1 MHz clock. As supply voltage drops to \pm 2.5V, a shift in the f_{CLK}/f_c ratio occurs

which will become noticeable when the clock frequency exceeds 250 kHz. The response of the MF4 is still a good approximation of the ideal Butterworth low-pass characteristic shown in *Figure 5*.

2.0 Designing With The MF4

Given any low-pass filter specification, two equations will come in handy in trying to determine whether the MF4 will do the job. The first equation determines the order of the low-pass filter required to meet a given response specification:

$$n = \frac{\log \left[(10^{0.1A}min - 1)/(10^{0.1A}max - 1) \right]}{2 \log \left(f_{s} / f_{b} \right)}$$
(2)

where n is the order of the filter, A_{min} is the minimum stopband attenuation (in dB) desired at frequency f_s , and A_{max} is the passband ripple or attenuation (in dB) at cutoff frequency f_b . If the result of this equation is greater than 4, more than a single MF4 is required.

The attenuation at any frequency can be found by the following equation:

Attn (f) = 10 log $[1 + (10^{0.1A}max - 1) (f/f_b)^{2n}] dB$ (3) where n = 4 for the MF4.

2.1 A LOW-PASS DESIGN EXAMPLE

Suppose the amplitude response specification in *Figure 6* is given. Can the MF4 be used? The order of the Butterworth approximation will have to be determined using (1):

$$\begin{split} A_{min} &= 18 \text{ dB}, A_{max} = 1.0 \text{ dB}, f_s = 2 \text{ kHz}, \text{ and } f_b = 1 \text{ kHz} \\ n &= \frac{\log \left[(10^{1.8} - 1)/(10^{0.1} - 1) \right]}{2 \text{log}(2)} = 3.95 \end{split}$$

Since n can only take on integer values, n = 4. Therefore the MF4 can be used. In general, if n is 4 or less a single MF4 stage can be utilized.

Likewise, the attenuation at f_s can be found using (3) with the above values and n = 4:

Attn (2 kHz) = 10 log $[1 + 10^{0.1} - 1)$ (2 kHz/1 kHz)⁸] = 18.28 dB

This result also meets the design specification given in *Figure 6* again verifying that a single MF4 section will be adequate.

Since the MF4's cutoff frequency (f_c), which corresponds to a gain attenuation of -3.01 dB, was not specified in this example, it needs to be calculated. Solving equation 3 where f = f_c as follows:

$$f_{c} = f_{b} \left[\frac{(100.1(3.01 \text{ dB}) - 1)}{(100.1\text{Amax} - 1)} \right]^{1/(2n)}$$

= 1 kHz $\left[\frac{100.301 - 1}{100.1 - 1} \right]^{1/8}$
= 1.184 kHz

where $f_{\rm C}=f_{\rm CLK}/50$ or $f_{\rm CLK}/100$. To implement this example for the MF4-50 the clock frequency will have to be set to $f_{\rm CLK}=50(1.184~{\rm kHz})=59.2~{\rm kHz}$, or for the MF4-100, $f_{\rm CLK}=100~(1.184~{\rm kHz})=118.4~{\rm kHz}.$

2.2 CASCADING MF4s

When a steeper stopband attenuation rate is required, two MF4s can be cascaded (*Figure 7*) yielding an 8th order
2.0 Designing With The MF4 (Continued)

slope of 48 dB per octave. Because the MF4 is a Butterworth filter and therefore has no ripple in its passband when MF4s are cascaded, the resulting filter also has no ripple in its passband. Likewise the DC and passband gains will remain at 1V/V. The resulting response is shown in *Figure 9*. In determining whether the cascaded MF4s will yield a filter that will meet a particular amplitude response specification, as above, equations 3 and 4 can be used, shown below.

$$n = \frac{\log[(10^{0.05A}min - 1)/(10^{0.05A}max - 1)]}{2\log(f_{s}/f_{c})}$$
(2)

Attn (f) = 10 log [1 + $(10^{0.05A}max - 1)$ (f/f_c)²] dB (3) where n = 4 (the order of each filter).

Equation 2 will determine whether the order of the filter is adequate (n \leq 4) while equation 3 can determine the actual stopband attenuation and cutoff frequency (f_c) necessary to obtain the desired frequency response. The design procedure would be identical to the one shown in section 2.0.

2.3 CHANGING CLOCK FREQUENCY INSTANTANEOUSLY

The MF4 will respond favorably to an instantaneous change in clock frequency. If the control signal in *Figure 9* is low the MF4-50 has a 100 kHz clock making $f_c = 2$ kHz; when this signal goes high the clock frequency changes to 50 kHz yielding $f_c = 1$ kHz. As the Figure illustrates, the output signal changes quickly and smoothly in response to a sudden change in clock frequency.

The step response of the MF4 in *Figure 10* is dependent on f_c . The MF4 responds as a classical fourth-order Butterworth low-pass filter.

2.4 ALIASING CONSIDERATIONS

Aliasing effects have to be considered when input signal frequencies exceed half the sampling rate. For the MF4 this equals half the clock frequency (f_{CLK}). When the input signal contains a component at a frequency higher than half the clock frequency $f_{CLK}/2$, as in *Figure 11a*, that component will be "reflected" about $f_{CLK}/2$ into the frequency range below $f_{CLK}/2$, as in *Figure 11b*. If this component is within the passband of the filter and of large enough amplitude it can cause problems. Therefore, if frequency components in the input signal exceed $f_{CLK}2$ they must be attenuated before being applied to the MF4 input. The necessary amount of attenuation will vary depending on system requirements. In critical applications the signal components above $f_{CLK}/2$ will have to be attenuated at least to the filter's residual noise level.





TL/H/5064-11 FIGURE 1. Schmitt Trigger R/C Oscillator



1







National Semiconductor

MF5 Universal Monolithic Switched Capacitor Filter

General Description

The MF5 consists of an extremely easy to use, general purpose CMOS active filter building block and an uncommitted op amp. The filter building block, together with an external clock and a few resistors, can produce various second order functions. The filter building block has 3 output pins. One of the output pins can be configured to perform highpass, allpass or notch functions and the remaining 2 output pins perform bandpass and lowpass functions. The center frequency of the filter can be directly dependent on the clock frequency or it can depend on both clock frequency and external resistor ratios. The uncommitted op amp can be used for cascading purposes, for obtaining additional allpass and notch functions, or for various other applications. Higher order filter functions can be obtained by cascading several MF5s or by using the MF5 in conjuction with the MF10 (dual switched capacitor filter building block). The MF5 is functionally compatible with the MF10. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed.

Features

- Low cost
- 14-pin DIP or 14-pin Surface Mount (SO) wide-body package

MF5

- Easy to use
- Clock to center frequency ratio accuracy ±0.6%
- Filter cutoff frequency stability directly dependent on external clock quality
- Low sensitivity to external component variations
- Separate highpass (or notch or allpass), bandpass, lowpass outputs
- fo×Q range up to 200 kHz
- Operation up to 30 kHz (typical)
- Additional uncommitted op-amp

Block and Connection Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V	14V	
Power Dissipation	500 mW	
Storage Temp.	150°C	
Soldering Informa	ation:	
N Package:	10 sec.	260°C
SO Package:	Vapor phase (60 sec.)	215°C
	Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

 $\label{eq:linear} \begin{array}{ll} \mbox{Input Voltage (any pin)} & V^- \leq \\ \mbox{Operating Temp. Range} & T_{MIN} \leq T \\ \mbox{MF5CN, MF5CWM} & 0^{\circ} C \leq \\ \end{array}$

$$\label{eq:V-state} \begin{split} V^- &\leq V_{in} \leq V^+ \\ T_{MIN} \leq T_A \leq T_{MAX} \\ 0^\circ C \leq T_A \leq 70^\circ C \end{split}$$

Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. Boldface limits
apply over temperature, $T_{MIN} \leq T_A \leq T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C.

Parameter			Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Supply Voltage		Min				8	V
(V+ - V-) Max		Max				14	V
Maximum Supp	ly Current		Clock applied to Pin 8 No Input Signal	4.5	6.0		mA
Clock	Filter Output			10			mV
Feedthrough	Op-amp Outpu	t		10			mV

Filter Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}C$.

Parameter		Conditions		Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Center Frequency	Max			30		20	kHz
Range (f _o)	Min			0.1		0.2	Hz
Clock Frequency	Max			1.5		1.0	MHz
Range (f _{CLK})	Min			5.0		10	Hz
Clock to Center Frequency Ratio		deal	$V_{pin9} = +5V$ F _{CLK} =250 kHz	50.11 ± 0.2%	50.11 ± 1.5%		
(f _{CLK} /f _o)		Mode 1	$V_{pin9} = -5V$ $F_{CLK} = 500 \text{ kHz}$	100.04 ± 0.2%	100.04 ± 1.5%		
f _{CLK} /f _o Temp. Coefficient		$V_{pin9} = +5V$ (50:1 CLK ratio)		±10			ppm/°C
		$V_{pin9} = -5V$ (100:1 CLK ratio)		±20			ppm/°C
Q Accuracy (Max) (Note 2)		deal	$V_{pin9} = +5V$ $F_{CLK} = 250$ kHz		±6		%
		Mode 1	$V_{pin9} = -5V$ $F_{CLK} = 500 \text{ kHz}$		±6		%
Q Temperature Coefficient		V _{pin9} = (50:1 CLI	+ 5V K ratio)	-200			ppm/°C
		V _{pin9} = (100:1 Cl	−5V LK ratio)	-70			ppm/°C
DC Lowpass Gain Accuracy (Max)		Mode 1 R1 = R2 = 10 kΩ			±0.2		dB
DC Offset	V _{os1}			± 5.0			mV
Voltage (Max)	V _{os2}	V _{pin9} =	+ 5V	- 185			mV
	V _{os3}	(50:1 CL	K ratio)	+115			mV
(Note 3)	V _{os2}	V _{pin9} =	-5V	-310			mV
V _{os3} (100:1 CLF		LK ratio)	+ 240			mV	

Filter Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. **Boldface limits apply over temperature**, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C. (Continued)

	Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Output	BP, LP pins		$RL = 5 k\Omega$	±4.0	±3.8		V
Swing (Min) N/AP/HP pin			$RL = 3.5 k\Omega$	±4.2	±3.8		V
Dynamic Range	Dynamic Range		$V_{pin9} = +5V$ (50:1 CLK ratio)	83			dB
(Note 4)		$V_{pin9} = -5V$ (100:1 CLK ratio)	80			dB	
Maximum Output Short Circuit Source Current (Note 5) Sink			20			mA	
		Sink		3.0			mA

OP-AMP Electrical Characteristics $V^+ = +5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless other noted. Bold-face limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C.

Paramete	r	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Gain Bandwidth Product			2.5			MHz
Output Voltage Swing (Min)		RL = 3.5 kΩ	±4.2	±3.8		V
Slew Rate			7.0			V/µs
DC Open-Loop Gain	DC Open-Loop Gain		80			db
Input Offset Voltage (Max)		±5.0	±20		mV
Input Bias Current			10			pА
Maximum Output Short Circuit Current (Note 5)	Source		20			mA
	Sink		3.0			mA

$\label{eq:logic_$

All other limits $T_A = 25^{\circ}C$.

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CMOS Clock Input	Min Logical "1" Input Voltage	$V^+ = +5V, V^- = -5V,$		3.0		V
	Max Logical "0" Input Voltage	V _{L.Sh.} =0V		-3.0		V
	Min Logical "1" Input Voltage	$V^+ = +10V, V^- = 0V,$		8.0		V
	Max Logical "0" Input Voltage	$V_{L.Sh.} = +5V$		2.0		V
TTL Clock Input	Min Logical "1" Input Voltage	$V^+ = +5V, V^- = -5V,$		2.0		V
	Max Logical "0" Input Voltage	$V_{L.Sh.} = 0V$		0.8		V

Note 1: The typical junction-to-ambient thermal resistance (θ_{JA}) of the 14 pin N package is 160°C/W, and 82°C/W for the M package.

Note 2: The accuracy of the Q value is a function of the center frequency (f_o). This is illustrated in the curves under the heading "Typical Performance Characteristics".

Note 3: Vos1, Vos2, and Vos3 refer to the internal offsets as discussed in the Application Information section 3.4.

Note 4: For \pm 5V supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 μ V rms for the MF5 with a 50:1 CLK ratio and 280 μ V rms for the MF5 with a 100:1 CLK ratio.

Note 5: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Guaranteed and 100% tested.

Note 8: Guaranteed, but not 100% tested. These limits are not used to calculate outgoing quality levels.

Pin Description LP(14), BP(1), The second order lowpass, bandpass, V^+ (6), V^- (10): These are the positive and negative N/AP/HP(2): supply pins. The MF5 will operate over a and notch/allpass/highpass outputs. The LP and BP outputs can typically sink 1 mA total supply range of 8V to 14V. and source 3 mA. The N/AP/HP output Decoupling the supply pins with 0.1 μ F can typically sink 1.5 mA and source 3 capacitors is highly recommended. mA. Each output typically swings to within CLK(8): This is the clock input for the filter. CMOS 1V of each supply. or TTL logic level clocks can be INV1(3): The inverting input of the summing op accomodated by setting the L. Sh pin to amp of the filter. This is a high impedance the levels described in the L. Sh pin input, but the non-inverting input is description. For optimum filter internally tied to AGND, making INV1 performance a 50% duty cycle clock is recommended for clock frequencies behave like a summing junction (low impedance current input). greater than 200 kHz. This gives each op S1(4): S1 is a signal input pin used in the allpass amp the maximum amount of time to filter configurations (see modes 4 and 5). settle to a new sampled input. The pin should be driven with a source L. Sh(7): This pin allows the MF5 to accommodate impedance of less than 1 k Ω . If S1 is not either CMOS or TTL logic level clocks. For dual supply operation (i.e., $\pm 5V$), a CMOS driven with a signal it should be tied to AGND (mid-supply). or TTL logic level clock can be accepted if SA(5): This pin activates a switch that connects the L. Sh pin is tied to mid-supply (AGND), one of the inputs of the filter's second which should be the system ground. summer to either AGND (SA tied to V-) For single supply operation the L. Sh pin or to the lowpass (LP) output (SA tied to should be tied to mid-supply (AGND) for a V+). This offers the flexibility needed for CMOS logic level clock. The mid-supply configuring the filter in its various modes bias should be a very low impedance node. See Applications Information for of operation. 50/100(9): This pin is used to set the internal clock to biasing techniques. For a TTL logic level center frequency ratio (fCI K/fo) of the clock the L. Sh pin should be tied to Vfilter. By tying the pin to V+ an f_{CLK}/f_o which should be the system around. ratio of about 50:1 (typically 50.11 ± INV2(12): This is the inverting input of the 0.2%) is obtained. Tying the 50/100 pin to uncommitted op amp. This is a very high either AGND or V – will set the f_{CLK}/f_0 impedance input, but the non-inverting ratio to about 100:1 (typically 100.04 ± input is internally tied to AGND, making 0.2%). INV2 behave like a summing junction AGND(11): (low-impedance current input). This is the analog ground pin. This pin should be connected to the system Vo2(13): This is the output of the uncommitted op ground for dual supply operation or biased amp. It will typically sink 1.5 mA and to mid-supply for single supply operation. source 3.0 mA. It will typically swing to For a further discussion of mid-supply within 1V of each supply. biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must

Typical Performance Characteristics

be provided.



Typical Performance Characteristics (Continued)



1.0 Definitions of Terms

 \mathbf{f}_{CLK} the frequency of the external clock signal applied to pin 8.

f₀: center frequency of the second order function complex pole pair. f_0 is measured at the bandpass output of the MF5, and is the frequency of maximum bandpass gain. (*Figure 1*).

 $\mathbf{f}_{\textbf{notch}}$ the frequency of minimum (ideally zero) gain at the notch output.

 f_{z} the center frequency of the second order complex zero pair, if any. If f_z is different from f_o and if Q_z is high, it can be

observed as the frequency of a notch at the allpass output. (*Figure 10*).

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass output of the MF5 and is equal to f_0 divided by the -3dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 ${\bf Q}_z$: the quality factor of the second order complex zero pair, if any. ${\bf Q}_z$ is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

where $Q_z = Q$ for an all-pass response.

H_{OBP}: the gain (in V/V) of the bandpass output at $f = f_0$.

H_{OLP}: the gain (in V/V) of the lowpass output as $f \rightarrow 0$ Hz (*Figure 2*).

H_{OHP}: the gain (in V/V) of the highpass output as $f \rightarrow f_{clk}/2$ (*Figure 3*).

HON: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz and as $f \rightarrow f_{clk}/2$, when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 11* and β), the two quantities below are used in place of H_{ON}.

H_{ON1}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz. **H**_{ON2}: the gain (in V/V) of the notch output as $f \rightarrow f_{clk}/2$.





2.0 Modes of Operation

The MF5 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF5 closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF5 can produce a full 2nd order function. See Table 1 for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs:

$f_{notch} = f_0$ (See Figure 7)

- fo = center frequency of the complex pole pair
 - $= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$

 f_{notch} = center frequency of the imaginary zero pair = f_0 .

$$H_{OLP}$$
 = Lowpass gain (as f \rightarrow 0) = $-\frac{R^2}{R^2}$

 $H_{OBP} = Bandpass gain (at f = f_0) = -\frac{R3}{R1}$

$$H_{ON} = Notch output gain as f \rightarrow 0$$

 $f \rightarrow f_{OLV/2} = \frac{-R_2}{R_1}$

 $Q = \frac{f_0}{BW} = \frac{R3}{R2}$

BW = the -3 dB bandwidth of the bandpass output. Circuit dynamics:

$$H_{OLP} = \frac{H_{OBP}}{Q}$$
 or $H_{OBP} = H_{OLP} \times Q = H_{ON} \times Q$.

 $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's)

MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$f_{0} = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

$$Q = \frac{R3}{R2}$$

$$H_{OLP} = -1; H_{OLP(peak)} \cong Q \times H_{OLP} \text{ (for high Q's)}$$

$$H_{OBP_{1}} = -\frac{R3}{R2}$$

$$H_{OBP_{2}} = 1 \text{ (non-inverting)}$$

Circuit dynamics: $H_{OBP_1} = Q$

Note: V_{IN} should be driven from a low impedance (<1 k Ω)

TL/H/5066-16





FIGURE 8. MODE 1a

2.0 Modes of Operation (Continued)

MODE 2: Notch 2, Bandpass, Lowpass: fnotch < fo **MODE 3: Highpass, Bandpass, Lowpass Outputs** (See Figure 9) (See Figure 10) $=\frac{f_{CLK}}{100}\times\sqrt{\frac{R2}{R4}}\,\text{or}\,\frac{f_{CLK}}{50}\times\sqrt{\frac{R2}{R4}}$ = center frequency fo fo $=\frac{f_{CLK}}{100}\sqrt{\frac{R2}{R4}+1} \text{ or } \frac{f_{CLK}}{50}\sqrt{\frac{R2}{R4}+1}$ Q = quality factor of the complex pole pair $=\sqrt{\frac{R2}{R4}} \times \frac{R3}{R2}$ $f_{\text{notch}} = \frac{f_{\text{CLK}}}{100} \text{ or } \frac{f_{\text{CLK}}}{50}$ = quality factor of the complex pole pair Q $H_{OHP} = Highpass gain \left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -\frac{R2}{R1}$ $=\frac{\sqrt{R2/R4}+1}{R2/R3}$ H_{OBP} = Bandpass gain (at f = f_0) = $-\frac{R3}{R_1}$ H_{OLP} = Lowpass output gain (as f \rightarrow 0) R2/R1 H_{OLP} = Lowpass gain (as f \rightarrow 0) = $-\frac{R4}{R1}$ $R_{2}/R_{4} + 1$ H_{OBP} = Bandpass output gain (at f = f_o) = -R3/R1 Circuit dynamics: $\frac{R2}{R4} = \frac{H_{OHP}}{H_{OLP}}$; $H_{OBP} = \sqrt{H_{OHP} \times H_{OLP}} \times Q$ H_{ON_1} = Notch output gain (as f \rightarrow 0) $= -\frac{R2/R1}{R2/R4 + 1}$ $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's) $H_{OHP(peak)} \cong Q \times H_{OHP}$ (for high Q's) H_{ON_2} = Notch output gain $\left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -R2/R1$ Filter dynamics: $H_{OBP} = Q \sqrt{H_{OLP} H_{ON_2}} = Q \sqrt{H_{ON_1} H_{ON_2}}$ FIGURE 9. MODE 2 r Íl *In Mode 3, the feedback loop is closed around the input summing amplifier; the finite GBW product of this op amp causes a slight Q enhancement. If this is a problem, connect a small capacitor (10 pF-100 pF) across R4 to provide some phase lead. TL/H/5066-19 FIGURE 10. MODE 3

TL/H/5066-18

2.0 Modes of Operation (Continued)

MODE 3a: HP, BP, LP and Notch with External Op amp (See <i>Figure 11</i>)						
$f_{o} \qquad = \frac{f_{CLK}}{100} \times \sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{\frac{R2}{R4}}$						
$Q = \sqrt{\frac{R2}{R4}} \times \frac{R3}{R2}$						
$H_{OHP} = -\frac{R2}{R1}$						
$H_{OBP} = -\frac{R3}{R1}$						
$H_{OLP} = -\frac{R4}{R1}$						
$f_n = notch frequency = \frac{f_{CLK}}{100} \sqrt{\frac{R_h}{R_l}} or \frac{f_{CLK}}{50} \sqrt{\frac{R_h}{R_l}}$						
$H_{on} = \text{gain of notch at } f = f_o = \left\ Q\left(\frac{R_g}{R_I} H_{OLP} - \frac{R_g}{R_h} H_{OHP} \right) \right\ $						
H_{n1} = gain of notch (as f \rightarrow 0) = $\frac{R_g}{R_l} \times H_{OLP}$						
H_{n2} = gain of notch $\left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -\frac{R_g}{R_h} \times H_{OHP}$						

 $\begin{array}{l} \text{MODE 4: Allpass, Bandpass, Lowpass Outputs (See}\\ Figure 12)\\ f_{0} &= \text{center frequency}\\ &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50};\\ f_{2}^{2} = \text{center frequency of the complex zero pair} \cong f_{0}\\ Q &= \frac{f_{0}}{BW} = \frac{R3}{R2};\\ Q_{z} &= \text{quality factor of complex zero pair} = \frac{R3}{R1}\\ \text{For AP output make } R1 &= R2\\ H^{*}OAP &= \text{Allpass gain} \left(\text{at } 0 < f < \frac{f_{CLK}}{2} \right) = -\frac{R2}{R1} = -1\\ H_{OLP} &= \text{Lowpass gain (as } f \rightarrow 0)\\ &= -\left(\frac{R2}{R1} + 1\right) = -2\\ H_{OBP} &= \text{Bandpass gain (at f = f_{0})}\\ &= -\frac{R3}{R2} \left(1 + \frac{R2}{R1}\right) = -2\left(\frac{R3}{R2}\right) \end{array}$

Circuit dynamics: $H_{OBP} = (H_{OLP}) \times Q = (H_{OAP} + 1) Q$ *Due to the sampled data nature of the filter, a slight mismatch of f_z and f_o occurs causing a 0.4 dB peaking around f_o of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.



MF5

1-127

ĺ





1-128

2.0 Modes of Operation (Continued)

 TABLE I. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted,

 gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	BP	LP	HP	N	AP	Number of resistors	Adjustable f _{CLK} /f _o	Notes
1	*	*		*		3	No	
1a	(2) H _{OBP1} = -Q H _{OBP2} = +1	$H_{OLP=+1}$				2	No	May need input buf- fer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above f _{CLK} /50 or f _{CLK} /100)	
3	*	*	*			4	Yes	Universal State- Variable Filter. Best general-purpose mode.
3a	*	*	*	*		7	Yes	As above, but also includes resistor- tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*			*	4		Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3		Single pole.
6b		(2) H _{OLP} =+1 H _{OLP2} = $\frac{-R3}{R2}$				2		Single pole

3.0 Applications Information

The MF5 is a general-purpose second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input ($f_{\rm CLK}$). By connecting pin 9 to the appropriate DC voltage, the filter center frequency f_0 can be made equal to either $f_{\rm CLK}/50$. f_0 can be very accurately set (within $\pm 0.6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the $f_{\rm CLK}/f_0$ ratio can be altered by external resistors as in *Figures 9, 10, 11, 13, 14*, and *15*. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using the MF5. These are illustrated in *Figures 1* through 5 along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF5s can be cascaded. The MF5 also includes an uncommitted CMOS operational amplifier for additional signal processing applications.

3.1 DESIGN EXAMPLE

An example will help illustrate the MF5 design procedure. For the example, we will design a 2nd order Butterworth low-pass filter with a cutoff frequency of 200 Hz, and a passband gain of -2. The circuit will operate from a \pm 5V power supply, and the clock amplitude will be \pm 5v (CMOS) levels).

From the specifications, the filter parameters are: $f_0\!=\!200$ Hz, $H_{OLP}\!=\!-2$, and, for Butterworth response, $Q\!=\!0.707.$

In section 2.0 are several modes of operation for the MF5, each having different characteristics. Some allow adjustment of f_{CLK}/f_0 , others produce different combinations of filter types, some are inverting while others are non-inverting, etc. These characteristics are summarized in Table I. To keep the example simple, we will use mode 1, which has notch, bandpass, and lowpass outputs, and inverts the signal polarity. Three external resistors determine the filter's Q and gain. From the equations accompanying *Figure 7*, $Q=R_3/R_2$ and the passband gain $H_{OLP} = -R_2/R_1$. Since the input signal is driving a summing junction through R_1 , the input impedance will be equal to R_1 . Start by choosing a value for R_1 . 10k is convenient and gives a reasonable input impedance. For $H_{OLP} = -2$, we have:

$$R_2 = -R_1H_{OLP} = 10k \times 2 = 20k.$$

For
$$Q = 0.707$$
 we have:

 $R_3 = R_2 Q = 20k \times 0.707 = 14.14k$. Use 15k.

For operation on $\pm 5V$ supplies, V⁺ is connected to $\pm 5V$, V⁻ to $\pm 5V$, and AGND to ground. The power supplies should be "clean" (regulated supplies are preferred) and 0.1 μ F bypass capacitors are recommended.



FIGURE 16. 2nd-Order Butterworth Low-Pass Filter of Design Example. For $\frac{f_{CLK}}{f_0}=$ 50, Connect Pin 9 to + 5V, and

Change Clock Frequency to 10 kHz.

TL/H/5066-25

TL/H/5066-26



FIGURE 17. Butterworth Low-Pass Circuit of Example, but Designed for Single-Supply Operation



For a cutoff frequency of 200 Hz, the external clock can be either 10 kHz with pin 9 connected to V⁺ (50:1) or 20 kHz with pin 9 tied to A_{GND} or V⁻ (100:1). The voltage on the Logic Level Shift pin (7) determines the logic threshold for the clock input. The threshold is approximately 2V higher than the voltage applied to pin 7. Therefore, when pin 7 is grounded, the clock logic threshold will be 2V, making it compatible with 0–5 volt TTL logic levels and ± 5 volt CMOS levels. Pin 7 should be connected to a clean, low-impedance (less than 1000 Ω) voltage source.

The complete circuit of the design example is shown for a 100:1 clock ratio in *Figure 16*.

3.2 SINGLE SUPPLY OPERATION

The MF5 can also operate with a single-ended power supply. Figure 17 shows the example filter with a single-ended power supply. V⁺ is again connected to the positive power supply (8 to 14 volts), and V- is connected to ground. The A_{GND} pin must be tied to V⁺/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 18a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 18b and 18c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1µF.

3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF5, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF5 are able to swing to within about 1 volt of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF5 is operating on ± 5 volts, for example, the outputs will clip at about $8V_{p\text{-}p\text{-}}$. The maximum input voltage multiplied by the filter gain should therefore be less than $8V_{\text{D-}D\text{-}}$.

Note that if the filter has high Q, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at f_0 . If the nominal gain of the filter H_{OLP} is equal to 1, the gain at f_0 will be 10. The maximum input signal at f_0 must therefore be less than 800 mV_{p-p} when the circuit is operated on ± 5 volt supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at f_0 , so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f_0 and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying *Figures 7* through *15* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

3.4 OFFSET VOLTAGE

The MF5's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. *Figure 19* shows an equivalent circuit of the MF5 from which the output dc offsets can be calculated. Typical values for these offsets are:

$V_{os1} =$	opamp	offset	==	±5mV
-------------	-------	--------	----	------

V _{os2} = -185mV @ 50:1	-310mV @ 100:1
V _{os3} = +115mV @ 50:1	+240mV @ 100:1

The dc offset at the BP output is equal to the input offset of the lowpass integrator (V_{os3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

MF5

Mode 1 and Mode 4 Mode 2 and Mode 5 $= \left(\frac{R2}{Rp} + 1\right) V_{OS1} \times \frac{1}{1 + R2/R4}$ $= V_{OS1} \left(\frac{1}{Q} + 1 + \left\| H_{OLP} \right\| \right) - \frac{V_{OS3}}{Q}$ VOS(N) VOS(N) VOS(BP) = V_{OS3} $+ V_{OS2} \frac{1}{1 + R4/R2} - \frac{V_{OS3}}{Q\sqrt{1 + R2/R4}}$: $= V_{OS(N)} - V_{OS2}$ VOS(LP) Mode 1a $R_{p} = R1//R2//R4$ $V_{OS}(N.INV.BP) = \left(1 + \frac{1}{Q}\right)V_{OS1} - \frac{V_{OS3}}{Q}$ VOS(BP) $= V_{OS3}$ $= V_{OS(N)} - V_{OS2}$ VOS(LP) V_{OS}(INV.BP) $= V_{OS3}$ Mode 3 $= V_{OS}(N.INV.BP) - V_{OS2}$ VOS(LP) $=V_{OS2}$ VOS(HP) =V_{OS3} VOS(BP) $= -\frac{R4}{R2}\left(\frac{R2}{R3}V_{OS3} + V_{OS2}\right) +$ VOS(LP) $-\frac{R4}{R2}\left(1+\frac{R2}{R_{p}}\right)V_{OS1}; R_{p} = R1//R3//R4$ V_{OS1} TL/H/5066-30 FIGURE 19. Block Diagram Showing MF5 Offset Voltage Sources **5V SUPPLY** R4 R2

FIGURE 20. Method for Trimming V_{OS}, See Text, Section 3.4 TL/H/5066-31

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower ac signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if R2 and R4 are used to make fCLK/fo significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and $f_{CLK}/f_0 = 250$ with pin 9 tied to V- (100:1 nominal). R4/R2 will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1.9V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 20. This allows adjustment of Vos1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (Vos(BP) in modes 1a and 3, for example).

3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The MF5 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at filequencies greater than one-half the sampling frequency. (The MF5's sampling frequency is the same as its clock frequency). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_{\rm s}/2$ + 100 Hz will cause the system to respond as though the input frequency was $f_{\rm s}/2$ - 100 Hz. This phenomenon is known as "alias-

ing", and can be reduced or eliminated by limiting the input signal spectrum to less than $f_s/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF5 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate. (*Figure 21*) If necessary, these can be "smoothed" with a simple R-C low-pass filter at the MF5 output.

The ratio of f_{CLK} to f_c (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in 3.4.

The accuracy of the f_{CLK}/f_o ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f_o will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and f_0 should be limited to 300 kHz when $f_0 < 5$ kHz, and to 200 kHz for $f_0 > 5$ kHz.



FIGURE 21. The Sampled-Data Output Waveform

TL/H/5066-32

National Semiconductor

MF6 6th Order Switched Capacitor Butterworth Lowpass Filter

General Description

MF6

The MF6 is a versatile easy to use, precision 6th order Butterworth lowpass active filter. Switched capacitor techniques eliminate external component requirements and allow a clock tunable cutoff frequency. The ratio of the clock frequency to the lowpass cutoff frequency is internally set to 50 to 1 (MF6-50) or 100 to 1 (MF6-100). A Schmitt trigger clock input stage allows two clocking options, either selfclocking (via an external resistor and capacitor) for standalone applications, or an external TTL or CMOS logic compatible clock can be used for tighter cutoff frequency control. The maximally flat passband frequency response together with a DC gain of 1 V/V allows cascading MF6 sections for higher order filtering. In addition to the filter, two independent CMOS op amps are included on the die and are useful for any general signal conditioning applications.

Features

- No external components
- 14-pin DIP or 14-pin wide-body S.O. package
- Cutoff frequency accuracy of ±0.3% typical
- Cutoff frequency range of 0.1 Hz to 20 kHz
- Two uncommitted op amps available
- 5V to 14V total supply voltage
- Cutoff frequency set by external or internal clock

Block and Connection Diagrams





Absolute Maximum Ratings (Note 11)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	14V
Voltage at Any Pin	$V^{-} - 0.2V, V^{+} + 0.2V$
Input Current at Any Pin (Note 13)	5 mA
Package Input Current (Note 13)	20 mA
Power Dissipation (Note 14)	500 mW
Storage Temperature	-65°C to +150°C
ESD Susceptibility (Note 12)	800V
Soldering Information	
N Package (10 sec.)	260°C
J Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Operating Ratings (Note 11)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
MF6CN-50, MF6CN-100	$0^{\circ}C \le T_A \le +70^{\circ}C$
MF6CWM-50, MF6CWM-100	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
MF6CJ-50, MF6CJ-100	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage ($V_S = V^+ - V^-$)	5V to 14V

Filter Electrical Characteristics The following specifications apply for $f_{CLK} \le 250$ kHz (see Note 3) unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}; all other limits T_A = T_1 = 25^{\circ}C.**

		MF6CWM-50, MF6CWM-100, MF6CN-50, MF6CN-100			MF6CJ-50, MF6CJ-100			
Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typicai (Note 8) (Note 9) (Design Limit (Note 10)	Units
$\mathbf{V}^+ = +\mathbf{5V}, \mathbf{V}^- = -\mathbf{5V}$								
f _c , Cutoff MF6-50 M Frequency Ma Range MF6-100 M (Note 1) Ma	in ix in ix			0.1 20k 0.1 10k			0.1 20k 0.1 10k	Hz
Total Supply Current	f _{CLK} =250 kHz	4.0	6.0	8.5	4.0	8.5	-4	mA
Maximum Clock Filter Outp Feedthrough Op Amp 1 O Op Amp 2 O	ut ut ut	30 25 20			30 25 20			mV (peak-to- peak)
H _o , DC Gain	R _{source} ≤ 2 kΩ	0.0	±0.30	±0.30	0.0	±0.30		dB
f _{CLK} /f _c , MF6-5 Clock to Cutoff MF6-10 Frequency Ratio	0	49.27±0.3% 98.97±0.3%	49.27±1% 98.97±1%	49.27±1% 98.97±1%	49.27±0.3% 98.97±0.3%	49.27±1% 98.97±1%	1	
DC MF6-5 Offset Voltage MF6-10	0	200 400			200 400			mV
Minimum Output Voltage Swing	$R_L = 10 k\Omega$	+ 4.0 - 4.1	+3.5 -3.8	+ 3.5 - 3.5	+4.0 -4.1	+ 3.5 - 3.5		v
Maximum Output Short Circuit Current (Note 6)	e Ik	50 1.5	60 2.0	80 3.0	50 1.5	80 3.0		mA
Dynamic RangeMF6-5(Note 2)MF6-10	0 0	83 81			83 81			dB
Additional MF6-5 Magnitude Response Test	$f_{CLK} = 250 \text{ kHz}$ f = 6000 Hz f = 4500 Hz	-9.47 -0.92	-9.47±0.5 -0.92±0.2	-9.47±0.65 -0.92±0.3	-9.47 -0.92	-9.47±0.65 -0.92±0.3		dB
Points (Note 4) MF6-10	0 $f_{CLK} = 250 \text{ kHz}$ f = 3000 Hz f = 2250 Hz	9.48 0.97	-9.48±0.5 -0.97±0.2	-9.48±0.65 -0.97±0.3	-9.48 -0.97	-9.48±0.65 -0.97±0.3		dB

Filter Electrical Cha	ACTERISTICS (Continued) The following specifications apply for $f_{CLK} \le 250$ kHz (see
Note 3) unless otherwise specifie	Boldface limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = T_J = 25^{\circ}C$.

Note 5) dimess otherwise specified. Boldrace mints apply for TMIN to TMAX, an other mints $T_A = T_J = 25$ C.										
_		MF6C MF6	WM-50, MF6 CN-50, MF6	CWM-100 CN-100	MF6					
Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units		
$V^+ = +5V, V^- = -5V$ (Conti	inued)									
Attenuation Rate MF6-50	$f_{CLK} = 250 \text{ kHz}$ $f_1 = 6000 \text{ Hz}$ $f_2 = 8000 \text{ Hz}$		-36	-36		-36		dB/ octave		
MF6-100	f _{CLK} = 250 kHz f ₁ = 3000 Hz f ₂ = 4000 Hz		36	-36		- 36		dB/ octave		
$V^+ = +2.5V, V^- = -2.5V$										
f _c , Cutoff MF6-50 Min Frequency Max Range MF6-100 Min (Note 1) Max				0.1 10k 0.1 5k			0.1 10k 0.1 5k	Hz		
Total Supply Current	f _{CLK} =250 kHz	2.5	4.0	4.0	2.5	4.0		mA		
Maximum Clock Filter Output Feedthrough Op Amp 1 Out Op Amp 2 Out		20 15 10			20 15 10			mV (peak-to- peak)		
H _o , DC Gain	R _{source} ≤2 kΩ	0.0	±0.30	±0.30	0.0	±0.30		dB		
f _{CLK} /f _c , Clock to Cutoff Frequency MF6-50 Ratio MF6-100		49.10±0.3% 98.65±0.3%	49.10±2% 98.65±2%	49.10±3% 98.65±2.25%	49.10±0.3% 98.65±0.3%	49.10±3% 98.65±2.25%				
DC MF6-50 Offset Voltage MF6-100		-200 -400			-200 -400			mV		
Minimum Output Voltage Swing	$R_L = 10 k\Omega$	+ 1.5 -2.2	+ 1.0 - 1.7	+ 1.0 - 1.5	+ 1.5 -2.2	+ 1.0 - 1.5		v		
Maximum Output Short Circuit Source Current (Note 6)	6	28 0.5	40 1.0	50 1.5	28 0.5	50 1.5		mA		
Dynamic Range (Note 2)		77			77			dB		
Additional MF6-50 Magnitude Response Test	f _{CLK} = 250 kHz f = 6000 Hz f = 4500 Hz	-9.54 -0.96	-9.54±0.5 -0.96±0.2	-9.54±0.65 -0.96±0.3	-9.54 -0.96	-9.54±0.65 -0.96±0.3		dB		
Points (Note 4) MF6-100	f _{CLK} = 250 kHz f = 3000 Hz f = 2250 Hz	-9.67 -1.01	-9.67±0.5 -1.01±0.2	-9.67±0.65 -1.01±0.3	-9.67 -1.01	-9.67±0.65 -1.01±0.3		dB		
Attenuation MF6-50 Rate) f _{CLK} =250 kHz f ₁ =6000 Hz f ₂ =8000 Hz		-36	-36		-36		dB/ octave		
MF6-100) f _{CLK} =250 kHz f ₁ =3000 Hz f ₂ =4000 Hz		-36	-36		-36		dB/ octave		

Op /	Amp	Electrical	Character	ristics
------	-----	------------	-----------	---------

Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

	Conditions	MF6C MF6CW	N-50, MF60 M-50, MF60	CN-100, CWM-100	MF60			
Parameter		Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
$V^+ = +5V, V^- = -5V$								
Input Offset Voltage		±8.0	±20	±20	±8.0	±20		mV
Input Bias Current		10			10			pА
CMRR (Op Amp #2 Only)	$V_{CM1} = 1.8V,$ $V_{CM2} = -2.2V$	60	55		60	55		dB
Output Voltage Swing	$R_L = 10 k\Omega$	+ 4.0 - 4.5	+ 3.8 - 4.0	+ 3.6 - 4.0	+4.0 -4.5	+ 3.6 - 4.0		v
Maximum Output Short Source Circuit Current (Note 6) Sink		54 2.0	65 4.0	80 6.0	54 2.0	80 6.0		mA
Slew Rate		7.0			7.0			V/µs
DC Open Loop Gain		72			72			dB
Gain Bandwidth Product		1.2			1.2			MHz
$V^+ = +2.5V, V^- = -2.5V$								
Input Offset Voltage		±8.0	±20	±20	±8.0	±20		mV
Input Bias Current		10			10			pА
CMRR (Op-Amp #2 Only)	$V_{CM1} = +0.5V,$ $V_{CM2} = -0.9V$	60	55		60	55		dB
Output Voltage Swing	$R_L = 10 k\Omega$	+ 1.5 -2.2	+ 1.3 - 1.7	+ 1.1 - 1.7	+ 1.5 2.2	+ 1.1 1.7		v
Maximum Output Short Source Circuit Current (Note 6) Sink		24 1.0	35 2.0	50 4.0	24 1.0	50 4.0		mA
Slew Rate		6.0			6.0			V/µs
DC Open Loop Gain		67			67			dB
Gain Bandwidth Product		1.2			1.2			MHz

Logic Input-Output Electrical Characteristics The following specifications apply for $V^- = 0V$ (see Note 5) unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX};** all other limits $T_A = T_J = 25^{\circ}C$.

Parameter		Conditions		MF6C MF6CW	N-50, MF6 M-50, MF6	CN-100 CWM-100	MF6CJ-50, MF6CJ-100			
				Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
TTL CLOCK INPUT, CLK	R PIN	(Note 7)								
Maximum V _{IL} , Logical "0" Input Voltage					0.8	0.8		0.8		v
Minimum V _{IH} , Logical "1" Input Voltage					2.0	2.0		2.0		v
Maximum Leakage Currer at CLK R Pin	nt	L Sh Pin at Mid- Supply			2.0	2.0		2.0		μΑ
SCHMITT TRIGGER										
V _{T+} , Positive Going Threshold Voltage	Min Max	V ⁺ = 10V		7.0	6.1 8.9	6.1 8.9	7.0	6.1 8.9		v
	Min Max	V ⁺ = 5V		3.5	3.1 4.4	3.1 4.4	3.5	3.1 4.4		v
V _T -, Negative Going Threshold Voltage	Min Max	V ⁺ = 10V		3.0	1.3 3.8	1.3 3.8	3.0	1.3 3.8		v
	Min Max	V ⁺ = 5V	- Anne - Chaire	1.5	0.6 1.9	0.6 1.9	1.5	0.6 1.9		v
Hysteresis ($V_{T+} - V_{T-}$)	Min Max	V ⁺ = 10V		4.0	2.3 7.6	2.3 7.6	4.0	2.3 7.6		v
	Min Max	V ⁺ = 5V		2.0	1.2 3.8	1.2 3.8	2.0	1.2 3.8		v
Minimum Logical "1" Out Voltage (Pin 11)	out	$I_0 = -10\mu A$	$V^+ = 10V$ $V^+ = 5V$		9.0 4.5	9.0 4.5		9.0 4.5		v
Maximum Logical "0" Output Voltage (Pin 11)		$I_0 = 10 \mu A$	$V^+ = 10V$ $V^+ = 5V$		1.0 0.5	1.0 0.5		1.0 0.5		v
Minimum Output Source Current (Pin 11)		CLK R Tied to Ground	$V^+ = 10V$ $V^+ = 5V$	6.0 1.5	3.0 0.75	3.0 0.75	6.0 1.5	3.0 0.75		mA
Maximum Output Sink Current (Pin 11)		CLK R Tied to V+	$V^+ = 10V$ $V^+ = 5V$	5.0 1.3	2.5 0.65	2.5 0.65	5.0 1.3	2.5 0.65		mA

Note 1: The cutoff frequency of the filter is defined as the frequency where the magnitude response is 3.01 dB less than the DC gain of the filter.

Note 2: For \pm 5V supplies the dynamic range is referenced to 2.82 Vrms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 μ Vrms for the MF6-50 and 250 μ Vrms for the MF6-100. For \pm 2.5V supplies the dynamic range is referenced to 1.06 Vrms (1.5V peak) where the wideband noise over a 20 kHz bandwidth is typically 140 μ Vrms for both the MF6-50 and the MF6-100.

Note 3: The specifications for the MF6 have been given for a clock frequency (f_{CLK}) of 250 kHz and less. Above this clock frequency the cutoff frequency begins to deviate from the specified error band of ±1.0% but the filter still maintains its magnitude characteristics. See Application Hints, Section 1.5.

Note 4: Besides checking the cutoff frequency (f_c) and the stopband attenuation at 2 f_c, two additional frequencies are used to check the magnitude response of the filter. The magnitudes are referenced to a DC gain of 0.0 dB.

Note 5: For simplicity all the logic levels have been referenced to V⁻ = 0V and will scale accordingly for ±5V and ±2.5V supplies (except for the TTL input logic levels).

Note 6: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst-case conditions.

Note 7: The MF6 is operating with symmetrical split supplies and L.Sh is tied to ground.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level.

Note 10: Design limits are guaranteed, but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified conditions.

Note 12: Human body model, 100 pF discharged through a 1.5k Ω resistor.

Note 13: When the input voltage ($V_{|N}$) at any pin exceeds the power supply rails ($V_{|N} < V^-$ or $V_{|N} > V^+$) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 14: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the MF6CN when board mounted is 67°C/W. For the MF6CJ this number decreases to 62°C/W. For MF6CWM, $\theta_{JA} = 78^{\circ}$ C/W.







TL/H/5065-39

Crosstalk Test Circuits

From Filter to Opamps



TL/H/5065-10

From Either Opamp to Filter Output



TL/H/5065-11

Pin Descriptions (Pin Numbers)

FILTER OUT (3)The output of the lowpass filter. It will typically sink 0.9 mA and source 3 mA and swing to within 1V of each supply rail. V_{O2} (2), INV2 (14), NINV2 (1) V_{O2} is the output, INV2 is the inverting input of Op-Amp #2.FILTER IN (8)The input to the lowpass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see section 1.4). For single supply operation the input signal must be biased to mid-supply or AC coupled.V+ (6), V- (10)The positive and negative supply range is 5V to 14V. Decoupling these pins with 0.1 μ F capacitors is highly recommended.VOSADJ (7)This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the AGND potential. (See section 1.3)CLK R (11)A TL logic level clock. Also used for self-clocking Schmitt-trigger oscillator (see section 1.1).AGND (5)The analog ground pin. This pin sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation to to mid-supply or sigle supply operation (see section or to mid-supply or sigle supply operation (see section or to mid-supply or sigle supply operation (see section or to mid-supply or sigle supply operation (see section 1.1). L. Sh (12)L. Sh (12) Level shift pin, select sthe logic threshold levels for the desired obvpassed.	Pin	Description	Pin	Description
It will typically sink 0.9 mA and source 3 mA and swing to within 1V of each supply rail. INV2 (14), NINV2 (1) inverting input, and NINV2 is the non-inverting input of Op-Amp #2. FILTER IN (8) The input to the lowpass filter. To minimize gain errors the source impedance that drives V+(6), V-(10) The positive and negative supply pins. The total power supply range is 5V to 14V. Kisse section 1.4). For single 0.1 µF capacitors is highly recommended. 0.1 µF capacitors is highly recommended. VosADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the AGND potential. (See section 1.3) CLK R (11) A CMOS Schmitt-trigger oscillator (see section 1.1). AGND (5) The analog ground pin. This pin sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.2). When tied to mid-supply L. Sh (12) Level shrift pin, selects the logic threshold levels for the esired clock. When tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.2). When tied to mid-supply L. Sh (12) Level shrift pin, selects the logic threshold levels for the desired clock. When tied to V ~ it	FILTER OUT (3)	The output of the lowpass filter.	V _{O2} (2),	V_{O2} is the output, INV2 is the
source 3 mA and swing to within 1V of each supply rail. NINV2 (1) non-inverting input of Op-Amp #2. FILTER IN (8) The input to the lowpass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see section 1.4). For single V+(6), V-(10) The positive and negative supply pins. The total power supply pins. The total power supply inger at total power supply operation the input signal must be biased to mid-supply or AC coupled. Decoupling these pins with 0.1 µF capacitors is highly recommended. VosADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply operation or to mid-supply operation or to mid-supply operation or to mid-supply operation for to mid-supply operation filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply operation for to mid-supply operation for to mid-supply operation filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply operation for to mid-supply		It will typically sink 0.9 mA and	INV2 (14),	inverting input, and NINV2 is the
FILTER IN (8) 1V of each supply rail. #2. FILTER IN (8) The input to the lowpass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see section 1.4). For single V+(6), V-(10) The positive and negative supply pins. The total power supply rails. VosADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the AGND potential. (See section 1.3) CLK R (11) A CMOS Schmitt-trigger oscillator (see section 1.1). AGND (5) The analog ground pin. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation (set section 1.2). When tied to mid-supply CLK R (11) A TTL logic level clock input when in split supply operation (±2.5V to ±7V) and L. Sh tied to system ground. This pin becomes a low impedance output when L. Sh is tied to V ⁻ . AGND (5) The analog ground pin. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.2.2. When tied to mid-supply L. Sh (12) Level shift pin, selects the logic thrs pin should be well bypassed.		source 3 mA and swing to within	NINV2 (1)	non-inverting input of Op-Amp
FILTER IN (8) The input to the lowpass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see section 1.4). For single supply operation the input signal must be biased to mid-supply or AC coupled. V+ (6), V-(10) The positive and negative supply pins. The total power supply range is 5V to 14V. Decoupling these pins with 0.1 µF capacitors is highly recommended. V _{OS} ADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the AGND potential. (See section 1.3) CLK IN (9) A CMOS Schmitt-trigger be used with an external CMOS be used with an external CMOS be used with an external CMOS AGND (5) The analog ground pin. This pin sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.2.). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic threshold levels for the desired clock, When tied to V - it		1V of each supply rail.		#2.
To minimize gain errors the source impedance that drivessupply pins. The total power supply range is 5V to 14V.this input should be less than 2k (see section 1.4). For single supply operation the input signal must be biased to mid-supply or AC coupled. $0.1 \ \mu F$ capacitors is highly recommended.VOSADJ (7)This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the sets the DC bias level for the int source in potential. (See section sets the DC bias level for the iffer sets the DC bias level for the sets the DC bias level for the sets the DC bias level for the sets the DC bias level for the filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.1).AGND (5)The analog ground pin. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.1).1.2). When tied to mid-supplyL. Sh (12)Level shift pin, selects the logic this pin should be well this pin should be well by assed.L. Sh (12)	FILTER IN (8)	The input to the lowpass filter.	V+(6), V-(10)	The positive and negative
source impedance that drives supply range is 5V to 14V. this input should be less than 2k Decoupling these pins with (see section 1.4). For single 0.1 μF capacitors is highly supply operation the input signal recommended. must be biased to mid-supply or CLK IN (9) A CMOS Schmitt-trigger input to AC coupled. be used with an external CMOS VOSADJ (7) This pin is used to adjust the DC logic level clock. Also used for offset of the filter output; if not self-clocking Schmitt-trigger used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input 1.3) when in split supply operation tied to system ground. This pin filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, sel		To minimize gain errors the		supply pins. The total power
this input should be less than 2k Decoupling these pins with (see section 1.4). For single 0.1 μF capacitors is highly supply operation the input signal recommended. must be biased to mid-supply or CLK IN (9) A CMOS Schmitt-trigger input to VOSADJ (7) This pin is used to adjust the DC logic level clock. Also used for offset of the filter output; if not self-clocking Schmitt-trigger used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input 1.3) when in split supply operation the dot system ground. This pin filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to mid-supply for single clocking Schmitt-trigger supply operation the CLK IN (pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation the CLK IN (pin for a self or to mid-supply operation the CLK IN (pin for a self or to mid-supply operation the CLK IN (pin for a self or to mid-supply for single clocking Schmitt-trigger suppl		source impedance that drives		supply range is 5V to 14V.
(see section 1.4). For single $0.1 \ \mu$ F capacitors is highly recommended.supply operation the input signal must be biased to mid-supply orCLK IN (9)A CMOS Schmitt-trigger input to be used with an external CMOSVOSADJ (7)This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the AGND potential. (See sectionCLK R (11)A TTL logic level clock. Also used for oscillator (see section 1.1).AGND (5)The analog ground pin. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section or to mid-supply for single supply operation (see section t.2). When tied to mid-supplyL. Sh (12)Level shift pin, selects the logic threshold levels for the desired bypassed.		this input should be less than 2k		Decoupling these pins with
supply operation the input signal recommended. must be biased to mid-supply or CLK IN (9) A CMOS Schmitt-trigger input to VOSADJ (7) This pin is used to adjust the DC logic level clock. Also used for offset of the filter output; if not self-clocking Schmitt-trigger used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input 1.3) when in split supply operation (±2.5V to ±7V) and L. Sh tied sets the DC bias level for the to system ground. This pin (±2.5V to ±7V) and L. Sh tied sets the DC bias level for the to system ground. This pin filter section and the non- inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system ground for split supply operation the CLK IN pin for a self clocking Schmitt-trigger or to mid-supply for single clocking Schmitt-trigger supply operation (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired byoassed.		(see section 1.4). For single		0.1 μ F capacitors is highly
must be biased to mid-supply or AC coupled. CLK IN (9) A CMOS Schmitt-trigger input to be used with an external CMOS V _{OS} ADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the the section 1.1). Iogic level clock. Also used for self-clocking Schmitt-trigger oscillator (see section 1.1). AGND potential. (See section 1.3) CLK R (11) A TTL logic level clock input when in split supply operation (±2.5V to ±7V) and L. Sh tied sets the DC bias level for the sets the DC bias level for the inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.1). Also used in conjunction with the CLK IN pin for a self clocking Schmitt-trigger oscillator (see section 1.1). L. Sh (12) Level shift pin, selects the logic this pin should be well bypassed. L. Sh (12)		supply operation the input signal		recommended.
AC coupled. be used with an external CMOS V _{OS} ADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the oscillator (see section 1.1). logic level clock. Also used for oscillator (see section 1.1). AGND potential. (See section 1.3) AGND potential. (See section 1.1). AGND potential. (See section 1.1). AGND (5) The analog ground pin. This pin filter section and the non-inverting input of Op-Amp #1 to system ground. This pin is tied to V ⁻ . and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.1). Also used in conjunction with the CLK IN pin for a self clocking Schmitt-trigger oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin this split supply operation (see section 2.2).		must be biased to mid-supply or	CLK IN (9)	A CMOS Schmitt-trigger input to
V _{OS} ADJ (7) This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input used it must be tied to the oscillator (see section 1.1). AGND (5) Image: ATT logic level clock input when in split supply operation (± 2.5V to ± 7V) and L. Sh tied to sets the DC bias level for the filter section and the non-inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system or to mid-supply for single clocking Schmitt-trigger supply operation (see section 1.1). 1.2). When tied to mid-supply Also used in conjunction with the State be logic this pin should be well broassed.		AC coupled.		be used with an external CMOS
offset of the filter output; if not self-clocking Schmitt-trigger used it must be tied to the oscillator (see section 1.1). AGND potential. (See section CLK R (11) A TTL logic level clock input 1.3) when in split supply operation (±2.5V to ±7V) and L. Sh tied AGND (5) The analog ground pin. This pin (±2.5V to ±7V) and L. Sh tied sets the DC bias level for the to system ground. This pin filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it	V _{OS} ADJ (7)	This pin is used to adjust the DC		logic level clock. Also used for
used it must be tied to the AGND potential. (See section 1.3)oscillator (see section 1.1). A TTL logic level clock input when in split supply operation $(\pm 2.5V to \pm 7V)$ and L. Sh tied to system ground. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section 1.1).AGND (5)Use Cocking Schmitt-trigger supply operation or to mid-supply for single this pin should be well by assed.CLK R (11) the ATTL logic level clock input when in split supply operation becomes a low impedance output when L. Sh is tied to V ⁻ .AGND (5)The analog ground pin. This pin filter section and the non- inverting input of Op-Amp #1 and must be tied to the system or to mid-supply for single supply operation or to mid-supply for single supply operation clocking Schmitt-trigger oscillator (see section 1.1).1.2). When tied to mid-supplyL. Sh (12)Level shift pin, selects the logic threshold levels for the desired by assed.		offset of the filter output; if not		self-clocking Schmitt-trigger
AGND potential. (See section CLK R (11) A TTL logic level clock input when in split supply operation 1.3) The analog ground pin. This pin sets the DC bias level for the (±2.5V to ±7V) and L. Sh tied asets the DC bias level for the to system ground. This pin (±2.5V to ±7V) and L. Sh tied filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it		used it must be tied to the		oscillator (see section 1.1).
1.3) when in split supply operation AGND (5) The analog ground pin. This pin (±2.5V to ±7V) and L. Sh tied sets the DC bias level for the to system ground. This pin filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it		AGND potential. (See section	CLK R (11)	A TTL logic level clock input
AGND (5) The analog ground pin. This pin sets the DC bias level for the (±2.5V to ±7V) and L. Sh tied to system ground. This pin filter section and the non- inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well by oassed. clock. When tied to V ⁻ it		1.3)		when in split supply operation
sets the DC bias level for the to system ground. This pin filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it	AGND (5)	The analog ground pin. This pin		(\pm 2.5V to \pm 7V) and L. Sh tied
filter section and the non- becomes a low impedance inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired byoassed. clock. When tied to V ⁻ it		sets the DC bias level for the		to system ground. This pin
inverting input of Op-Amp #1 output when L. Sh is tied to V ⁻ . and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) this pin should be well threshold levels for the desired byoassed. clock. When tied to V ⁻ it		filter section and the non-		becomes a low impedance
and must be tied to the system Also used in conjunction with ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it		inverting input of Op-Amp #1		output when L. Sh is tied to V^- .
ground for split supply operation the CLK IN pin for a self or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) this pin should be well threshold levels for the desired byoassed. clock. When tied to V ⁻ it		and must be tied to the system		Also used in conjunction with
or to mid-supply for single clocking Schmitt-trigger supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired byoassed. clock. When tied to V ⁻ it		ground for split supply operation		the CLK IN pin for a self
supply operation (see section oscillator (see section 1.1). 1.2). When tied to mid-supply L. Sh (12) this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it		or to mid-supply for single		clocking Schmitt-trigger
1.2). When tied to mid-supply L. Sh (12) Level shift pin, selects the logic this pin should be well threshold levels for the desired bypassed. clock. When tied to V ⁻ it		supply operation (see section		oscillator (see section 1.1).
this pin should be well threshold levels for the desired bypassed.		1.2). When tied to mid-supply	L. Sh (12)	Level shift pin, selects the logic
bypassed. clock. When tied to V ⁻ it		this pin should be well		threshold levels for the desired
		bypassed.		clock. When tied to V- it
V_{O1} (4), V_{O1} is the output and INV1 is enables an internal tri-state	V _{O1} (4),	V _{O1} is the output and INV1 is		enables an internal tri-state
INV1 (13) the inverting input of Op-Amp buffer stage between the	INV1 (13)	the inverting input of Op-Amp		buffer stage between the
#1. The non-inverting input of Schmitt trigger and the internal		#1. The non-inverting input of		Schmitt trigger and the internal
this Op-Amp is internally clock level shift stage thus		this Op-Amp is internally		clock level shift stage thus
connected to the AGND pin. enabling the CLK IN Schmitt-		connected to the AGND pin.		enabling the CLK IN Schmitt-
trigger input and making the				trigger input and making the
CLK H pin a low impedance				OLK H pin a low impedance

Pin Descriptions (Pin Numbers) (Continued) Pin Description

L. Sh (12)

When the voltage level at this input exceeds $[25\%(V^+ - V^-)$ $+ V^-]$ the internal tri-state buffer is disabled allowing the CLK R pin to become the clock input for the internal clock level shift stage. The CLK R threshold level is now 2V above the voltage applied to the L. Sh pin. Driving the CLK R pin with TTL logic levels can be accomplished through the use of split supplies and by tying the L. Sh pin to system ground.

1.0 MF6 Application Hints

The MF6 is comprised of a non-inverting unity gain lowpass sixth order Butterworth switched capacitor filter section and two undedicated CMOS Op-Amps. The switched capacitor topology makes the cutoff frequency (where the gain drops 3.01 dB below the DC gain) a direct ratio (100:1 or 50:1) of the clock frequency supplied to the lowpass filter. Internal integrator time constants set the filter's cutoff frequency. The resistive element of these integrators is actually a capacitor which is "switched" at the clock frequency (for a detailed discussion see Input Impedance Section). Varying the clock frequency changes the value of this resistive element and thus the time constant of the integrators. The clock to cutoff frequency ratio (f_{CLK}/f_c) is set by the ratio of the input and feedback capacitors in the integrators. The higher the clock to cutoff frequency ratio (or the sampling rate) the closer this approximation is to the theoretical Butterworth response. The MF6 is available in f_{CLK}/f_c ratios of 50:1 (MF6-50) or 100:1 (MF6-100).

1.1 CLOCK INPUTS

The MF6 has a Schmitt-trigger inverting buffer which can be used to construct a simple R/C oscillator. The oscillator's frequency is dependent on the buffer's threshold levels as well as on the resistor/capacitor tolerance (see *Figure 1*).



Application Hints (Continued)



Application Hints (Continued)





FIGURE 5. V_{OS} Adjust Schemes

Schmitt-trigger threshold voltage levels can change significantly causing the R/C oscillator's frequency to vary greatly from part to part.

Where accuracy in f_c is required an external clock can be used to drive the CLK R input of the MF6. This input is TTL logic level compatible and also presents a very light load to the external clock source (~2 μ A) with split supplies and L. Sh tied to system ground. The logic level is programmed by the voltage applied to level shift (L. Sh) pin (See the Pin description for L. Sh pin).

1.2 POWER SUPPLY BIASING

The MF6 can be biased from a single supply or dual split supplies. The split supply mode shown in *Figures 2* and 3 is the most flexible and easiest to implement. As discussed earlier split supplies, $\pm 5V$ to $\pm 7V$, will enable the use of TTL or CMOS clock logic levels. *Figure 4* shows two schemes for single supply biasing. In this mode only CMOS clock logic levels can be used.

1.3 OFFSET ADJUST

The VosADJ pin is used in adjusting the output offset level of the filter section. If this pin is not used it must be tied to the analog ground (AGND) level, either mid-supply for single ended supply operation or ground for split supply operation. This pin sets the zero reference for the output of the filter. The implementation of this pin can be seen in *Figure 5*. In 5(a), DC offset is adjusted using a potentiometer; in 5(b), the Op-Amp integrator circuit keeps the average DC output level at AGND. The circuit in 5(b) is therefore appropriate only for AC-coupled signals and signals biased at AGND.

1.4 INPUT IMPEDANCE

The MF6 lowpass filter input (FILTER IN pin) is not a high impedance buffer input. This input is a switched capacitor resistor equivalent, and its effective impedance is inversely proportional to the clock frequency. The equivalent circuit of the input to the filter can be seen in *Figure 6*. The input capacitor charges to the input voltage (V_{in}) during one half of the clock period, during the second half the charge is



TL/H/5065-18





TL/H/5065-19

b) Actual Circuit for MF6 Filter Input

FIGURE 6. MF6 Filter Input

transferred to the feedback capacitor. The total transfer of charge in one clock cycle is therefore $Q = C_{in}V_{in}$, and since current is defined as the flow of charge per unit time the average input current becomes

(where T equals one clock period) or

$$_{\rm in} = \frac{\rm C_{in} \rm V_{in}}{\rm T} = \rm C_{in} \rm V_{in} f_{\rm CLK}$$

The equivalent input resistor (Rin) then can be defined as

$$R_{in} = V_{in}/I_{in} = \frac{1}{C_{in}f_{CLK}}$$

The input capacitor is 2 pF for the MF6-50 and 1 pF for the

Application Hints (Continued)

MF6-100, so for the MF6-100

$$R_{in} = \frac{1 \times 10^{12}}{f_{CLK}} = \frac{1 \times 10^{12}}{f_{c} \times 100} = \frac{1 \times 10^{10}}{f_{c}}$$

and

$$\mathsf{R}_{\mathsf{in}} = \frac{5 \times 10^{11}}{\mathsf{f}_{\mathsf{CLK}}} = \frac{5 \times 10^{11}}{\mathsf{f}_{\mathsf{c}} \times 50} = \frac{1 \times 10^{10}}{\mathsf{f}_{\mathsf{c}}}$$

for the MF6-50. As shown in the above equations for a given cutoff frequency (f_c) the input impedance remains the same for the MF6-50 and the MF6-100. The higher the clock to center frequency ratio, the greater equivalent input resistance for a given clock frequency. As the cutoff frequency increases the equivalent input impedance decreases. This input resistance will form a voltage divider with the source impedance (R_{source}). Since R_{in} is inversely proportional to the cutoff frequency, operation at higher cutoff frequencies will be more likely to load the input signal which would appear as an overall decrease in gain to the output of the filter. Since the filter's ideal gain is unity its overall gain is given by:

$$A_{v} = \frac{R_{in}}{R_{in} + R_{source}}$$

If the MF6-50 or the MF6-100 were set up for a cutoff frequency of 10 kHz the input impedance would be:

$$\mathsf{R}_{\mathsf{in}} = \frac{1 \times 10^{10}}{10 \, \mathsf{kHz}} = 1 \, \mathsf{M}\Omega$$

In this example with a source impedance of 10k the overall gain, if the MF6 had an ideal gain of 1 or 0 dB, would be:











Since the maximum overall gain error for the MF6 is ± 0.3 dB with a $R_s \le 2 k\Omega$ the actual gain error for this case would be +0.21 dB to -0.39 dB.

1.5 CUTOFF FREQUENCY RANGE

The filter's cutoff frequency (f_c) has a lower limit caused by leakage currents through the internal switches discharging the stored charge on the capacitors. At lower clock frequencies these leakage currents can cause millivolts of error, for example:

$$f_{CLK} = 100 \text{ Hz}, l_{leakage} = 1 \text{ pA}, \text{C} = 1 \text{ pF}$$

$$V = \frac{1 \text{ pA}}{1 \text{ pF} (100 \text{ Hz})} = 10 \text{ mV}$$

The propagation delay in the logic and the settling time required to acquire a new voltage level on the capacitors increases as the MF6 power supply voltage decreases. This causes a shift in the $f_{\rm CLK}/f_{\rm c}$ ratio which will become noticeable when the clock frequency exceeds 250 kHz. The amplitude characteristic will stay within tolerance until $f_{\rm CLK}$ exceeds 500 kHz and will peak at about 0.5 dB at the corner frequency with a 1 MHz clock. The response of the MF6 is still a reasonable approximation of the ideal Butterworth lowpass characteristic as can be seen in *Figure 7*.

2.0 Designing with the MF6

Given any lowpass filter specification two equations will come in handy in trying to determine whether the MF6 will do the job. The first equation determines the order of the lowpass filter required:



Designing with the MF6 (Continued)

where n is the order of the filter, A_{min} is the minimum stopband attenuation (in dB) desired at frequency f_s , and A_{max} is the passband ripple or attenuation (in dB) at frequency f_b . If the result of this equation is greater than 6, then more than a single MF6 is required.

The attenuation at any frequency can be found by the following equation:

Attn(f) = 10 log
$$[1 + (10^{0.1 \text{Amax}} - 1) (f/f_b)^{2n}] dB$$
 (2)

where n = 6 (the order of the filter).

2.1 A LOWPASS DESIGN EXAMPLE

r

Suppose the amplitude response specification in *Figure 8* is given. Can the MF6 be used? The order of the Butterworth approximation will have to be determined using eq. 1:

$$A_{min} = 30 \text{ dB}, A_{max} = 1.0 \text{ dB}, f_s = 2 \text{ kHz}, \text{ and } f_b = 1 \text{ kHz}$$

$$n = \frac{\log (10^3 - 1) - \log(10^{0.1} - 1)}{2 \log(2)} = 5.96$$

Since n can only take on integer values, n = 6. Therefore the MF6 can be used. In general, if n is 6 or less a single MF6 stage can be utilized.

Likewise, the attenuation at f_s can be found using equation 2 with the above values and n = 6 giving:

Atten (2 kHz) = 10 log [1 + $(10^{0.1} - 1)$ (2 kHz/1 kHz)¹²] = 30.26 dB

This result also meets the design specification given in Figure ϑ again verifying that a single MF6 section will be adequate.



TL/H/5065-24



Since the MF6's cutoff frequency f_c , which corresponds to a gain attenuation of -3.01 dB, was not specified in this example it needs to be calculated. Solving equation 2 where f = f_c as follows:

$$\begin{split} f_{c} &= f_{b} \left[\frac{(10^{0.1}(3.01 \text{ dB}) - 1)}{(10^{0.1} \text{ Amax} - 1)} \right]^{1/(2n)} \\ &= 1 \text{ kHz} \left[\frac{10^{0.301} - 1}{10^{0.1} - 1} \right]^{1/12} \\ &= 1.119 \text{ kHz} \\ \text{where } f_{c} &= f_{CLK}/50 \text{ or } f_{CLK}/100. \end{split}$$

To implement this example for the MF6-50 the clock frequency will have to be set to $f_{CLK}=50(1.116\ \text{kHz})=55.8\ \text{kHz}$ or for the MF6-100 $f_{CLK}=100(1.116\ \text{kHz})=111.6\ \text{kHz}.$

2.2 CASCADING MF6s

In the case where a steeper stopband attenuation rate is required two MF6's can be cascaded (*Figure 9*) yielding a 12th order slope of 72 dB per octave. Because the MF6 is a Butterworth filter and therefore has no ripple in its passband, when MF6s are cascaded the resulting filter also has no ripple in its passband. Likewise the DC and passband gains will remain at 1V/V. The resulting response is shown in *Figure 10*.

In determining whether the cascaded MF6s will yield a filter that will meet a particular amplitude response specification, as above, equations 3 and 4 can be used, shown below.

$$n = \frac{\log (10^{0.05 \text{ A}_{min}} - 1) - \log (10^{0.05 \text{ A}_{max}} - 1)}{2 \log (f_{s}/f_{b})}$$
(3)

Attn(f) = $10 \log [1 + (10^{0.05 \text{ A}_{\text{max}}} - 1) (f/f_b)^{2n}] dB$ (4)

where n = 6 (the order of each filter).

Equation 3 will determine whether the order of the filter is adequate ($n \le 6$) while equation 4 can determine if the required stopband attenuation is met and what actual cutoff frequency (f_c) is required to obtain the particular frequency response desired. The design procedure would be identical to the one shown in section 2.1.

2.3 IMPLEMENTING A "NOTCH" FILTER WITH THE MF6

A "notch" filter with 60 dB of attenuation can be obtained by using one of the Op-Amps, available in the MF6, and three external resistors. The circuit and amplitude response are shown in *Figure 11*.

The frequency where the "notch" will occur is equal to the frequency at which the output signal of the MF6 will have the same magnitude but be 180 degrees out of phase with its input signal. For a sixth order Butterworth filter 180° phase shift occurs where f = f_n = 0.742 f_c. The attenuation at this frequency is 0.12 dB which must be compensated for by making R₁ = 1.014 × R₂.

Since R₁ does not equal R₂ there will be a gain inequality above and below the notch frequency. At frequencies below the notch frequency (f << f_n), the signal through the filter has a gain of one and is non-inverting. Summing this with the input signal through the Op-Amp yields an overall gain of two or +6 dB. For f >> f_n, the signal at the output of the filter is greatly attenuated thus only the input signal will appear at the output of the Op-Amp. With R₃ = R₁ = 1.014 R₂ the overall gain is 0.986 or -0.12 dB at frequencies above the notch.





1
Designing with the MF6 (Continued) 2.4 CHANGING CLOCK FREQUENCY INSTANTANEOUSLY

The MF6 will respond favorably to a sudden change in clock frequency. Distortion in the output signal occurs at the transition of the clock frequency and lasts approximately three cutoff frequency (f_c) cycles. As shown in *Figure 12*, if the control signal is low the MF6-50 has a 100 kHz clock making $f_c = 2$ kHz; when this signal goes high the clock frequency changes to 50 kHz yielding 1 kHz f_c .

The transient response of the MF6 seen in *Figure 13* is also dependent on the f_c and thus the f_{CLK} applied to the filter. The MF6 responds as a classical sixth order Butterworth lowpass filter.



f_{IN} = 1.5 kHz (scope time base = 2 ms/div) FIGURE 12. MF6-50 Abrupt Clock Frequency Change

2.5 ALIASING CONSIDERATIONS

Aliasing effects have to be taken into consideration when input signal frequencies exceed half the sampling rate. For the MF6 this equals half the clock frequency (f_{CLK}). When





TL/H/5065-31

FIGURE 13. MF6-50 Step Input Response, Vertical = 2V/div., Horizontal = 1 ms/div., f_{CLK} = 100 kHz

the input signal contains a component at a frequency higher than half the clock frequency, as in *Figure 14a*, that component will be "reflected" about $f_{\rm CLK}/2$ into the frequency range *below* $f_{\rm CLK}/2$ as in *Figure 14b*. If this component is within the passband of the filter and of large enough amplitude it can cause problems. Therefore if frequency components in the input signal exceed $f_{\rm CLK}/2$ they must be attenuated before being applied to the MF6 input. The necessary amount of attenuation will vary depending on system requirements. In critical applications the signal components above $f_{\rm CLK}/2$ will have to be attenuated at least to the filter's residual noise level. An example circuit is shown in *Figure 15* using one of the uncommitted Op-Amps available



TL/H/5065-38



Figure 14. The phenomenon of aliasing in sampled-data systems. An input signal whose frequency is greater than onehalf the sampling frequency will cause an output to appear at a frequency lower than one-half the sampling frequency. In the MF6, $f_s = f_{CLK}$.



National Semiconductor

MF8 4th-Order Switched Capacitor Bandpass Filter

General Description

The MF8 consists of two second-order bandpass filter stages and an inverting operational amplifier. The two filter stages are identical and may be used as two tracking second-order bandpass filters, or cascaded to form a single fourth-order bandpass filter. The center frequency is controlled by an external clock for optimal accuracy, and may be set anywhere between 0.1 Hz and 20 kHz. The ratio of clock frequency to center frequency is programmable to 100:1 or 50:1. Two inputs are available for TTL or CMOS clock signals. The TTL input will accept logic levels referenced to either the negative power supply pin or the ground pin, allowing operation on single or split power supplies. The CMOS input is a Schmitt inverter which can be made to self-oscillate using an external resistor and capacitor.

By using the uncommitted amplifier and resistors for negative feedback, any all-pole (Butterworth, Chebyshev, etc.) filter can be formed. This requires only three resistors for a fourth-order bandpass filter. Q of the second-order stages may be programmed to any of 31 different values by the five "Q logic" pins. The available Q values span a range from 0.5 through 90. Overall filter bandwidth is programmed by connecting the appropriate Q logic pins to either V⁺ or V⁻. Filters with order higher than four can be built by cascading MF8s.

Features

- Center frequency set by external clock
- Q set by five-bit digital word
- Uncommitted inverting op amp
- 4th-order all-pole filters using only three external resistors
- Cascadable for higher-order filters
- Bandwidth, response characteristic, and center frequency independently programmable
- Separate TTL and CMOS clock inputs
- 18 pin 0.3" wide package

Key Specifications

- Center frequency range 0.1 Hz to 20 kHz
- Q range 0.5 to 90
- Supply voltage range 9V to 14V (±4.5V to ±7V)
- Center frequency accuracy 1% over full temperature range



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (VS	$s = V^+ - V^-$)	-0.3V	to +15V
Voltage at any Inpu	it (Note 2)	$V^ -0.3V$ to V	+ +0.3V
Input Current at an	y Input Pin (Not	e 2)	$\pm 1 \text{ mA}$
Output Short-Circu	it Current (Note	7)	$\pm 1 \text{ mA}$
Power Dissipation	(Note 3)		500 mW
Storage Temperate	ıre	-65°C to	+150℃
Soldering Informat	ion:		
J Package:	10 sec.		260°C
N Package:	10 sec.		300°C
SO Package:	Vapor Phase (60 sec.)	215°C
0	· · · · · · · · · · · · · · · · · · ·	· ·	00000
	Intrared (15 se	:C.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
MF8CCN	$0 ^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70 ^{\circ}\text{C}$
MF8CCJ	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage ($V_S = V^+ - V^-$)	+9V to +14V
$f_{CLK} imes Q$ Range	
for 10 Hz \leq f _{CLK} \leq 250 kHz	any Q
for 250 kHz $\leq f_{CLK} \leq 1 \text{ MHz}$	$f_{CLK} imes Q \le 5 MHz$

ESD rating is to be determined.

Filter Electrical Characteristics The following specifications apply for $V^+ = +5V$, $V^- = -5V$, $C_{LOAD} = 50 \text{ pF}$ and $R_{LOAD} = 50 \text{ k}\Omega$ on filter output unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$.

				MF8CCN			MF8CCJ		
Symbol	Parameter (Notes 4, 5)	Conditions	Typical (Note 9)	Tested Limit (Note 10)	Design Limit (Note 11)	Typical (Note 9)	Tested Limit (Note 10)	Design Limit (Note 11)	Units
Ho	Gain at f _o	f _{CLK} = 250 kHz	$6.02 \pm .05$	$6.02\ \pm 0.2$		$6.02\ \pm 0.05$	$6.02\ \pm 0.2$		dB
Q	Q	100:1	3.92 ±2%	3.92 ±6%		$3.92~\pm2\%$	$3.92~\pm6\%$		
R	f _{CLK} /f _o		99.2 ±0.3%	99.2 ±1%		99.2 ±0.3%	99.2 ±1%		
Ho	Gain at f _o	f _{CLK} = 250 kHz	$6.02\ \pm 0.2$	6.02 ± 0.5		$6.02\ \pm 0.2$	$6.02\ \pm 0.5$		dB
Q	Q	100:1 ABCDE - 10011	15.5 ±3%	15.5 ±8%		15.5 ±3%	$15.5\ \pm8\%$		
R	f _{CLK} /f _o		99.7 ±0.3%	99.7 ±1%		99.7 ±0.3%	99.7±1%		
Ho	Gain at f _o	f _{CLK} = 250 kHz	$5.85\ \pm 0.4$	5.85 ±1		5.85 ± 0.4	$5.85~\pm1$		dB
Q .	Q	50:1 ABCDE - 00001	$55 \pm 5\%$	55 ±10%		$55 \pm 5\%$	$55 \pm 10\%$		
R	f _{CLK} /f _o		49.9 ±0.2%	49.9 ±1%		49.9 ±0.2%	$49.9\pm1\%$		
Ho	Gain at f _o	$V_{S} = \pm 5V \pm 5\%$ f _{CLK} ≤ 250 kHz	$6.02\ \pm 0.5$		6.02 ± 1.5	6.02 ± 0.5		6.02 ± 1.5	dB
ΔQ/Q _{TH}	Q Deviation from Theoretical (See Table I)		±5%		± 15%	±5%	,	± 15%	
		1 < Q < 57	±2%		±6%	±2%		±6%	
ΔR/R _{TH}	f _{CLK} /f _o Deviation from Theoretical (See Table I)	V _S = ±5V ±5% f _{CLK} ≤ 250 kHz	±0.3%		±1%	±0.3%		± 1%	
Q	Q	f _{CLK} = 250 kHz, 50:1 ABCDE = 00110	10.6 ±2%		10.6 ±6%	10.6 ±2%	10.6 ±8%		
	Dynamic Range (Note 6)	ABCDE = 11100 ABCDE = 10011 ABCDE = 00001	86 80 75			86 80 75			dB dB dB
	Clock Feedthrough	Filter and Op Amp $f_{CLK} \le 250 \text{ kHz}$ $Q \le 1$ $Q > 1$	80 40			80 40			mV mV
IS	Maximum Supply Current	$f_{CLK} = 250 \text{ kHz, no}$ loads on outputs	9	12	12	9	13		mA
V _{OS}	Maximum Filter Output Offset Voltage	f _{CLK} = 250 kHz, Q = 4 50:1 100:1	±40 ±80	±120 ±240		± 40 ± 80	±120 ±240		mV mV
V _{OUT}	Minimum Filter Output Swing	$R_{LOAD} = 5 k\Omega$ (Note 6)	±4.1	±3.8	± 3.8	±4.1	±3.6		v

Op Amp Electrical Characteristics The following specifications apply for $V^+ = +5V$, $V^- = -5V$ and no load on the Op Amp output unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$.

				MF8CCN			MF8CCJ		
Symbol	Parameter	Conditions	Typical (Note 9)	Tested Limit (Note 10)	Design Limit (Note 11)	Typical (Note 9)	Tested Limit (Note 10)	Design Limit (Note 11)	Units
V _{OS}	Maximum Input Offset Voltage		±8	±20		±8	±20		mV
IB · . ·	Maximum Input Bias Current		10			10			pА
VOUT	Minimum Output Voltage Swing	$R_{LOAD} = 5 k\Omega$	±3.8	±3.5	± 3.4	±3.8	± 3.1		v
A _{VOL}	Open Loop Gain		80			80			dB
GBW	Gain Bandwidth Product		1.8			1.8			MHz
SR	Slew Rate		10			10			V/µs

Logic Input and Output Characteristics The following specifications apply for $V^+ = +10V$ and $V^- = 0V$ unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX};** all other limits $T_A = T_J = 25^{\circ}C$.

						MF8CCN	I		MF8CCJ		
Symbol	Parame	ter		Conditions	Typical (Note 9)	Tested Limit (Note 10	Design Limit (Note 11)	Typical (Note 9)	Tested Limit (Note 10)	Design Limit (Note 11)	Units
V _T +	Positive Threshold		Min	$V_{S} = V^{+} - V^{-}$ referred	0.7V _S	0.58V _S		0.7V _S	0.58V _S		v
	Voltage on pin 8	-	Мах	to $V^- = 0V$ (Note 8)	0.7V _S	0.89V _S		0.7V _S	0.89V _S		v
V _T -	Negative Threshol	d	Min	$V_{S} = V^{+} - V^{-}$ referred	0.35V _S	0.11V _S		0.35V _S	0.11V _S		V
	Voltage on pin 8		Мах	to $V^- = 0V$ (Note 8)	0.35V _S	0.47V _S		0.35V _S	0.47V _S		v
V _{OH}	Output Voltage on	Min Hig	jh	$I_{O} = -10 \ \mu A$		9.0	9.0		9.0		v
V _{OL}	pin 9 (Note 12)	Max Lo	w.	$I_{O} = +10 \ \mu A$		1.0	1.0	:	1.0		v
I _{OH}	Output Current on	Min So	urce	Pin 9 tied to V-	6.0	3.0		6.0	3.0		mA
I _{OL}	pin 9	Min Sin	ik	Pin 9 tied to V+	5.0	2.5		5.0	2.5		mA
VIH	Input Voltage on	Min Hig	gh		7.0		9.0	7.0	9.0		V
VIL	pins: 1, 2, 3, 10, 17, & 18 (Note 12)	Max Lo	w		3.0		1.0	3.0	1.0		v
IIN	Input Current on p 3, 7, 8, 10, 17, & 1	ins: 1, 2, 8	1			10	10		10		μΑ
VIH	Input Voltage on	Min Hig	jh	$V^+ = +10V, V^- = 0V$ or		2.0	2.0		2.0		V
VIL	pin 7	Max Lo	w	$V^+ = +5V, V^- = -5V$		0.8	0.8		0.8		V

Note 1: Absolute Maximum Raings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: When the applied voltage at any pin falls outside the power supply voltages ($V_{IN} < V^-$ or $V_{IN} > V^+$), the absolute value of current at that pin should be limited to 1 mA or less.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , Θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the MF8CCN when board mounted is 50°C/W. For the MF8CCJ, this number increases to 65°C/W.

Note 4: The center frequency of each 2nd-order filter section is defined as the frequency where the phase shift through the filter is zero.

Note 5: Q is defined as the measured center frequency divided by the measured bandwidth, where the bandwidth is the difference between the two frequencies where the gain is 3 dB less than the gain measured at the center frequency.

Note 6: Dynamic range is defined as the ratio of the tested minimum output swing of 2.69 Vrms (±3.8V peak-to-peak) to the wideband noise over a 20 kHz bandwidth. For Qs of 1 or less the dynamic range and output swing will degrade because the gain at an internal node is 2/Q. Keeping the input signal level below 1.23xQ Vrms will avoid distortion in this case.

Note 7: If it is possible for a signal output (pin 6, 14, or 15) to be shorted to V⁺, V⁻ or ground, add a series resistor to limit output current. Note 8: If V⁻ is anything other than 0V then the value of V⁻ should be added to the values given in the table. For example for V⁺ = +5V and V⁻ = -5V the typical V_T⁺ = 0.7 (10V) + (-5V) = +2V.

Note 9: Typicals are at 25°C and represent the most likely parametric norm.

Note 10: Tested Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Design Limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 12: These logic levels have been referenced to V⁻. The logic levels will shift accordingly for split supplies.

Pin Descriptions

Q Logic Inputs A, B, C, D, E (3, 2, 1, 18, 17):	These inputs program the Qs of the two 2nd-order bandpass filter stages. Logic "1" is V ⁺ and logic "0" is V ⁻ .
AGND (4):	This is the analog and digital ground pin and should be connected to the system ground for split supply operation or bi- ased to mid-supply for single supply op- eration. For best filter performance, the ground line should be "clean".
V ⁺ (12), V ⁻ (11):	These are the positive and negative power supply inputs. Decoupling the power supply pins with 0.1 μ F or larger capacitors is highly recommended.
F1 IN (16), F2 IN (5):	These are the inputs to the bandpass filter stages. To minimize gain error the source impedance should be less than 2 k Ω . Input signals should be referenced to AGND.
F1 OUT (15), F2 OUT (6):	These are the outputs of the bandpass filter stages.
A IN (13):	This is the inverting input to the uncom- mitted operational amplifier. The non-in- verting input is internally connected to AGND.
A OUT (14):	This is the output of the uncommitted operational amplifier.
50/100 (10):	This pin sets the ratio of the clock frequency to the bandpass center frequency. Connecting this pin to V ⁺ sets the ratio to 100:1. Connecting it to V ⁻ sets the ratio to 50:1.
TTL CLK (7):	This is the TTL-level clock input pin. There are two logic threshold levels, so the MF8 can be operated on either single-ended or split supplies with the logic input referred to either V ^{$-$} or AGND. When this pin is not used (or when CMOS logic levels are used), it should be connected to either V ⁺ or V ⁻ .
CMOS CLK (8):	This pin is the input to a CMOS Schmitt inverter. Clock signals with CMOS logic levels may be applied to this input. If the TTL input is used this pin should be connected to V^- .

RC (9):

This pin allows the MF8 to generate its own clock signal. To do this, connect an external resistor between the RC pin and the CMOS Clock input, and an external capacitor from the CMOS Clock input to AGND. The TTL Clock input should be connected to V^- or V^+ . When the MF8 is driven from an external clock, the RC pin should be left open. E

1.0 Application Information

1.1 INTRODUCTION

A simplified block diagram for the MF8 is shown in *Figure 1*. The analog signal path components are two identical 2ndorder bandpass filters and an operational amplifier. Each filter has a fixed voltage gain of 2. The filters' cutoff frequency is proportional to the clock frequency, which may be applied to the chip from an external source or generated internally with the aid of an external resistor and capacitor. The proportionality constant $f_{\rm CLK}/f_0$ can be set to either 50 or 100 depending on the logic level on pin 10. The "Q" of the two filters can have any of 31 values ranging from 0.5 to 90 and is set by the logic levels on pins 1, 2, 3, 17, and 18. Table I shows the available values of Q and the logic levels required to obtain them. The operational amplifier's non-inverting input is internally grounded, so it may be used only for inverting applications.

The components in the analog signal path can be interconnected in several ways, three of which are illustrated in Figures 2a, 2b and 2c. The two second-order filter sections can be used as separate filters whose center frequencies track very closely as in Figure 2a. Each filter section has a high input impedance and low output impedance. The op amp may be used for gain scaling or other inverting functions. If sharper cutoff slopes are desired, the two filter sections may be cascaded as in Figure 2b. Again, the op amp is uncommitted. The circuit in Figure 2c uses both filter sections with the op amp and three resistors to build a "multiple feedback loop" filter. This configuration offers the greatest flexibility for fourth-order bandpass designs. Virtually any fourth-order all pole response shape (Butterworth, Chebyshev) can be obtained with a wide range of bandwidths, simply by proper choice of resistor values and Q. The three connection schemes in Figure 2 will be discussed in more detail in Sections 1.4 and 1.5.



Typical Performance Characteristics (Continued)



Positive Swing vs Supply Voltage



Supply Current vs Temperature

8













CURRENT AT ±5V (mA)

CURRENT DEVIATION FROM

Ì









Positive Swing vs Temperature (Filter and Op Amp)



Filter Offset Voltage vs Supply Voltage 60

8

OFFSET DEVIATION FROM OFFSET AT ± 5V

FILTER



Filter Offset Voltage vs Temperature-50:1 and 100:1





FIGURE 1. Simplified Block Diagram of the MF8



FIGURE 2a. Separate Second-Order "Tracking" Filters

TL/H/8694-4







FIGURE 2c. Multiple Feedback Loop Connection

1.2 CLOCKS

The MF8 has two clock input pins, one for CMOS logic levels and the other for TTL levels. The TTL (pin 7) input automatically adjusts its switching threshold to enable operation on either single or split power supplies. When this input is used, the CMOS logic input should be connected to pin 11(V⁻). The CMOS Schmitt trigger input at pin 8 accepts CMOS logic levels. When it is used, the TTL input should be connected to either pin 11 (V⁻) or pin 12 (V⁺). The basic clock hookups for single and split supply operation are shown in *Figures 3* and 4.

Clock signals derived from a crystal-controlled oscillator are recommended when maximum center frequency accuracy is desired, but in less critical applications the MF8 can generate its own clock signal as in *Figures 3c* and *4c*. An external resistor and capacitor determine the oscillation frequency. Tolerance of these components and part-to-part variations in Schmitt-trigger logic thresholds limit the accuracy of the RC clock frequency. In the self-clocked mode the TTL Clock input should be connected to either pin 11 or pin 12.



1

1.3 POWER SUPPLIES AND ANALOG GROUND

The MF8 can be operated from single or dual-polarity power supplies. For dual-supply operation, the analog ground (pin 4) should be connected to system ground. When single supplies are used, pin 4 should be biased to $V^+/2$ as in *Figures 3* and 4. The input signal should either be capacitively cou-

pled to the filter input or biased to V⁺/2. It is strongly recommended that each power supply pin be bypassed to ground with at least a 0.1 μ F ceramic capacitor. In single supply applications, with V⁻ connected to ground, V⁺ and AGND should be bypassed to system ground.



FIGURE 4. Single supply operation. The AGND pin must be biased to mid-supply. The input signal should be dc biased to mid-supply or capacitor-coupled to the input pin.

1.4 MULTIPLE FEEDBACK LOOP CONFIGURATION

The multi-loop approach to building bandpass filters is highly flexible and stable, yet uses few external components. *Figure 5* shows the MF8's internal operational amplifier and two second-order filter stages with three external resistors in a fourth-order multiple feedback configuration. Higher-order filters may be built by adding more second-order sections and feedback resistors as in *Figure 6*. The filter's response is determined by the clock frequency, the clock-to-center-frequency ratio, the ratios of the feedback resistor values, and the Qs of the second-order filter sections. The design procedure for multiple feedback filters can be broken down into a few simple steps:

1) Determine the characteristics of the desired filter. This will depend on the requirements of the particular application. For a given application, the required bandpass response can be shown graphically as in *Figure 7*, which shows the limits for the filter response. *Figure 7* also makes use of several parameters that must be known in order to design a filter. These parameters are defined below in terms of *Figure 7*.



FIGURE 7. Graphical representation of the amplitude response specifications for a bandpass filter. The filter's response should fall within the shaded area.

TI /H/8694-13



FIGURE 5. General fourth-order multiple-feedback bandpass filter circuit. MF8 pin numbers are shown.



FIGURE 6. By adding more second-order filter stages and feedback resistors, higher order multiple-feedback filters may be built.

 f_{C1} and $f_{C2}\text{:}$ The filter's lower and upper cutoff frequencies. These define the filter's passband.

 f_{S1} and f_{S2} : The boundaries of the filter's stopband.

BW: The filter's bandwidth. BW = f_{C2} - $f_{C1}.$

SBW: The width of the filter's stopband. SBW = $f_{S2} - f_{S1}$. f₀: The center frequency of the filter. f₀ is equal to the geometric mean of f_{C1} and f_{C2}: f₀ = $\sqrt{f_{C1}f_{C2}}$. f₀ is also equal to the geometric mean of f_{S1} and f_{S2}.

 H_{0BP} : The nominal passband gain of the bandpass filter. This is normally taken to be the gain at $f_{0}.$

 f_0/BW : The ratio of the center frequency to the bandwidth. For second-order filters, this quantity is also known as "Q".

SBW/BW: The ratio of stopband width to bandwidth. This quantity is also called "Omega" and may be represented by the symbol " Ω ".

A_{max}: The maximum allowable gain variation within the filter passband. This will depend on the system requirements, but typically ranges from a fraction of a dB to 3 dB.

A_{min}: The minimum allowable attenuation in the stopband. Again, the required value will depend on system constraints.

2). Choose a Butterworth or Chebyshev response characteristic. Butterworth bandpass filters are monotonic on either side of the center frequency, while Chebyshev filters will have "ripple" in the passband, but generally faster attenuation outside the passband. Chebyshev filters are specified according to the amount of ripple (in dB) within the passband.

3) Determine the filter order necessary to meet the response requirements defined above. This may be done with the aid of the nomographs in *Figures 8* and 9 for Butterworth and Chebyshev filters. To use the nomographs, draw a line through the desired values on the A_{MAX}/A_{MIN} scales to the left side of the graph. Draw a horizontal line to the right of this point and mark its intersection with the vertical line corresponding to the required ratio SBW/BW. The required filter order will be equal to the number of the curve falling on or just above the intersection of the two lines. This is illustrated in *Figure 10* for a Chebyshev filter with 1 dB ripple, 30 dB minimum attenuation in the stopband, and SBW/BW = 3. From the *Figure*, the required filter order is 6.

4) The design tables in section 2.0 can now be used to find the component values that will yield the desired response for filters of order 4 through 12. The "K_n" give the ratios of resistors "R_n" to R_F, and K_Q is Q divided by f₀/BW.

As an example of the Tables' use, consider a fourth-order Chebyshev filter with 0.5 dB ripple and $f_0/BW=6$. Begin by choosing a convenient value for R_F , such as 100 k Ω . From the "0.5 dB Chebyshev" filter table, $K_0=R_0/R_F=1.3405$. This gives $R_0=R_F\times1.345=134.05k$. In a similar manner, R_2 is found to equal 201.61k. Q is found using the column labeled K_0 . This gives $Q=K_Q\times f_0/BW=8.4174$.

Table I shows the available Q values; the nearest value is 8.5, which is programmed by tying pins 1, 2, 3, and 18 to V^+ and pin 17 to V^-.

Note that the resistor values obtained from the tables are normalized for center frequency gain $H_{OBP} = 1$. For different gains, simply divide R_0 by the desired gain.

5) Choose the clock-to-center-frequency ratio. This will nominally be 100:1 when pin 10 is connected to pin $12(V^+)$ and 50:1 when pin 10 is connected to pin $11(V^-)$. 100:1 generally gives a response curve nearer the ideal and fewer (if any) problems with aliasing, while 50:1 allows operation over the highest octave of center frequencies (10 kHz to 20 kHz). Supply the MF8 with a clock signal of the appropriate frequency to either the TTL or CMOS input, depending on the available clock logic levels.

TABLE I. Q and Clock-to-Center-Frequency Ratio Versus Logic Levels on "Q-set" Pins

	50:1 mc	ode	100:1 m	ode
ABCDE	F _{CLK} /F _o	Q	F _{CLK} /F _o	Q
10000	43.7	0.45	94.0	0.47
11000	45.8	0.71	95.8	0.73
01000	46.8	0.96	96.8	0.98
10100	48.4	2.0	98.4	2.0
00100	48.7	2.5	98.7	2.5
01100	48.9	3.0	98.9	3.0
11100	49.2	4.0	99.2	4.0
01010	49.3	5.0	99.3	5.0
10010	49.4	5.7	99.4	5.7
10110	49.4	6.4	99.4	6.4
00010	49.5	.7.6	99.5	7.6
11110	49.6	8.5	99.6	8.5
00110	49.6	10.6	99.6	10.6
11001	49.6	11.7	99.6	11.7
11010	49.7	12.5	99.7	12.5
11101	49.7	13.6	99.7	13.6
01001	49.7	14.7	99.7	14.7
10011	49.7	15.8	99.7	15.8
10101	49.7	16.5	99.7	16.5
01110	49.7	17	99.7	17
10001	49.8	19	99.8	19
10111	49.8	22	99.8	22
11011	49.8	27	99.8	27
11111	49.8	30	99.8	30
00101	49.8	33	99.8	33
01011	49.8	40	99.8	40
00111	49.8	44	99.8	44
00001	49.9	57	99.9	57
01101	49.9	68	99.9	68
00011	49.9	79	99.9	79
01111	49.9	90	99.9	90

Higher-order filters are designed in a similar manner. An eighth-order Chebyshev with 0.1 dB ripple, center frequency equal to 1 kHz, and 100 Hz bandwidth, for example, could be built as in *Figure 11* with the following component values:

 $R_0 = 79.86k$

- $R_F = 100k$
- $R_2 = 57.82k$
- $R_3 = 188.08k$
- $R_4 = 203.42k$

Pins 1, 3, 17 and 18 high, pin 2 low. For 100:1 clock-to-center-frequency ratio, pin 10 is tied to V⁺ and the clock frequency is 100 kHz. For 50:1 clock-to-center-frequency ratio, pin 10 is tied to V⁻ and the clock frequency is 50 kHz.

When building filters of order 4 or higher, best performance will always be realized when the filter blocks are cascaded

in numerical order: Filter 1 (pins 16 and 15) should always precede Filter 2 (pins 5 and 6). If a second MF8 is used, Filter 2 of the first MF8 should precede Filter 1 of the second MF8, and so on.

Dynamic Considerations

Some filter response characteristics will result in high gain at certain internal nodes, particularly at the op amp output. This can cause clipping in intermediate stages even when no clipping is evident at the filter output. The consequences are significant distortion and degradation of the overall transfer function. The likelihood of clipping at the op amp output becomes greater as R_F/R_0 increases. As the design tables show, R_F/R_0 increases with increasing filter order and increasing ripple. It is good practice to keep out-of-band input signal levels small enough that the first stage can't overload.









FIGURE 11. Eighth-Order multiple-feedback bandpass filter using two MF8s. The circuit shown accepts a TTL-level clock signal and has a clock-to-center-frequency ratio of 100:1.

1.5 TRACKING AND CASCADED SECOND-ORDER BANDPASS FILTERS

The individual second-order bandpass stages may be used as "stand-alone" filters without adding external feedback resistors. The clock frequency and Q logic voltages set the center frequency and bandwidth of both second-order bandpass filters, so the two filters will have equivalent responses. Thus, they may be used as separate "tracking" filters for two different signal sources as in *Figure 2a*, or cascaded as in *Figure 2b*. For individual or cascaded second-order bandpass filters, the -3 dB bandwidth and the amplitude response are given by the following two equations:

$$BW(-3) = \frac{f_0}{Q} \sqrt{2^{(1/N)} - 1}$$
(1)

$$H(s) = \begin{bmatrix} 2 \times \frac{\frac{w_0}{Q}s}{s^2 + \frac{w_0}{Q}s + w_0^2} \end{bmatrix}$$
(2)

where

ŀ

BW(-3) = the -3 dB bandwidth of the overall filter



TL/H/8694-20





TL/H/8694-21

MF8

FIGURE 13. Design Nomograph for Cascaded Identical Second-Order Bandpass Filters

Q = the Q of each second order bandpass stage

- f₀ = the center frequency of the filter in Hertz
- $w_0 = 2 \pi f_0 =$ the center frequency of the filter in radians per second

N = the number of cascaded second-order stages = $\frac{1}{2}$

H(s) = the overall filter transfer function

H(s) for a second order bandpass filter is plotted in *Figure 12*. Curves are shown for several different values of Q. Center frequency is normalized to 1 Hz and center-frequency gain is normalized to 0 dB.

To find the necessary order n for cascaded second-order bandpass filters using the nomograph in *Figure 13*, first determine the -3 dB bandwidth BW(-3), stopband width SBW, and minimum stopband attenuation A_{min}. Draw a vertical line up from SBW/BW(-3), and a horizontal line across from A_{min}. The required order is shown on the curve just above the point of intersection of the two lines. Remember that each second-order filter section will have a center frequency gain of 2, so the overall gain of a cascaded filter will be 2^N.

Cascading filters in this way may provide acceptable performance when minimum external parts count is very impor-

tant, but much greater flexibility and better performance will be obtained by using the feedback techniques described in 1.4.

1.6 INPUT IMPEDANCE

The input to each filter block is a switched-capacitor circuit as shown in *Figure 14*. During the first half of a clock cycle, the input capacitor charges to the input voltage V_{in} , and during the second half-cycle, its charge is transferred to a feedback capacitor. The input impedance approximates a resistor of value

$$\mathsf{R}_{\mathsf{in}} \cong \frac{1}{\mathsf{C}_{\mathsf{in}}\mathsf{f}_{\mathsf{CLK}}}.$$

 C_{in} depends on the value of Q selected by the Q logic pins, and varies from about 1 pF to about 5 pF. For a worst-case calculation of R_{in} , assume $C_{in}\,=\,5$ pF. Thus,



TL/H/8694-22

FIGURE 14. Simplified MF8 Input Stage

At the maximum clock frequency of 1 MHz, this gives $R_{in}\cong 200k.$ Note that R_{in} increases as f_{CLK} decreases, so the input impedance should never be less than this number. Source impedance should be low enough that the gain isn't significantly affected.

1.7 OUTPUT DRIVE

The filter outputs can typically drive a 5 k Ω load resistor to over $\pm 4V$ peak-to-peak. Load resistors smaller than 5 k Ω should not be used. The operational amplifier can drive the minimum recommended load resistance of 5 k Ω to at least $\pm 3.5V.$

1.8 SAMPLED-DATA SYSTEM CONSIDERATIONS

Aliasing

The MF8 is a sampled-data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF8's sampling frequency is the same as its clock frequency). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled-data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_{\rm S}/2 + 10$ Hz will cause the system to respond as though the input frequency.

was $f_{\rm s}/2$ - 10 Hz. This phenomenon is known as "aliasing". Aliasing can be reduced or eliminated by limiting the input signal spectrum to less than $f_{\rm s}/2$. This may in some cases require the use of a bandwidth-limiting filter (a simple passive RC network will generally suffice) ahead of the MF8 to attenuate unwanted high-frequency signals. However, since the clock frequency is much greater than the center frequency, this will usually not be necessary.

Output Steps

Another characteristic of sampled-data circuits is that the output voltage changes only once every clock cycle, resulting in a discontinuous output signal (*Figure 15*). The "steps" are smaller when the clock-to-center-frequency ratio is 100:1 than when the ratio is 50:1.

Clock Frequency Limitations

The performance characteristics of a switched-capacitor filter depend on the switching (clock) frequency. At very low clock frequencies (below 10 Hz), the internal capacitors begin to discharge slightly between clock cycles. This is due to very small parasitic leakage currents. At very low clock frequencies, the time between clock cycles is relatively long, allowing the capacitors to discharge enough to affect the filters' output offset voltage and gain. This effect becomes stronger at elevated operating temperatures.

At higher clock frequencies, performance deviations are primarily due to the reduced time available for the internal integrating op amps to settle. For this reason, the clock waveform's duty cycle should be as close as possible to 50%, especially at higher frequencies. Filter Q shows more variation from the nominal values at higher frequencies, as indicated in the typical performance curves. This is the reason for the different maximum limits on Q accuracy at $f_{\rm CLK}=250$ kHz and $f_{\rm CLK}=100$ kHz in the table of performance specifications.

Center Frequency Accuracy

Ideally, the ratio f_{CLK}/f_0 should be precisely 100 or 50, depending on the logic voltage on pin 10. However, as Table I shows, this ratio will change slightly depending on the Q selected. As the table shows, the largest errors occur at the lowest values of Q.



FIGURE 15. Output Waveform of MF8 Showing Sampling Steps

			BUTTERWORT	H RIPPLE 3 di	3		
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	κ _Q
4	2.0000	4.0000					1.4142
6	2.3704	2.6667	9.1429				1.5000
8	2.9142	2.0000	5.8284	14.3145			1.5307
10	3.6340	1.6000	4.4112	6.9094	27.2014		1.5451
*12	4.5635	1,3333	3,5800	4.3198	11.5043	49.0673	1,5529
	1		CHEBYSHEV	RIPPLE 0.01 de	3	-,	
Order	K ₀	K ₂	К3	К4	K ₅	К ₆	κ _Q
4	1.9041	3.6339					0.4489
6	1.8277	1.8450	6.6170				0.9438
8	1.4856	0.9919	3.1209	5.0414			1.4257
*10	1.0171	0.5740	1.7484	1.2943	4.8814		1.8908
			CHEBYSHEV	RIPPLE 0.02 de	3		,
Order	K ₀	K ₂	K ₃	К4	К5	K ₆	KQ
4	1.8644	3 1022					0 5303
4	1 7024	1 6707	6 0770				1 0940
0	1.7024	1.0/0/	0.0772	4.0770			1.0849
8	1.2893	0.8707	2.7001	4.0779	0.7440		1.6106
-10	0.8163	0.4934	1.5155	0.9879	3.7119		2.1179
			CHEBYSHEV	RIPPLE 0.03 de	3		
Order	Ko	K2	К3	К4	К5	К ₆	KQ
4	1.8341	3.3871					0.6016
6	1.6183	1.5713	5.7231				1.1808
8	1.1688	0.7977	2.5491	3.5270			1.7362
*10	0.7034	0.4467	1.3786	0.8252	3.0938		2.2724
			CHEBYSHEV	RIPPLE 0.04 de	3		
Order	Ko	K2	K3	Ka	K5	Ke	Ko
1	1 9095	3 2000	- <u> </u>			- 	0 6500
4	1.0000	3.3009	E LE LE				4.0508
0	1.5535	1.4908	5.4548				1.2560
8 *10	1.0814	0.7454	2.3919	3.14/1	0.0000		1.8348
*10	0.6264	0.4139	1.2818	0.7181	2.6883		2.3940
			CHEBYSHEV	RIPPLE 0.05 di	3		
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	1.7860	3.2268					0.6923
6	1,5002	1 4 2 6 0	5 2373				1 3191
8	1 0129	0 7046	2 2685	2 8609			1 9175
*10	0.5686	0.3888	1.2072	0.6402	2.3938		2.4961
Order	V	V	CHEBYSHEV	RIPPLE 0.06 dl	3		v
oraer	K0	K2	K3	К4	<u>K5</u>	K ₆	KQ
4	1.7657	3.1612					0.7285
6	1.4548	1.3717	5.0536				1.3741
~	0 9566	0.6713	2 1670	2 6336	1	1	1 0807
8	0.0000	0.0710	2.1070	2.0000			1.0007

1-169

MF8

			CHEBYSHEV R	IPPLE .07 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	1.7471	3.1020					0.7609
6	1.4150	1.3249	4.8943				1.4232
8	0.9089	0.6431	2.0808	2.4466			2.0543
*10	0.4856	0.3516	1.0959	0.5316	1.9842		2.6649
			CHEBYSHEV R	IPPLE .08 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	К ₆	κ _Q
4	1.7298	3.0478					0.7905
6	1.3795	1.2837	4.7534				1.4679
8	0.8675	0.6187	2.0060	2.2887			2.1130
			CHEBYSHEV R	IPPLE .09 dB			
Order	κ ₀	К2	К3	К4	К ₅	К ₆	KQ
4	1.7136	2.9978					0.8177
6	1.3475	1.2469	4.6271				1.5090
8	0.8311	0.5973	1.9400	2.1529			2.1671
			CHEBYSHEV R	IPPLE 0.1 dB			
Order	κ _o	K ₂	К3	К4	К 5	К ₆	KQ
4	1.6983	2.9512					0.8430
6	1.3183	1.2137	4.5125				1.5473
8	0.7986	0.5782	1.8809	2.0343			2.2176
			CHEBYSHEV R	IPPLE 0.2 dB			
Order	κ _o	K ₂	K ₃	К4	K ₅	К ₆	KQ
4	1.5757	2.5998					1.0378
6	1.1128	0.9894	3.7271				1.8413
8	0.5891	0.4551	1.4954	1.3309			2.6057
			CHEBYSHEV R	IPPLE 0.3 dB			
Order	K ₀	K ₂	K ₃	К4	К ₅	K ₆	KQ
4	1.4833	2.3575					1.1804
6	0.9835	0.8560	3.2501				2.0568
*8	0.4732	0.3861	1.2760	0.9885			2.8914
		1	CHEBYSHEV R	IPPLE 0.4 dB			
Order	K ₀	K ₂	К3	К4	К ₅	K ₆	κ _Q
4	1.4067	2.1698					1.2988
6	0.8888	0.7618	2.9088				2.2363
*8	0.3956	0.3391	1.1250	0.7792			3.1299
			CHEBYSHEV R	IPPLE 0.5 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	1.3405	2.0161					1.4029
6	0.8143	0.6897	2.6447				2.3944
0			1				

		(CHEBYSHEV R	IPPLE 0.6 dB			
Order	κ _o	K ₂	К3	К4	К ₅	K ₆	KQ
4	1.2816	1.8857					1.4975
6	0.7530	0.6316	2.4305				2.5385
*8	0.2952	0.2762	0.9212	0.5326			3.5329
		(CHEBYSHEV R	IPPLE 0.7 dB			
Order	K ₀	K ₂	К3	К4	K ₅	K ₆	KQ
4	1.2283	1.7727					1.5852
6	0.7012	0.5834	2.2515				2.6724
*8	0.2601	0.2535	0.8471	0.4535			3.7119
		(CHEBYSHEV R	IPPLE 0.8 dB			
Order	K ₀	K ₂	K ₃	К4	К5	K ₆	Kq
4	1.1797	1.6731					1.6678
6	0.6564	0.5424	2.0983				2.7989
*8	0.2314	0.2344	0.7846	0.3913			3.8811
		(CHEBYSHEV R	IPPLE 0.9 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	Kq
4	1.1347	1.5841					1.7464
6	0.6171	0.5068	1.9650				2.9194
*8	0.2073	0.2181	0.7309	0.3413			4.0426
		(CHEBYSHEV R	IPPLE 1.0 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	1.0930	1.5039					1.8219
6	0.5822	0.4756	1.8475				3.0354
*8	0.1869	0.2038	0.6840	0.3002			4.1981
		(CHEBYSHEV R	IPPLE 1.1 dB			
Order	K ₀	K ₂	K ₃	K4	K ₅	K ₆	KQ
4	1.0539	1.4310					1.8949
6	0.5509	0.4479	1.7428				3.1476
*8	0.1693	0.1913	0.6426	0.2660			4.3487
		(CHEBYSHEV R	IPPLE 1.2 dB			
Order	K ₀	K ₂	К3	К4	К ₅	K ₆	KQ
4	1.0173	1.3643					1.9657
6	0.5226	0.4231	1.6487				3.2567
*8	0.1540	0.1801	0.6056	0.2372			4.4952
		(CHEBYSHEV R	IPPLE 1.3 dB			
Order	K ₀	K ₂	K ₃	К4	K5	K ₆	Kq
4	0.9828	1.3029					2.0348
6	0.4969	0.4006	1.5634			1	3 3633
•					1		0.0000

1

		СН	EBYSHEV RIPP	LE 1.4 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	0.9501	1.2461	1 4957				2.1024
	0.4735	0.3003	1.4007				0.4070
		СН	EBYSHEV RIPP	LE 1.5 dB			
Order	κ _o	K ₂	К3	К4	K ₅	K ₆	κ _Q
4 6	0.9192 0.4515	1.1934 0.3616	1.4145				2.1688 3.5705
		СН	EBYSHEV RIPP	LE 1.6 dB			
Order	K ₀	K ₂	K ₃	K4	K ₅	K ₆	Kq
4	0.8897	1.1443					2.2341
6	0.4315	0.3445	1.3490				3.6717
		СН	EBYSHEV RIPP	LE 1.7 dB			
Order	K ₀	K ₂	K ₃	K ₄	K ₅	K ₆	KQ
4	0.8617	1.0983					2.2986
6	0.4128	0.3287	1.2883				3.7717
		СН	EBYSHEV RIPP	LE 1.8 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	0.8350	1.0553					2.3624
6	0.3955	0.3141	1.2321	L			3.8706
	,	СН	EBYSHEV RIPP	LE 1.9 dB			
Order	Ko	K ₂	K ₃	K4	K ₅	K ₆	KQ
4	0.8095	1.0148					2.4255
6	0.3793	0.3005	1.1797			l	3.9687
		СН	IEBYSHEV RIPP	LE 2.0 dB			
Order	K ₀	K ₂	K ₃	К4	К5	K ₆	KQ
4	0.7850	0.9767					2.488
6	0.3641	0.2878	1.1308				4.0660
		CH	IEBYSHEV RIPP	LE 2.1 dB			
Order	κ _o	K ₂	K ₃	К4	K ₅	K ₆	κ _Q
4	0.7616	0.9407					2.550
6	0.3498	0.2759	1.0850			L	4.1628
		CH	IEBYSHEV RIPP	LE 2.2 dB			
Order	K ₀	K ₂	K ₃	К4	К5	K ₆	KQ
	-				· · · · · · · · · · · · · · · · · · ·		

		СН	EBYSHEV RIPP	LE 2.3 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4 6	0.7176 0.3237	0.8744 0.2544	1.0016				2.6737 4.3550
		СН	EBYSHEV RIPP	LE 2.4 dB			
Order	κ _o	K ₂	K ₃	К4	K ₅	K ₆	Ka
4 6	0.6968 0.3118	0.8438 0.2446	0.9635				2.7350 4.4507
		СН	EBYSHEV RIPP	LE 2.5 dB			
Order	Ko	K ₂	K ₃	Ka	K ₅	K ₆	Ko
4	0.6769	0.8148		·	Ŭ		2.7962
6	0.3005	0.2353	0.9275				4.5462
		СН	EBYSHEV RIPP	LE 2.6 dB	· · · <u>· · · · · · · · · · · · · · · · </u>	r	·······
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	0.6577	0.7871	0.0005				2.8573
		СН	FRYSHEV RIPP	F 2.7 dB			
Order	K ₀	K ₂	K ₃	K4	K ₅	K ₆	KQ
4	0.6392	0.7607					2.9183
6	0.2796	0.2182	0.8612				4.7368
		СН	EBYSHEV RIPP	LE 2.8 dB			
Order	K ₀	K ₂	K ₃	К4	K ₅	K ₆	KQ
4	0.6213	0.7356					2.9792
6	0.2699	0.2104	0.8306				4.8322
		СН	EBYSHEV RIPP	LE 2.9 dB			
Order	K ₀	K ₂	K ₃	К4	κ ₅	K ₆	KQ
4	0.6041	0.7116					3.0402
6	0.2607	0.2029	0.8016			L	4.9276
		СН	EBYSHEV RIPP	LE 3.0 dB			
		K٥	K ₃	K4	K ₅	K ₆	KQ
Order	K ₀						
Order 4	К ₀ 0.5875	0.6886					3.1013

1

National Semiconductor

MF10 Universal Monolithic Dual Switched Capacitor Filter

General Description

System Block Diagram

The MF10 consists of 2 independent and extremely easy to use, general purpose CMOS active filter building blocks. Each block, together with an external clock and 3 to 4 resistors, can produce various 2nd order functions. Each building block has 3 output pins. One of the outputs can be configured to perform either an allpass, highpass or a notch function; the remaining 2 output pins perform lowpass and bandpass functions. The center frequency of the lowpass and bandpass 2nd order functions can be either directly dependent on the clock frequency, or they can depend on both clock frequency and external resistor ratios. The center frequency of the notch and allpass functions is directly dependent on the clock frequency, while the highpass center frequency depends on both resistor ratio and clock. Up to 4th order functions can be performed by cascading the two 2nd order building blocks of the MF10; higher than 4th order functions can be obtained by cascading MF10 packages. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed. For pin-compatible device with improved performance refer to LMF100 datasheet.

Features

- Easy to use
- Clock to center frequency ratio accuracy ±0.6%
- Filter cutoff frequency stability directly dependent on external clock quality
- Low sensitivity to external component variation
- Separate highpass (or notch or allpass), bandpass, lowpass outputs
- f_O × Q range up to 200 kHz
- Operation up to 30 kHz
- 20-pin 0.3" wide Dual-In-Line package
- 20-pin Surface Mount (SO) wide-body package



Connection Diagram



See NS Package Number M20B Order Number MF10ACN or MF10CCN

See NS Package Number N20A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V $^+$ – V $^-$)	14V
Voltage at Any Pin	V+ + 0.3V
	$V^{-} - 0.3V$
Input Current at Any Pin (Note 2)	5 mA
Package Input Current (Note 2)	20 mA
Power Dissipation (Note 3)	500 mW
Storage Temperature	150°C
ESD Susceptability (Note 11)	2000V

Soldering Information	
N Package: 10 sec.	260°C
J Package: 10 sec.	300°C
SO Package: Vapor Phase (60 Sec.)	215°C
Infrared (15 Sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
MF10ACN, MF10CCN	$0^{\circ}C \le T_{A} \le 70^{\circ}C$
MF10CCWM	$0^{\circ}C \le T_{A} \le 70^{\circ}C$
MF10CCJ	$-40^{\circ}C \le T_{A} \le 85^{\circ}C$
MF10AJ	$-55^{\circ}C \le T_{A} \le 125^{\circ}C$

Electrical Characteristics $V^+ = +5.00V$ and $V^- = -5.00V$ unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = T_J = 25^{\circ}C$.

					MF10ACN, MF10CCN, MF10CCWM			MF10CCJ, MF10AJ			
Symbol	Parameter		Conditions		Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
$V^{+} - V^{-}$	Supply Voltage	Min					8			8	V
		Max					14			14	V
Is	Maximum Supply Current		Clock Applied to No Input Signal	Pins 10 & 11	8	12	12	8	12		mA
fo	Center Frequency	Min	${\sf f}_{\sf O} imes {\sf Q}$ < 200 kl	Hz	0.1		0.2	0.1		0.2	Hz
	Range	Max			30		20	30		20	kHz
fCLK	Clock Frequency	Min			5.0		10	5.0		10	Hz
	Range	Max	-		1.5		1.0	1.5		1.0	MHz
f _{CLK} /fo	50:1 Clock to	MF10A	Q = 10	$V_{pin12} = 5V$	±0.2	±0.6	±0.6	±0.2	± 1.0		%
	Center Frequency Ratio Deviation	MF10C	Mode 1	f _{CLK} = 250 kHz	±0.2	±1.5	± 1.5	±0.2	± 1.5		%
f _{CLK} /f _O	100:1 Clock to	MF10A	Q = 10	$V_{pin12} = 0V$	±0.2	±0.6	±0.6	±0.2	± 1.0		%
	Center Frequency Ratio Deviation	MF10C	Mode 1	$f_{CLK} = 500 \text{ kHz}$	±0.2	±1.5	± 1.5	±0.2	± 1.5		%
	Clock Feedthrough	1	Q = 10 Mode 1	Q = 10 Mode 1				10			mV
	Q Error (MAX) (Note 4)		Q = 10 Mode 1	V _{pin12} = 5V f _{CLK} = 250 kHz	±2	±6	±6	±2	±6		%
				V _{pin12} = 0V f _{CLK} = 500 kHz	±2	±6	±6	±2	±6		%
HOLP	DC Lowpass Gain		Mode 1 R1 = R	2 = 10k	0	±0.2	± 0.2	0	±0.2		dB
V _{OS1}	DC Offset Voltage	(Note 5)			±5.0	±15	± 15	±5.0	± 15		mV
V _{OS2}	DC Offset Voltage (Note 5)	Min	$V_{pin12} = +5V$	$S_{A/B} = V^+$	-150	- 185	- 185	-150	- 185		mV
		$Max (f_{CLK}/f_O = 50)$			-85	-85		-85			
		Min Max	$V_{pin12} = +5V$ (f _{CLK} /f _O = 50)	$S_{A/B} = V^{-}$	-70			-70			mV
V _{OS3}	DC Offset Voltage	Min	$V_{pin12} = +5V$	All Modes	-70	-100	- 100	-70	-100		
	(Note 5)	Max	$(f_{\rm CLK}/f_{\rm O}=50)$			-20	-20		-20		
V _{OS2}	DC Offset Voltage (Note 5)		V _{pin12} = 0V (f _{CLK} /f _O = 100)	$S_{A/B} = V^+$	-300			-300			mV
	(Note 5)		V _{pin12} = 0V (f _{CLK} /f _O = 100)	$S_{A/B} = V^{-}$	-140			-140			mV
V _{OS3}	DC Offset Voltage (Note 5)		V _{pin12} = 0V (f _{CLK} /f _O = 100)	All Modes	- 140			-140			mV

F10

Electrical Characteristics	(Continued) $V^+ = +5.00V$ and V^-	= -5.00V unless otherwise specified
Boldface limits apply for TMIN to TMAX:	all other limits $T_{\Delta} = T_{I} = 25^{\circ}C$.	

5

				-						
	Parameter		Conditions	MF10	ACN, MF MF10CCV	10CCN, VM	MF10CCJ, MF10AJ			
Symbol				Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
VOUT	Minimum Output	BP, LP Pins	$R_L = 5k$	±4.25	±3.8	± 3.8	±4.25	± 3.8		V
	Voltage Swing	N/AP/HP Pin	R _L = 3.5k	±4.25	±3.8	± 3.8	±4.25	± 3.6		V
GBW	Op Amp Gain BW Prod	uct		2.5			2.5			MHz
SR	Op Amp Slew Rate			7			7			V/µs
	Dynamic Range (Note 6)		$V_{pin12} = +5V$ (f _{CLK} /f _O = 50)	83			83			dB
			$V_{pin12} = 0V$ (f _{CLK} /f _O = 100)	80			80			dB
I _{SC} M	Maximum Output Short	Source		20			20			mA
Circuit Current (Note 7)		Sink		3.0			3.0			mA

Logic Input Characteristics Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$

Parameter			MF10	ACN, MF1 MF10CCW	OCCN, M	MF1			
		Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
CMOS Clock Input Voltage	Min Logical "1"	$V^{+} = +5V, V^{-} = -5V,$ $V_{LSh} = 0V$ $V^{+} = +10V, V^{-} = 0V,$ $V_{LSh} = +5V$		+3.0	+ 3.0		+ 3.0		v
	Max Logical "0"			-3.0	- 3.0		- 3.0		v
	Min Logical "1"			+ 8.0	+ 8.0		+ 8.0		V
	Max Logical "0"			+ 2.0	+ 2.0		+ 2.0		v
TTL Clock Input Voltage	Min Logical "1"	$V^+ = +5V, V^- = -5V,$ $V_{LSh} = 0V$ $V^+ = +10V, V^- = 0V,$ V_{LSh}		+ 2.0	+ 2.0		+ 2.0		V
	Max Logical "0"			+0.8	+ 0.8		+ 0.8		v
	Min Logical "1"			+ 2.0	+ 2.0		+ 2.0		V
	Max Logical "0"			+ 0.8	+ 0.8		+ 0.8		v

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the MF10ACN/CCN when board mounted is 55°C/W. For the MF10AJ/CCJ, this number is 66°C/W.

Note 4: The accuracy of the Q value is a function of the center frequency (f_O). This is illustrated in the curves under the heading "Typical Performance Characteristics".

Note 5: V_{OS1}, V_{OS2}, and V_{OS3} refer to the internal offsets as discussed in the Applications Information Section 3.4.

Note 6: For ±5V supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 µV rms for the MF10 with a 50:1 CLK ratio and 280 µV rms for the MF10 with a 100:1 CLK ratio.

Note 7: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



1-177

Typical Performance Characteristics (Continued)



MF10



V + = +5V= 25°C

1.0

clk – deviation (%) 0.0

-0.5

-1.0 0.1



TL/H/10399-3

Pin Descriptions

LP(1,20), BP(2,19), The second order lowpass, bandpass N/AP/HP(3,18) and notch/allpass/highpass outputs. These outputs can typically sink 1.5 mA and source 3 mA. Each output typically swings to within 1V of each supply.

INV(4,17) The inverting input of the summing opamp of each filter. These are high impedance inputs, but the non-inverting input is internally tied to AGND, making INV_A and INV_B behave like summing junctions (low impedance, current inputs).

S1(5,16) S1 is a signal input pin used in the allpass filter configurations (see modes 4 and 5). The pin should be driven with a source impedance of less than 1 kn. If S1 is not driven with a signal it should be tied to AGND (mid-supply).

S_{A/B}(6)

10

NOMINAL Q

100

 $V_{A}^{+}(7), V_{D}^{+}(8)$

- This pin activates a switch that connects one of the inputs of each filter's second summer to either AGND (SA/B tied to V-) or to the lowpass (LP) output (SA/B tied to V+). This offers the flexibility needed for configuring the filter in its various modes of operation.
- Analog positive supply and digital positive supply. These pins are internally connected through the IC substrate and therefore V_A^+ and V_D^+ should be derived from the same power supply source. They have been brought out separately so they can be bypassed by separate capacitors, if desired. They can be externally tied together and bypassed by a single capacitor.
- $V_A^{-}(14)$, $V_D^{-}(13)$ Analog and digital negative supplies. The same comments as for V_A^+ and V_D⁺ apply here.

Pin Descriptions (Continued)

LSh(9) Level shift pin; it accommodates various clock levels with dual or single supply operation. With dual ±5V supplies, the MF10 can be driven with CMOS clock levels $(\pm 5V)$ and the LSh pin should be tied to the system ground. If the same supplies as above are used but only TTL clock levels, derived from 0V to +5V supply, are available, the LSh pin should be tied to the system around. For single supply operation (0V and +10V) the V_A^- , V_D^- pins should be connected to the system ground, the AGND pin should be biased at +5V and the LSh pin should also be tied to the system ground for TTL clock levels. LSh should be biased at +5V for CMOS clock levels in 10V single-supply applications.

CLKA(10), CLKB(11)

Clock inputs for each switched capacitor filter building block. They should both be of the same level (TTL or CMOS). The level shift (LSh) pin description discusses how to accommodate their levels. The duty cycle of the clock should be close to 50% especially when clock frequencies above 200 kHz are used. This allows the maximum time for the internal op-amps to settle, which yields optimum filter operation.

50/100/CL(12) By tying this pin high a 50:1 clock-to-filter-center-frequency ratio is obtained. Tying this pin at mid-supplies (i.e, analog ground with dual supplies) allows the filter to operate at a 100:1 clock-to-center-frequency ratio. When the pin is tied low (i.e., negative supply with dual supplies), a simple current limiting circuit is triggered to limit the overall supply current down to about 2.5 mA. The filtering action is then aborted.

AGND(15) This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of midsupply biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must be provided.

1.0 Definition of Terms

 \mathbf{f}_{CLK} the frequency of the external clock signal applied to pin 10 or 11.

fo: center frequency of the second order function complex pole pair. f_O is measured at the bandpass outputs of the MF10, and is the frequency of maximum bandpass gain. *(Figure 1)*

 $\mathbf{f}_{\text{notch}}$ the frequency of minimum (ideally zero) gain at the notch outputs.

 f_{z} : the center frequency of the second order complex zero pair, if any. If f_z is different from f_O and if Q_Z is high, it can be observed as the frequency of a notch at the allpass output. (*Figure 10*)

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass outputs of the MF10 and is equal to f_O divided by the -3 dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 $\mathbf{Q_Z}$ the quality factor of the second order complex zero pair, if any. \mathbf{Q}_Z is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_O}{Q_Z} + \omega_O^2\right)}{s^2 + \frac{s\omega_O}{Q} + \omega_O^2}$$

where $Q_Z = Q$ for an all-pass response.

HOBP: the gain (in V/V) of the bandpass output at $f = f_0$. **HOLP:** the gain (in V/V) of the lowpass output as $f \rightarrow 0$ Hz (*Figure 2*).

H_{OHP}: the gain (in V/V) of the highpass output as f \rightarrow f_{CLK}/2 (*Figure 3*).

H_{ON}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz and as $f \rightarrow f_{CLK}/2$, when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 11* and θ), the two quantities below are used in place of H_{ON}.

H_{ON1}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz. **H**_{ON2}: the gain (in V/V) of the notch output as $f \rightarrow f_{CLK}/2$.





2.0 Modes of Operation

The MF10 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF10 closely approximates continuous filters, the following discussion is based on the well know frequency domain. Each MF10 can produce a full 2nd order function. See Table I for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs: $f_{notch} = f_0$ (See *Figure 7*)

fo = center frequency of the complex pole pair

$$= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

 f_{notch} = center frequency of the imaginary zero pair = f_{O} .

 $\begin{aligned} H_{OLP} &= \text{Lowpass gain (as } f \rightarrow 0) = -\frac{R2}{R1} \\ H_{OBP} &= \text{Bandpass gain (at } f = f_O) = -\frac{R3}{R1} \\ H_{ON} &= \text{Notch output gain as } \left\{ f \rightarrow 0 \atop f \rightarrow f_{CLK}/2 \right\} = \frac{-R2}{R_2} \end{aligned}$

 $Q = \frac{f_0}{BW} = \frac{R3}{R2}$

= quality factor of the complex pole pair

BW = the -3 dB bandwidth of the bandpass output. Circuit dynamics:

$$\begin{split} \mathsf{H}_{\mathsf{OLP}} &= \frac{\mathsf{H}_{\mathsf{OBP}}}{\mathsf{Q}} \text{ or } \mathsf{H}_{\mathsf{OBP}} = \mathsf{H}_{\mathsf{OLP}} \times \mathsf{Q} \\ &= \mathsf{H}_{\mathsf{ON}} \times \mathsf{Q}. \\ \mathsf{H}_{\mathsf{OLP}(\mathsf{peak})} &\cong \mathsf{Q} \times \mathsf{H}_{\mathsf{OLP}} \text{ (for high Q's)} \end{split}$$

MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$\begin{split} f_{O} &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50} \\ Q &= \frac{R_3}{R_2} \\ H_{OLP} &= -1; \ H_{OLP(peak)} \cong Q \times H_{OLP} \text{ (for high Q's)} \\ H_{OBP_1} &= -\frac{R_3}{R_2} \\ H_{OBP_2} &= 1 \text{ (Non-Inverting)} \end{split}$$

Circuit Dynamics: HOBP1 = Q

Note: V_{IN} should be driven from a low impedance (<1 k Ω) source.





FIGURE 8. MODE 1a

TL/H/10399-17

TL/H/10399-16

2.0 Modes of Operation (Continued)

MODE 2: Notch 2, Bandpass, Lowpass: $f_{notch} < f_{O}$ (See Figure 9)

$$\begin{split} f_{O} &= \text{center frequency} \\ &= \frac{f_{CLK}}{100} \sqrt{\frac{H^2}{R4} + 1} \text{ or } \frac{f_{CLK}}{50} \sqrt{\frac{H^2}{R4} + 1} \\ f_{notch} &= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50} \\ Q &= \text{quality factor of the complex pole pair} \\ &= \frac{\sqrt{H^2/R4 + 1}}{H^2/R3} \\ H_{OLP} &= \text{Lowpass output gain (as f \rightarrow 0)} \\ &= -\frac{R^2/R1}{R^2/R4 + 1} \\ H_{OBP} &= \text{Bandpass output gain (at f = f_O)} = -R3/R1 \\ H_{ON1} &= \text{Notch output gain (as f \rightarrow 0)} \\ &= -\frac{R^2/R1}{R^2/R4 + 1} \end{split}$$

 $H_{ON_2} = Notch output gain \left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -R2/R1$ Filter dynamics: $H_{OBP} = Q \sqrt{H_{OLP} H_{ON_2}} = \sqrt{H_{ON1} H_{ON_2}}$ MODE 3: Highpass, Bandpass, Lowpass Outputs (See *Figure 10*)

$$f_{0} = \frac{f_{CLK}}{100} \times \sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{\frac{R2}{R4}}$$

Q = quality factor of the complex pole pair = $\sqrt{\frac{R2}{R4}} \times \frac{R3}{R2}$

 $H_{OHP} = Highpass Gain \left(as f \rightarrow \frac{f_{CLK}}{2}\right) = -\frac{R2}{R1}$ $H_{OBP} = Lowpass Gain \left(at f = f_{O}\right) = -\frac{R3}{R1}$ $H_{OLP} = Lowpass Gain \left(as f \rightarrow 0\right) = -\frac{R4}{R1}$ Circuit dynamics: $\frac{R2}{R4} = \frac{H_{OHP}}{H_{OLP}}$; $H_{OBP} = \sqrt{H_{OHP} \times H_{OLP}} \times Q$ $H_{OLP}(peak) \cong Q \times H_{OLP} (for high Q's)$

 $H_{OHP(peak)} \cong Q \times H_{OHP}$ (for high Q's)



FIGURE 9. MODE 2



TL/H/10399-19

TL/H/10399-18





MODE 5: Numerator Complex Zeros, BP, LP MODE 6a: Single Pole, HP, LP Filter (See Figure 14) (See Figure 13) = cutoff frequency of LP or HP output fc $= \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{50}$ $= \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{100} \text{ or } \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{50}$ fo $=\sqrt{1-\frac{R^2}{R^4}} \times \frac{f_{CLK}}{100}$ or $\sqrt{1-\frac{R^2}{R^4}} \times \frac{f_{CLK}}{50}$ $H_{OLP} = -\frac{R3}{R1}$ fz $=\sqrt{1 + R2/R4} \times \frac{R3}{R2}$ $H_{OHP} = -\frac{R2}{R1}$ Q $Q_Z = \sqrt{1 - R1/R4} \times \frac{R3}{R1}$ MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See Figure 15) $H_{0_{71}}$ = gain at C.Z. output (as f \rightarrow 0 Hz) = cutoff frequency of LP outputs fc ⁻R2(R4 - R1) $\cong \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{100} \text{ or } \frac{\text{R2}}{\text{R3}} \frac{\text{f}_{\text{CLK}}}{50}$ R1(R2 + R4) $H_{0_{Z2}} = \text{gain at C.Z. output} \left(\text{as f} \rightarrow \frac{f_{CLK}}{2} \right) = \frac{-R2}{R1}$ $H_{OLP1} = 1$ (non-inverting) $H_{OBP} = -\left(\frac{R2}{R1} + 1\right) \times \frac{R3}{R2}$ $H_{OLP2} = -\frac{R3}{R2}$ $H_{OLP} = -\left(\frac{R2 + R1}{R2 + R4}\right) \times \frac{R4}{R1}$ ₩ 84 CZ. I Pa 1(20) 3/18 2(19) ٩ 1 TL/H/10399-22 FIGURE 13, MODE 5 1(20 TL/H/10399-23 FIGURE 14. MODE 6a LPA (N.INV.) VIN LPA (INV) 3(18) 5(16 2(19) 1(20) TL/H/10399-24 FIGURE 15, MODE 6b

2.0 Modes of Operation (Continued)
2.0 Modes of Operation (Continued)

TABLE I. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	BP	LP	HP	N	AP	Number of Resistors	Adjustable f _{CLK} /f _O	Notes
1	*	*		*		3	No	
1a	(2) H _{OBP1} = -Q H _{OBP2} = +1	H _{OLP} + 1				2	No	May need input buffer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above f _{CLK} /50 or f _{CLK} /100)	
3	*	*	*			4	Yes	Universal State-Variable Filter. Best general-purpose mode.
За	*	*	*	*		7	Yes	As above, but also includes resistor-tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*			*	4		Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3		Single pole.
6b		(2) $H_{OLP1} = +1$ $H_{OLP2} = \frac{-R3}{R2}$				2		Single Pole.

3.0 Applications Information

The MF10 is a general-purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input (f_{CLK}). By connecting pin 12 to the appropriate DC voltage, the filter center frequency f_O can be made equal to either $f_{CLK}/100$ or $f_{CLK}/50$. f_O can be very accurately set (within $\pm 6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the f_{CLK}/f_O ratio can be altered by external resistors as in *Figures 9*, *10*, *11*, *13*, *14* and *15*. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using either section of the MF10. These are illustrated in *Figures 1* through *5* along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF10 sections can be cascaded.

3.1 DESIGN EXAMPLE

In order to design a second-order filter section using the MF10, we must define the necessary values of three parameters: f_0 , the filter section's center frequency; H_0 , the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at DC, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an MF10. Many filter design texts include tables that list the characteristics (f_0 and Q) of each of the second-order filter sections needed to synthesize a given higher-order

filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

$f_{0A} = 529 \text{ Hz}$	$Q_A = 0.785$
$f_{0B} = 993 \text{ Hz}$	$Q_{B} = 3.559$
E	at DC we also and

For unity gain at DC, we also specify:

$$H_{0A} = -$$

 $H_{0B} = 1$

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary

to adjust $\frac{f_{CLK}}{f_0}$ externally. From Table I, we see that Mode 3

can be used to produce a low-pass filter with resistor-adjustable center frequency.

In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance: $R_{1A} = 20k$. The absolute value of the passband gain H_{OLPA} is made equal

MF10

3.0 Applications Information (Continued)

to 1 by choosing R_{4A} such that: $R_{4A} = -H_{OLPA} R_{1A} = R_{1A} = 20k$. If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find R_{2A} by:

$$R_{2A} = R_{4A} \frac{f_{0A}^2}{(f_{CLK}/100)^2} = 2 \times 10^4 \times \frac{(529)^2}{(1000)^2} = 5.6k \text{ and}$$

$$R_{3A} = Q_A \sqrt{R_{2A}R_{4A}} = 0.785 \sqrt{5.6 \times 10^3 \times 2 \times 10^4} = 8.3k$$

The resistors for the second section are found in a similar fashion:

$$R_{1B} = 20k$$

$$R_{4B} = R_{1B} = 20k$$

$$R_{2B} = R_{4B} \frac{f_{0B}^2}{(f_{CLK}/100)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k$$

 $\begin{array}{l} \mathsf{R}_{3B}=\mathsf{Q}_B\,\sqrt{\mathsf{R}_{2B}\mathsf{R}_{AB}}=3.559\sqrt{1.97\times10^4\times2\times10^4}=70.6k\\ \text{The complete circuit is shown in Figure 16 for split $\pm5V$ power supplies. Supply bypass capacitors are highly recommended. \end{array}$



TL/H/10399-25

TL/H/10399-26

FIGURE 16. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. \pm 5V Power Supply. 0V–5V TTL or -5V \pm 5V CMOS Logic Levels.



FIGURE 17. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. Single + 10V Power Supply. 0V-5V TTL Logic Levels. Input Signals Should be Referred to Half-Supply or Applied through a Coupling Capacitor. **MF10**

3.0 Applications Information (Continued)



3.2 SINGLE SUPPLY OPERATION

MF10

The MF10 can also operate with a single-ended power supply. Figure 17 shows the example filter with a single-ended power supply. V_A^+ and V_D^+ are again connected to the positive power supply (8V to 14V), and V_A^- and V_D^- are connected to ground. The AGND pin must be tied to V+/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 18a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 18b and 18c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF10, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF10 are able to swing to within about 1V of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF10 is operating on \pm 5V, for example, the outputs will clip at about 8 V_{p-p}. The maximum input voltage multiplied by the filter gain should therefore be less than 8 V_{p-p}.

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (*Figure 6*). As an example, a lowpass filter with a Q of

10 will have a 20 dB peak in its amplitude response at f_O. If the nominal gain of the filter H_{OLP} is equal to 1, the gain at f_O will be 10. The maximum input signal at f_O must therefore be less than 800 mV_{p-p} when the circuit is operated on ±5V supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (*Figure 7*). The notch output will be very small at f_0 , so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f_0 and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying *Figures 7* through *15* are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

3.4 OFFSET VOLTAGE

The MF10's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. *Figure 19* shows an equivalent circuit of the MF10 from which the output DC offsets can be calculated. Typical values for these offsets with S_{A/B} tied to V⁺ are:

$V_{os1} = opamp offset = \pm 5 mV$	
V _{os2} = -150 mV @ 50:1	-300 mV @ 100:1
V ₀₅₃ = -70 mV @ 50:1	-140 mV @ 100:1

When $S_{A/B}$ is tied to V⁻, V_{os2} will approximately halve. The DC offset at the BP output is equal to the input offset of the lowpass integrator (V_{os3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.



Í,

3.0 Applications Information (Continued)

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower AC signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if R2 and R4 are used to make f_{CLK}/f_O significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and $f_{CLK}/f_{O} = 250$ with pin 12 tied to ground (100:1 nominal). R4/R2 will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 20. This allows adjustment of VOS1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (VOS(BP) in modes 1a and 3, for example).

3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The MF10 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF10's sampling frequency is the same as its clock frequency.) If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is f₈/2 + 100 Hz will cause the system to respond as though the input frequency.

was $f_s/2 - 100$ Hz. This phenomenon is known as "aliasing", and can be reduced or eliminated by limiting the input signal spectrum to less than $f_s/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF10 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate (*Figure 21*). If necessary, these can be "smoothed" with a simple R-C low-pass filter at the MF10 output.

The ratio of f_{CLK} to f_C (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in Section 3.4.

The accuracy of the f_{CLK}/f_O ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f_O will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and f_O should be limited to 300 kHz when $f_O<5$ kHz, and to 200 kHz for $f_O>5$ kHz.



FIGURE 21. The Sampled-Data Output Waveform

TL/H/10399-32



Section 2 Analog Switches/ Multiplexers



Section 2 Contents

Analog Switches/Multiplexers Definition of Terms	2-3
Analog Switches/Multiplexers Selection Guide	2-4
AH0014/AH0014C DPDT, AH0015/AH0015C Quad SPST, AH0019/AH0019C Dual	
DPST-TTL/DTL Compatible MOS Analog Switches	2-5
AH5009/AH5010/AH5011/AH5012 Monolithic Analog Current Switch	2-9
AH5020C Monolithic Analog Current Switch	2-20
CD4016BM/CD4016BC Quad Bilateral Switch	2-28
CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer	2-29
CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer	2-29
CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer	2-29
CD4066BM/CD4066BC Quad Bilateral Switch	2-30
CD4529BC Dual 4-Channel or 8-Channel Analog Data Selector	2-31
LF11331/LF13331/LF11332/LF13332/LF11333/LF13333, LF11201/LF13201/LF11202/	
LF13202 Quad SPST JFET Analog Switches	2-32
LF13508 8-Channel Analog Multiplexer	2-43
LF13509 4-Channel Analog Multiplexer	2-43
MM54HC4016/MM74HC4016 Quad Analog Switch	2-57
MM54HC4051/MM74HC4051 8-Channel Analog Multiplexer	2-58
MM54HC4052/MM74HC4052 Dual 4-Channel Analog Multiplexer	2-58
MM54HC4053/MM74HC4053 Triple 2-Channel Analog Multiplexer	2-58
MM54HC4066/MM74HC4066 Quad Analog Switch	2-59
MM54HC4316/MM74HC4316 Quad Analog Switch with Level Translator	2-60

Analog Switch Definition of Terms

 $\mathbf{R}_{\textbf{ON}}.$ Resistance between the output and the input of an addressed channel.

Is: Current at any switch input. This is leakage current when the switch is ON.

Ip: Current at any switch input going into the switch. This is leakage current when the switch is OFF.

 $\mathbf{C}_{\mathbf{S}}$: Capacitance between any open terminal "S" and ground.

 $\mathbf{C}_{\mathbf{D}}\text{:}$ Capacitance between any open terminal "D" and ground.

 $I_D - I_S$: Leakage current that flows from the closed switch into the body. This leakage is the difference between the current I_D going into the switch and the current I_S going out of the switch.

 $\mathbf{t}_{\mathbf{RAN}}$: Delay time when switching from one address state to another.

 t_{ON} : Delay time between the 50% points of an enable input and the switch ON condition.

 t_{OFF} : Delay time between the 50% points of the enable input and the switch OFF condition.

Analog Switch/Multiplexer Selection Guide

Part Number	Function	Logic Input	V _S (Typ)	T _{ON} /T _{OFF} ns (Typ)	R _{ON} Ω
AH0014	DPDT	TTL, DTL	+10/-22	350/600	75
AH0015	QUAD SPST	TTL, DTL	+10/-22	100/600	75
AH0019	DUAL DPST	TTL, DTL	+10/-22	100/600	75
AH5011	QUAD SPST	TTL, CMOS		150/300	100
AH5012		TTL, CMOS	_	150/300	150
CD4016	1	CMOS	±7.5	20/40	850
CD4066		CMOS	±7.5	25/50	280
LF11201/LF13201		TTL	±15	90/500	200
LF11202/LF13202		TTL	±15	90/500	200
LF11331/LF13331		TTL	±15	90/500	200
LF11332/LF13332		TTL	±15	90/500	200
LF11333/LF13333		TTL	±15	90/500	200
MM74HC4016		CMOS	±12	5/8	40
AH5020	DUAL SPDT	TTL, CMOS	_	150/300	150
CD4053	TRIPLE SPDT	CMOS	±7.5	160/75	300
MM74HC4053		CMOS	±6.0	15/16	40
AH5009	4-CHANNEL	TTL, CMOS	_	150/300	100
AH5010		TTL, CMOS	_	150/300	150
CD4052	4-CHANNEL	CMOS	±7.5	160/75	300
CD4529B	DIFFERENTIAL	CMOS	±7.5	50	350
LF13509		TTL, CMOS	± 18	1600/200	350
MM74HC4052		CMOS	±6.0	15/16	40
CD4051	8-CHANNEL	CMOS	±7.5	160/75	300
CD4529B		CMOS	±7.5	50	350
LF13508		TTL, CMOS	±18	1600/200	350
MM74HC4051		CMOS	±6.0	15/16	40

AH0014/AH0014C* DPDT, AH0015/AH0015C Quad SPST, AH0019/AH0019C* Dual DPST-TTL/DTL Compatible MOS Analog Switches

General Description

This series of TTL/DTL compatible MOS analog switches feature high speed with internal level shifting and driving. The package contains two monolithic integrated circuit chips: the MOS analog chip is similar to the MM450 type which consists of four MOS analog switch transistors; the second chip is a bipolar I.C. gate and level shifter. The series is available in hermetic dual-in-line package.

These switches are particularly suited for use in both military and industrial applications such as commutators in data acquisition systems, multiplexers, A/D and D/A converters, long time constant integrators, sample and hold circuits, modulators/demodulators, and other analog signal switching applications.

Block and Connection Diagrams

The AH0014, AH0015 and AH0019 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The AH0014C, AH0015C and AH0019C are specified for operation over the -25° C to $+85^{\circ}$ C temperature range.

Features

Large analog voltage switching ±10V
 Fast switching speed 500 ns
 Operation over wide range of power supplies
 Low ON resistance 200Ω
 High OFF resistance 10¹¹Ω
 Analog signals in excess of 25 MHz
 Fully compatible with DTL or TTL logic
 Includes gating and level shifting



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{CC} Supply Voltage		7.0V
V ⁻ Supply Voltage	·	-30V
V+ Supply Voltage		+ 30V

	,
V+/V- Voltage Differential	40V
Logic Input Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range AH0014, AH0015, AH0019 AH0014C, AH0015C, AH0019C	−55°C to +125°C −25°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

Electrical Characteristics (Notes 1 and 2)

Parameter	Conditions	Min	Тур	Max	Units
Logical "1" Input Voltage	$V_{CC} = 4.5V$	2.0			v
Logical "0" Input Voltage	$V_{CC} = 4.5V$			0.8	V
Logical "1" Input Current	$V_{CC} = 5.5 V, V_{IN} = 2.4 V$		4	5	μΑ
Logical "1" Input Current	$V_{CC} = 5.5 V, V_{IN} = 5.5 V$			1	μΑ
Logical "0" Input Current	$V_{CC} = 5.5 V, V_{IN} = 0.4 V$		0.2	0.4	mA
Power Supply Current Logical "1" Input—Each Gate (Note 3)	$V_{CC} = 5.5V, V_{IN} = 4.5V$		0.85	1.6	mA
Power Supply Current Logical "0" Input—Each Gate (Note 3) AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	$V_{CC} = 5.5V, V_{IN} = 0V$		1.5 0.22 0.22	3.0 0.41 0.41	mA mA mA
Analog Switch ON Resistance—Each Gate	V_{IN} (Analog) = +10V V_{IN} (Analog) = -10V		75 150	200 600	Ω Ω
Analog Switch OFF Resistance			1011		Ω
Analog Switch Input Leakage Current— Each Input (Note 4) AH0014, AH0015, AH0019 AH0014C, AH0015C, AH0019C	$V_{IN} = -10V$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$		25 25 0.1	200 200 10	pA nA nA
Analog Switch Output Leakage Current—Each Output (Note 4) AH0014, AH0015, AH0019 AH0014C, AH0015C, AH0019C	$V_{OUT} = -10V$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		40 40 0.05 4	400 400 10 50	pA nA nA nA
Analog Input (Drain) Capacitance	1 MHz @ Zero Bias		8	10	рF
Output Source Capacitance	1 MHz @ Zero Bias		11	13	рF
Analog Turn-OFF Time—t _{OFF}	See Test Circuit; T _A = 25°C		600	750	ns
Analog Turn-ON Time—t _{ON} AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	See Test Circuit; T _A = 25°C		350 100 100	425 150 150	ns ns ns

Note 1: Min/max limits apply across the guaranteed temperature range of -55° C to $+125^{\circ}$ C for AH0014, AH0015, AH0019 and -25° C to $+85^{\circ}$ C for AH0014C, AH0019C, V⁻ = -20V. V⁺ = +10V and an analog test current of 1 mA unless otherwise specified.

Note 2: All typical values are measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0V$. $V^+ = +10V$, $V^- = -22V$.

Note 3: Current measured is drawn from V_{CC} supply.

Note 4: All analog switch pins except measurement pin are tied to V+.



AH0014/AH0014C/AH0015/AH0015C/AH0019/AH0019C



National Semiconductor AH5009/AH5010/AH5011/AH5012 Monolithic Analog Current Switches

General Description

A versatile family of monolithic JFET analog switches economically fulfills a wide variety of multiplexing and analog switching applications.

Even numbered switches may be driven directly from standard 5V logic, whereas the odd numbered switches are intended for applications utilizing 10V or 15V logic. The monolithic construction guarantees tight resistance match and track.

For voltage switching applications see LF13331, LF13332, and LF13333 Analog Switch Family, or the CMOS Analog Switch Family.

Applications

- A/D and D/A converters
- Micropower converters
- Industrial controllers
- Position controllers
- Data acquisition

- Active filters
- Signal multiplexers/demultiplexers
- Multiple channel AGC
- Quad compressors/expanders
- Choppers/demodulators
- Programmable gain amplifiers
- High impedance voltage buffer
- Sample and hold

Features

- Interfaces with standard TTL and CMOS
- "ON" resistance match2ΩLow "ON" resistance100ΩVery low leakage50 pA
- Large analog signal range
 ± 10V peak

 High switching speed
 150 ns

 Excellent isolation between channels
 80 dB

Connection and Schematic Diagrams (All switches shown are for logical "1" input) Dual-In-Line Package Dual-In-Line Package



AH5009C and AH5010C MUX Switches

(4-Channel Version Shown)

Order Number AH5009CM.

AH5009CN, AH5010CM or AH5010CN See NS Package Number M14A or N14A

LOGIC DRIVE	4 CHANNEL MUX	4 SPST SWITCHES
5V LOGIC	AH5010C	AH5012C
15V LOGIC	AH5009C	AH5011C



AH5011C and AH5012C SPST Switches (Quad Version Shown) Order Number AH5011CM, AH5011CN, AH5012CM or AH5012CN See NS Package Number M16A or N16A



Note: All diode cathodes are internally connected to the substrate.

COMMON DRAINS

10 0

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage		SO Package Vapor
AH5009/AH5010/AH5011/AH5012	30V	lr
Positive Analog Signal Voltage	30V	Power Dissipation
Negative Analog Signal Voltage	-15V	Operating Temperatur
Diode Current	10 mA	Storage Temperature

Drain Current	30 mA
Soldering Information:	
N Package 10 sec	300°C
SO Package Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
Power Dissipation	500 mW
Operating Temperature Range	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C

Electrical Characteristics AH5010 and AH5012 (Notes 2 and 3)

Symbol	Parameter	Conditions	Тур	Max	Units
IGSX	Input Current "OFF"	$4.5V \le V_{GD} \le 11V, V_{SD} = 0.7V$ T _A =85°C	0.01	0.2 10	nA nA
I _{D(OFF)}	Leakage Current "OFF"	V _{SD} =0.7V, V _{GS} =3.8V T _A =85°C	0.02	0.2 10	nA nA
I _{G(ON)}	Leakage Current "ON"	$V_{GD}=0V, I_S=1 mA$ $T_A=85^{\circ}C$	0.08	1 200	nA nA
^I G(ON)	Leakage Current "ON"	$V_{GD}=0V, I_S=2 mA$ $T_A=85^{\circ}C$	0.13	5 10	nA μA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = -2 \text{ mA}$ T _A =85°C	0.1	10 20	nA μA
rds(ON)	Drain-Source Resistance	$V_{GS} = 0.35V, I_S = 2 \text{ mA}$ $T_A = +85^{\circ}C$	90	150 240	Ω Ω
VDIODE	Forward Diode Drop	I _D =0.5 mA		0.8	V
rDS(ON)	Match	$V_{GS}=0V, I_{D}=1 \text{ mA}$	4	20	Ω
T _{ON}	Turn "ON" Time	See AC Test Circuit	150	500	ns
TOFF	Turn "OFF" Time	See AC Test Circuit	300	500	ns
CT	Cross Talk	See AC Test Circuit	120		dB

Electrical Characteristics AH5009 and AH5011 (Notes 2 and 3)

Symbol	Parameter	Conditions	Тур	Max	Units
I _{GSX}	Input Current "OFF"	$11V \le V_{GD} \le 15V, V_{SD} = 0.7V$ T _A =85°C	0.01	0.2 10	nA nA
ID(OFF)	Leakage Current "OFF"	V _{SD} =0.7V, V _{GS} =10.3V T _A =85°C	0.01	0.2 10	nA nA
IG(ON)	Leakage Current "ON"	V _{GD} =0V, I _S = 1 mA T _A =85°C	0.04	0.5 100	nA nA
I _{G(ON)}	Leakage Current "ON"	V _{GD} =0V, I _S =2 mA T _A =85°C		2 1	nA μA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = -2 \text{ mA}$ $T_A = 85^{\circ}C$		5 2	nA μA
^r DS(ON)	Drain-Source Resistance	$V_{GS} = 1.5V, I_S = 2 mA$ $T_A = 85^{\circ}C$	60	100 160	Ω Ω
VDIODE	Forward Diode Drop	I _D =0.5 mA		0.8	V
rDS(ON)	Match	$V_{GS}=0V, I_{D}=1 mA$	2	10	Ω
TON	Turn "ON" Time	See AC Test Circuit	150	50	ns
TOFF	Turn "OFF" Time	See AC Test Circuit	300	500	ns
СТ	Cross Talk	See AC Test Circuit. f = 100 Hz.	120		dB

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: Test conditions 25°C unless otherwise noted.

Note 3: "OFF" and "ON" notation refers to the conduction state of the FET switch.

Note 4: Thermal Resistance:

θ**ja** N14A, N16A 92°C/W M14A, M16A 115°C/W

AH5009/AH5010/AH5011/AH5012



2

Typical Performance Characteristics



0

1.0

2.0

GATE-SOURCE VOLTAGE (V)

3.0



Normalized Drain Resistance vs Bias Voltage



TL/H/5659-3

Applications Information

Theory of Operation

The AH series of analog switches are primarily intended for operation in current mode switch applications; i.e., the drains of the FET switch are held at or near ground by operating into the summing junction of an operational amplifier. Limiting the drain voltage to under a few hundred millivolts eliminates the need for a special gate driver, allowing the switches to be driven directly by standard TTL (AH5010), 5V-10V CMOS (AH5010), open collector 15V TTL/CMOS (AH5009).

Two basic switch configurations are available: 4 independent switches (SPST) and 4 pole switches used for multiplexing (4 PST-MUX). The MUX versions such as the AH5009 offer common drains and include a series FET operated at V_{GS} = 0V. The additional FET is placed in the feedback path in order to compensate for the "ON" resistance of the switch FET as shown in *Figure 1*.

The closed-loop gain of Figure 1 is:

 $A_{VCL} = \frac{R2 + r_{DS(ON)Q2}}{R1 + r_{DS(ON)Q1}}$

For R1 = R2, gain accuracy is determined by the $r_{DS(ON)}$ match between Q1 and Q2. Typical match between Q1 and Q2 is 4 ohms resulting in a gain accuracy of 0.05% (for R1 = R2 = 10 k Ω).

Noise Immunity

The switches with the source diodes grounded exhibit improved noise immunity for positive analog signals in the "OFF" state. With V_{IN} =15V and the V_A =10V, the source of Q1 is clamped to about 0.7V by the diode (V_{GS} =14.3V) ensuring that ac signals imposed on the 10V input will not gate the FET "ON."

Selection of Gain Setting Resistors

Since the AH series of analog switches are operated in current mode, it is generally advisable to make the signal current as large as possible. However, current through the FET switch tends to forward bias the source to gate junction and the signal shunting diode resulting in leakage through these junctions. As shown in *Figure 2*, $I_{G(ON)}$ represents a finite error in the current reaching the summing junction of the op amp.

Secondly, the $r_{DS(ON)}$ of the FET begins to "round" as I_S approaches I_{DSS}. A practical rule of thumb is to maintain I_S at less than $\frac{1}{10}$ of I_{DSS}.

Combining the criteria from the above discussion yields:

$$R1_{min} \ge \frac{V_{A(MAX)} A_D}{I_{G(ON)}}$$
(2a)

or:

$$\geq \frac{V_{A(MAX)}}{I_{DSS}/10}$$
 (2b)

whichever is larger.



Applications Information (Continued)

Where:	V _{A(MAX)}	Peak amplitude of the analog input signal
	AD	= Desired accuracy
	G(ON)	=Leakage at a given I _S
	DSS	= Saturation current of the FET switch

≃20 mA

In a typical application, V_A might = ±10V, A_D =0.1%, 0°C \leq T_A \leq 85°C. The criterion of equation (2b) predicts:

$$R1_{(MIN)} \ge \frac{(10V)}{\left(\frac{20 \text{ mA}}{10}\right)} = 5 \text{ k}\Omega$$

For R1 = 5k, I_S \approx 10V/5k or 2 mA. The electrical characteristics guarantee an I_{G(ON)} \leq 1µA at 85°C for the AH5010. Per the criterion of equation (2a):

R1_(MIN)
$$\geq \frac{(10V)(10^{-3})}{1 \times 10^{-6}} \geq 10 \text{ k}\Omega$$

Since equation (2a) predicts a higher value, the 10k resistor should be used.

The "OFF" condition of the FET also affects gain accuracy. As shown in *Figure 3*, the leakage across Q2, $I_{D(OFF)}$ represents a finite error in the current arriving at the summing junction of the op amp.

Accordingly:

Ν

$$R1_{(MAX)} \leq \frac{V_{A(MIN)} A_D}{m_{MAX}}$$

Where: V_{A(MIN)} = Minimum value of the analog input signal

- A_D = Desired accuracy
 - = Number of channels
- I_{D(OFF)} = "OFF" leakage of a given FET switch

As an example, if N= 10, $A_D=$ 0.1%, and $I_{D(OFF)}$ ${\leq}10$ nA at 85°C for the AH5009. R1(MAX) is:

$$R1_{(MAX)} \le \frac{(1V)(10^{-3})}{(10)(10 \times 10^{-9})} = 10k$$

Selection of R2, of course, depends on the gain desired and for unity gain R1 = R2.

Lastly, the foregoing discussion has ignored resistor tolerances, input bias current and offset voltage of the op amp all of which should be considered in setting the overall gain accuracy of the circuit.

TTL Compatibility

The AH series can be driven with two different logic voltage swings: the even numbered part types are specified to be driven from standard 5V TTL logic and the odd numbered types from 15V open collector TTL.



AH5009/AH5010/AH5011/AH5012

Applications Information (Continued)

Standard TTL gates pull-up to about 3.5V (no load). In order to ensure turn-off of the even numbered switches such as AH5010, a pull-up resistor, R_{EXT}, of at least 10 k Ω should be placed between the 5V V_{CC} and the gate output as shown in *Figure 4*.

Likewise, the open-collector, high voltage TTL outputs should use a pull-up resistor as shown in *Figure 5*. In

both cases, $t_{(OFF)}$ is improved for lower values of R_{EXT} at the expense of power dissipation in the low state.

Definition of Terms

The terms referred to in the electrical characteristics tables are as defined in *Figure 6*.



Applications Information (Continued)



FIGURE 6. Definition of Terms

Typical Applications





2





AH5020C Monolithic Analog Current Switch

General Description

This versatile dual monolithic JFET analog switch economically fulfills a wide variety of multiplexing and analog switching applications.

These switches may be driven directly from standard 5V logic.

The monolithic construction guarantees tight resistance match and track.

Features

- Interfaces with standard TTL
- "ON" resistance match
- Low "ON" resistance
- Very low leakage
- Large analog signal range
- High switching speed
- Excellent isolation between channels

Applications

- A/D and D/A converters
- Micropower converters
- Industrial controllers
- Position controllers
- Data acquisition
 Active filters
- Signal multiplexers/demultiplexers
- Multiple channel AGC
- Quad compressors/expanders
- Choppers/demodulators
- Programmable gain amplifiers
- High impedance voltage buffer

TL/H/5166-1

Sample and hold

For voltage switching applications see LF13201, LF13202, LF13331, LF13332, and LF13333 Analog Switch Family, or the CMOS Analog Switch Family.

Connection and Schematic Diagrams (All switches shown are for logical "1")

2Ω

 150Ω

50 pA

150 ns

80 dB

at 1 kHz

±10V peak



Top View





Note: All diode cathodes are internally connected to the substrate.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Input Voltage 30V Positive Analog Signal Voltage 30V

Positive Analog Signal Voltage	30V
Negative Analog Signal Voltage	—15V
Diode Current	10 mA

Drain Current	30 mA
Power Dissipation	500 mW
Operating Temp. Range	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	300°C

Electrical Characteristics (Notes 2 and 3)

Symbols	Parameter	Conditions	Тур	Max	Units	
I _{GSX}	Input Current "OFF"	$\begin{split} V_{GD} &= 4.5 V, V_{SD} = 0.7 V \\ V_{GD} &= 11 V, V_{SD} = 0.7 V \\ T_A &= 85^\circ C, V_{GD} = 11 V, V_{SD} = 0.7 V \end{split}$	0.01 0.01	0.1 0.2 10	nA nA nA	
I _{D(OFF)}	Leakage Current "OFF"	$V_{SD} = 0.7V, V_{GS} = 3.8V$ T _A = 85°C	0.01	0.2 10	nA nA	
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = 1 \text{ mA}$ $T_A = 85^{\circ}C$	0.08	1 200	nA nA	
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = 2 \text{ mA}$ $T_A = 85^{\circ}C$	0.13	5 10	nA μA	
IG(ON)	Leakage Current "ON"	$V_{GD} = 0V$, $I_S = -2 \text{ mA}$ $T_A = 85^{\circ}\text{C}$	0.1	10 20	nA μA	
rds(ON)	Drain-Source Resistance	$V_{GS} = 0.5V, I_S = 2 \text{ mA}$ $T_A = +85^{\circ}\text{C}$	90	150 240	Ω Ω	
V _{DIODE}	Forward Diode Drop	$I_D = 0.5 \text{ mA}$		0.8	v	
rDS(ON)	Match	$V_{GS} = 0, I_D = 1 \text{ mA}$	2	20	Ω	
T _{ON}	Turn "ON" Time	See ac Test Circuit	150	500	ns	
T _{OFF}	Turn "OFF" Time	See ac Test Circuit	300	500	ns	
CT	Cross Talk	See ac Test Circuit	120		dB	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: Test conditions 25°C unless otherwise noted.

Note 3: "OFF" and "ON" notation refers to the conduction state of the FET switch.

Note 4: Thermal Resistance:

 θ_{JA} (Junction to Ambient)N/A θ_{JC} (Junction to Case)N/A

Test Circuits

AH5020C



TL/H/5166-3

Vout

Switching Time Waveforms



TL/H/5166-5



Applications Information

THEORY OF OPERATION

The AH5020 analog switches are primarily intended for operation in current mode switch applications; i.e., the drains of the FET switch are held at or near ground by operating into the summing junction of an operational amplifier. Limiting the drain voltage to under a few hundred millivolts eliminates the need for a special gate driver, allowing the switches to be driven directly by standard TTL.

If only one of the two switches in each package is used to apply an input signal to the input of an op amp, the other switch FET can be placed in the feedback path in order to compensate for the "ON" resistance of the switch FET as shown in *Figure 1*.

The closed-loop gain of Figure 1 is:

$$A_{VCL} = -\frac{R2 + r_{DS(ON)Q2}}{R1 + r_{DS(ON)Q1}}$$

For R1 = R2, gain accuracy is determined by the $r_{DS(ON)}$ match between Q1 and Q2. Typical match between Q1 and Q2 is 2Ω resulting in a gain accuracy of 0.02% (for R1 = R2 = 10 k Ω).

NOISE IMMUNITY

The switches with the source diodes grounded exhibit improved noise immunity for positive analog signals in the "OFF" state. With $V_{IN} = 15V$ and the $V_A = 10V$, the source of Q1 is clamped to about 0.7V by the diode ($V_{GS} = 14.3V$) ensuring that ac signals imposed on the 10V input will not gate the FET "ON".

SELECTION OF GAIN SETTING RESISTORS

Since the AH5020 analog switches are operated in current mode, it is generally advisable to make the signal current as large as possible. However, current through the FET switch tends to forward bias the source to gate junction and the signal shunting diode resulting in leakage through these junctions. As shown in *Figure 2*, $I_{G(ON)}$ represents a finite error in the current reaching the summing junction of the op amp.

Secondly, the $r_{DS(ON)}$ of the FET begins to "round" as I_S approaches $I_{DSS}.$ A practical rule of thumb is to maintain I_S at less than $1\!\!\!/_{10}$ of $I_{DSS}.$

Combining the criteria from the above discussion yields:

$$R1_{(MIN)} \ge \frac{V_{A(MAX)}A_D}{I_{G(ON)}}$$
(2a)

or:

whichever is larger.



Applications Information (Continued)

Where $V_{A(MAX)}$ = Peak amplitude of the analog input signal

- A_D = Desired accuracy $I_{G(ON)}$ = Leakage at a given Is
- IDSS = Saturation current of the FET switch = 20 mA
- In a typical application, V_A might = \pm 10V, A_D =0.1%, 0°C \leq T_A \leq 85°C. The criterion of equation (2b) predicts:

$$R1_{(MIN)} \ge \frac{10V}{\frac{20 \text{ mA}}{10}} = 5 \text{ k}\Omega$$

For R1 = 5k, $I_S \approx 10V/5k$ or 2 mA. The electrical characteristics guarantee an $I_{G(ON)} \leq 1\mu A$ at 85°C for the AH5020. Per the criterion of equation (2a):

$$R1_{(MIN)} \ge \frac{(10V)(10^{-3})}{1 \times 10^{-6}} \ge 10 \text{ k}\Omega$$

Since equation (2a) predicts a higher value, the 10k resistor should be used.

The "OFF" condition of the FET also affects gain accuracy. As shown in *Figure 3*, the leakage across Q2, $I_{D(OFF)}$ represents a finite error in the current arriving at the summing junction of the op amp.

Accordingly:

$$R1_{(MAX)} \leq \frac{V_{A(MIN)}A_{D}}{(N)}$$

(MPCV (N) $I_{D(OFF)}$ Where $V_{A(MIN)}$ = Minimum value for the analog input signal

A_D = Desired accuracy

- N = Number of channels
- ID(OFF) = "OFF" leakage of a given FET switch

As an example, if N=10, A_D=0.1%, and I_D(OFF) \leq 10 nA at 85°C for the AH5020. R1(MAX) is:

Selection of R2, of course, depends on the gain desired and for unity gain R1 = R2.

Lastly, the foregoing discussion has ignored resistor tolerances, input bias current and offset voltage of the op amp — all of which should be considered in setting the overall gain accuracy of the circuit.



FIGURE 3. Off Leakage Current, ID(OFF)

TL/H/5166-16

Applications Information (Continued)

TTL COMPATIBILITY

Standard TTL gates pull-up to about 3.5V (no load). In order to ensure turn-off of the AH5020, a pull-up resistor, R_{EXT} of at least 10 k Ω should be placed between the 5V V_{cc} and the gate output as shown in *Figure 4*.

DEFINITION OF TERMS

The terms referred to in the electrical characteristics tables are as defined in *Figure 5*.

TL/H/5166-17

TL/H/5166-18



FIGURE 4. Interfacing with +5V TTL



FIGURE 5. Definition of Terms



2

CD4016BM/CD4016BC Quad Bilateral Switch

General Description

The CD4016BM/CD4016BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4066BM/ CD4066BC.

Features

- Wide supply voltage range 3V to 15V
- Wide range of digital and analog switching ±7.5 V_{PEAK}
- "ON" resistance for 15V operation
 400Ω (typ.)
- Matched "ON" resistance over 15V signal input ΔR_{ON}=10Ω (typ.)
- High degree of linearity 0.4% distortion (typ.)

@ $f_{IS} = 1 \text{ kHz}, V_{IS} = 5 V_{p-p},$

- $V_{DD} V_{SS} = 10V, R_L = 10 k\Omega$
- Extremely low "OFF" switch leakage 0.1 nA (typ.) @ V_{DD} - V_{SS} = 10V

 $T_A = 25^{\circ}C$

- Extremely high control input impedance $10^{12}\Omega$ (typ.)
- Low crosstalk between switches -50 dB (typ.)
 - @ $f_{1S} = 0.9$ MHz, $R_1 = 1 k\Omega$
- Frequency response, switch "ON" 40 MHz (typ.)

Applications

- Analog signal switching/multiplexing
- Signal gating
- Squelch control
- Chopper
- Modulator/Demodulator
 Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain



CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer

General Description

These analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to $15V_{p-p}$ can be achieved by digital signal amplitudes of 3-15V. For example, if $V_{DD}=5V$, $V_{SS}=0V$ and $V_{EE}=-5V$, analog signals from -5V to +5V can be controlled by digital inputs of 0-5V. The multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD}-V_{SS}$ and $V_{DD}-V_{EE}$ supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BM/CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.

CD4052BM/CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053BM/CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and

an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.

Features

- Wide range of digital and analog signal levels: digital 3-15V, analog to 15V_{n-n}
- Low "ON" resistance: 80Ω (typ.) over entire 15V_{p-p} signal-input range for V_{DD}-V_{EE}=15V
- High "OFF" resistance: channel leakage of ±10 pA (typ.) at V_{DD}-V_{EE}=10V
- **a** Logic level conversion for digital addressing signals of 3-15V (V_{DD}-V_{SS}=3-15V) to switch analog signals to $15 V_{p-p} (V_{DD}-V_{EE}=15V)$
- Matched switch characteristics: $\Delta R_{ON} = 5\Omega$ (typ.) for $V_{DD} V_{EE} = 15V$
- Very low quiescent power dissipation under all digitalcontrol input and supply conditions: 1 µW (typ.) at V_{DD}-V_{SS}=V_{DD}-V_{EE}=10V
- Binary address decoding on chip

Connection Diagrams



CD4066BM/CD4066BC Quad Bilateral Switch

General Description

The CD4066BM/CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BM/ CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

Features

Wide supply voltage range 3V to 15V

- High noise immunity 0.45 V_{DD} (typ.) ■ Wide range of digital and ±7.5 V_{PEAK}
- analog switching ■ "ON" resistance for 15V operation 80Ω
- Matched "ON" resistance $\Delta R_{ON} = 5\Omega$ (typ.) over 15V signal input
- "ON" resistance flat over peak-to-peak signal range

Schematic and Connection Diagrams

- Extremely low "OFF" 0.1 nA (typ.) switch leakage @ V_{DD}-V_{SS}=10V, T_A=25°C
- switch leakage @ $V_{DD}-V_{SS}=10V$, $T_A=25^{\circ}C$ Extremely high control input impedance $10^{12}\Omega(typ.)$
- Extremely high control input impedance 101-21(typ.) ■ Low crosstalk -50 dB (typ.)
- between switches $f_{is}=0.9$ MHz, R_L=1 k Ω
- Frequency response, switch "ON" 40 MHz (tvp.)

Applications

- Analog signal switching/multiplexing
 - Signal gating
 - Squelch control
 - Chopper
 - Modulator/Demodulator
 - · Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain



3.0V to 15V

0.45 V_{DD} (typ.)

(typ.)@5.0 V_{DC}

0.005 µW/package

National Semiconductor

CD4529BM/CD4529BC Dual 4-Channel or Single 8-Channel Analog Data Selector

General Description

The CD4529B is a dual 4-channel or a single 8-channel analog data selector, implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors. Dual 4-channel or 8-channel mode operation is selected by proper input coding, with outputs Z and W tied together for the single 8-bit mode. The device is suitable for digital as well as analog applications, including various 1-of-4 and 1-of-8 data selector functions. Since the device is analog and bidirectional, it can also be used for dual binary to 1-of-4 or single 1-of-8 decoder applications.

Features

- Wide supply voltage range
- High noise immunity
- Low aujescent power dissipation
- 10 MHz frequency operation (typ.)
- Data paths are bidirectional
- Linear ON resistance [120Ω (typ.)@15V]
- TRI-STATE® outputs (high impedance disable strobe)
- Plug-in replacement for MC14529B

Connection Diagram



Order Number CD4529B*

*Please look into Section 8, Appendix D for availability of various package types.

Truth Table

STX	SΤγ	в	A	Z	w	
1	1	0	0	XO	Y0	
1	1	0	1	X1	Y1	
1	1	1	0	X2	Y2	
1	1	1	1	ХЗ	Y3	
1	0	0	0	X0		
1	0	0	1	X1		
1	0	1	0	X2		
1	0	1	1	ХЗ		
0	1	0	0	Y0		
0	1	0	1	Y1		
0	1	1	0	Y2		
0	1	1	1	Y3		
0	0	х	х	High		
				(TRI-STATE)		

Dual 4-Channel Mode 2 Outputs

Single 8-Channel Mode 1 Output (Z and W tied together)

Logic Diagram



for Complete Specifications

TL/F/5999-1

Don't care
LF11331/LF13331/LF11332/LF13332/LF11333/LF13333/LF11201/LF13201/LF11202/LF13202

National Semiconductor **Quad SPST JFET Analog Switches** BI-FET II LF11331, LF13331 4 Normally Open Switches with Disable LF11332, LF13332 4 Normally Closed Switches with Disable LF11333, LF13333 2 Normally Closed Switches and 2 Normally Open Switches with Disable LF11201, LF13201 4 Normally Closed Switches LF11202, LF13202 4 Normally Open Switches **General Description** Features These devices are a monolithic combination of bipolar and Analog signals are not loaded JFET technology producing the industry's first one chip Constant "ON" resistance for signals up to ±10V and quad JFET switch. A unique circuit technique is employed to 100 kHz maintain a constant resistance over the analog voltage Pin compatible with CMOS switches with the advantage range of $\pm 10V$. The input is designed to operate from miniof blow out free handling mum TTL levels, and switch operation also ensures a break-

Small signal analog signals to 50 MHz

- Break-before-make action
- toff < ton High open switch isolation at 1.0 MHz -50 dB
- Low leakage in "OFF" state
- TTL, DTL, RTL compatibility
- Single disable pin opens all switches in package on LF11331, LF11332, LF11333

Technology

<1.0 nA

■ LF11201 is pin compatible with DG201

Test Circuit and Schematic Diagram



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 1)

Supply Voltage ($V_{CC} - V_{EE}$)	36V
Reference Voltage	$V_{EE} \le V_R \le V_{CC}$
Logic Input Voltage	V_{R} - 4.0V \leq V_{IN} \leq V_{R} + 6.0V
Analog Voltage	$V_{EE} \leq V_A \leq V_{CC} + 6V;$
	$V_A \le V_{EE} + 36V$
Analog Current	I _A <20 mA

Power Dissipation (Note 2) Molded DIP (N Suffix) Cavity DIP (D Suffix)	500 mW 900 mW
Operating Temperature Range LF11201, 2 and LF11331, 2, 3 LF13201, 2 and LF13331, 2, 3	−55°C to +125°C 0°C to +70°C
Storage Temperature	-65°C to +150°C
Soldering Information N and D Package (10 sec.) SO Package	300°C
Vapor Phase (60 sec.) Infrared (15 sec.)	215°C 220°C

Electrical Characteristics (Note 3)

Symbol	Parameter	r Conditions		LF11331/ LF11201		'2/3 /2	LF13331/2/3 LF13201/2		2/3 /2	Units
				Min	Тур	Max	Min	Тур	Max	
R _{ON}	"ON" Resistance	$V_{A} = 0, I_{D} = 1 \text{ mA}$	$T_A = 25^{\circ}C$		150 200	200 300		150 200	250 350	Ω
R _{ON} Match V _A I _{S(ON)} +	"ON" Resistance Matching Analog Range Leakage Current in "ON" Condition	Switch "ON," $V_S = V_D = \pm 10V$	$T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$	±10	5 ±11 0.3	20 5	±10	10 ±11 0.3	50 10	Ω V nA
ID(ON)					3	100		3	30	nA
IS(OFF)	Source Current in "OFF" Condition	Switch ''OFF,'' V _S = +10V, V _D = -10V	T _A =25°C		0.4 3	5 100		0.4 3	10 30	nA nA
ID(OFF)	Drain Current in "OFF" Condition	Switch ''OFF,'' V _S = +10V, V _D = -10V	T _A =25°C		0.1 3	5 100		0.1 3	10 30	nA nA
V _{INH} V _{INL} I _{INH}	Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current	V _{IN} = 5V	T _A =25°C	2.0	3.6	0.8 10 25	2.0	3.6	0.8 40 100	ν ν μΑ
I _{INL}	Logical "0" Input Current	V _{IN} =0.8	T _A =25°C			0.1			0.1 1	μΑ μΑ
t_{ON} t_{OFF} $t_{ON} - t_{OFF}$ $C_{S(OFF)}$ $C_{D(OFF)}$ $C_{S(ON)} +$ $C_{D(ON)}$	Delay Time "ON" Delay Time "OFF" Break-Before-Make Source Capacitance Drain Capacitance Active Source and Drain Capacitance	$V_{S} = \pm 10V, (Figure 3)$ $V_{S} = \pm 10V, (Figure 3)$ $V_{S} = \pm 10V, (Figure 3)$ Switch "OFF," $V_{S} = \pm 10V$ Switch "OFF," $V_{D} = \pm 10V$ Switch "ON," $V_{S} = V_{D} = 0V$	$\begin{array}{c} T_{A} = 25^{\circ}C \\ T_{A} = 25^{\circ}C \end{array}$		500 90 80 4.0 3.0 5.0			500 90 80 4.0 3.0 5.0		ns ns pF pF pF
I _{SO(OFF)} CT SR I _{DIS}	"OFF" Isolation Crosstalk Analog Slew Rate Disable Current	(Figure 4), (Note 4) (Figure 4), (Note 4) (Note 5) (Figure 5), (Note 6)	$T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$		-50 -65 50 0.4 0.6	1.0 1.5		-50 -65 50 0.6 0.9	1.5 2.3	dB dB V/μs mA mA
IEE	Negative Supply Current	All Switches "OFF," $V_S = \pm 10V$	T _A =25°C		3.0	5.0		4.3	7.0	mA
I _R	Reference Supply Current	All Switches ''OFF,'' $V_S = \pm 10V$	T _A =25°C		4.2	4.0		6.0 2.7 3.8	5.0	mA mA mA
ICC	Positive Supply Current	All Switches ''OFF,'' $V_S = \pm 10V$	T _A =25°C		4.5	6.0 9.0		7.0 9.8	9.0 13.5	mA mA

Note 1: Refer to RETSF11201X, RETSF11331X, RETSF11332X and RETSF11333X for military specifications.

Note 2: For operating at high temperature the molded DIP products must be derated based on a + 100°C maximum junction temperature and a thermal resistance of + 150°C/W, devices in the cavity DIP are based on a + 150°C maximum junction temperature and are derated at ± 100°C/W.

Note 3: Unless otherwise specified, V_{CC} = +15V, V_{EE} = -15V, V_R =0V, and limits apply for -55°C ≤ T_A ≤ +125°C for the LF11331/2/3 and the LF11201/2, -25°C ≤ T_A ≤ +85°C for the LF13331/2/3 and the LF13201/2.

Note 4: These parameters are limited by the pin to pin capacitance of the package.

Note 5: This is the analog signal slew rate above which the signal is distorted as a result of finite internal slew rates.

Note 6: All switches in the device are turned "OFF" by saturating a transistor at the disable node as shown in Figure 5. The delay time will be approximately equal to the t_{ON} or t_{OFF} plus the delay introduced by the external transistor.

Note 7: This graph indicates the analog current at which 1% of the analog current is lost when the drain is positive with respect to the source.

Note 8: θ_{JA} (Typical) Thermal Resistance Molded DIP (N) 85°C/W

Cavity DIP (D) 100°C/W Small Outline (M) 105°C/W LF11331/LF13331/LF11332/LF13332/LF11333/LF13333/LF11201/LF13201/LF11202/LF1320





2

Typical Performance Characteristics



























Switch Capacitances













Logical "1" Input Bias Current



Application Hints

GENERAL INFORMATION

These devices are monolithic quad JFET analog switches with "ON" resistances which are essentially independent of analog voltage or analog current. The leakage currents are typically less than 1 nA at 25°C in both the "OFF" and "ON" switch states and introduce negligible errors in most applications. Each switch is controlled by minimum TTL logic levels at its input and is designed to turn "OFF" faster than it will turn "ON." This prevents two analog sources from being transiently connected together during switching. The switches were designed for applications which require break-before-make action, no analog current loss, medium speed switching times and moderate analog currents.

Because these analog switches are JFET rather than CMOS, they do not require special handling.

LOGIC INPUTS

The logic input (IN), of each switch, is referenced to two forward diode drops (1.4V at 25°C) from the reference supply (V_R) which makes it compatible with DTL, RTL, and TTL logic families. For normal operation, the logic "0" voltage can range from 0.8V to -4.0V with respect to V_R and the logic "1" voltage can range from 2.0V to 6.0V with respect to V_R, provided V_{IN} is not greater than (V_{CC} -2.5V). If the input voltage is greater than (V_{CC} -2.5V), the input current will increase. If the input voltage exceeds 6.0V or -4.0V with respect to V_R, a resistor in series with the input should be used to limit the input current to less than 100 µA.

ANALOG VOLTAGE AND CURRENT

Analog Voltage

Each switch has a constant "ON" resistance (R_{ON}) for analog voltages from (V_{EE}+5V) to (V_{CC}-5V). For analog voltages greater than (V_{CC}-5V), the switch will remain ON independent of the logic input voltage. For analog voltages less than (V_{EE}+5V), the ON resistance of the switch will increase. Although the switch will not operate normally when the analog voltage is out of the previously mentioned range, the source voltage can go to either (V_{EE}+36V) or (V_{CC}+6V), whichever is more positive, and can go as negative as V_{EE} without destruction. The drain (D) voltage can also go to either (V_{EE}+36V) or (V_{CC}+6V), whichever is more positive, and can go as negative as the either (V_{EE}+36V) or (V_{CC}+6V), whichever is more positive, and can go as negative as (V_{CC}-36V) without destruction.

Analog Current

With the source (S) positive with respect to the drain (D), the R_{ON} is constant for low analog currents, but will increase at higher currents (>5 mA) when the FET enters the saturation region. However, if the drain is positive with respect to the source and a small analog current loss at high analog currents (Note 6) is tolerable, a low R_{ON} can be maintained for analog currents greater than 5 mA at 25°C.

LEAKAGE CURRENTS

The drain and source leakage currents, in both the ON and the OFF states of each switch, are typically less than 1 nA at 25°C and less than 100 nA at 125°C. As shown in the typical curves, these leakage currents are Dependent on power supply voltages, analog voltage, analog current and the source to drain voltage.

DELAY TIMES

The delay time OFF (t_{OFF}) is essentially independent of both the analog voltage and temperature. The delay time ON (t_{ON}) will decrease as either ($V_{CC} - V_A$) decreases or the temperature decreases.

POWER SUPPLIES

The voltage between the positive supply (V_{CC}) and either the negative supply (V_{EE}) or the reference supply (V_R) can be as much as 36V. To accommodate variations in input logic reference voltages, V_R can range from V_{EE} to (V_{CC} - 4.5V). Care should be taken to ensure that the power supply leads for the device never become reversed in polarity or that the device is never inadvertantly installed backwards in a test socket. If one of these conditions occurs, the supplies would zener an internal diode to an unlimited current; and result in a destroyed device.

SWITCHING TRANSIENTS

When a switch is turned OFF or ON, transients will appear at the load due to the internal transient voltage at the gate of the switch JFET being coupled to the drain and source by the junction capacitances of the JFET. The magnitude of these transients is dependent on the load. A lower value R_L produces a lower transient voltage. A negative transient occurs during the delay time ON, while a positive transient occurs during the delay time OFF. These transients are relatively small when compared to faster switch families.

DISABLE NODE

This node can be used, as shown in *Figure 5*, to turn all the switches in the unit off independent of logic inputs. Normally, the node floats freely at an internal diode drop ($\approx 0.7V$) above V_R. When the external transistor in *Figure 5* is saturated, the node is pulled very close to V_R and the unit is disabled. Typically, the current from the node will be less than 1 mA. This feature is not available on the LF11201 or LF11202 series.

FIGURE 5. Disable Function



LF11331/LF13331/LF11332/LF13332/LF11333/LF13333/LF11201/LF13201/LF11202/LF13202



Typical Applications (Continued)

LF11331/LF13331/LF11332/LF13332/LF11333/LF13333/LF11201/LF13201/LF11202/LF13202





TL/H/5667-9



2

Typical Applications (Continued)

DSB Modulator-Demodulator



TL/H/5667-11



LF13508 8-Channel Analog Multiplexer LF13509 4-Channel Differential Analog Multiplexer

General Description

The LF13508 is an 8-channel analog multiplexer which connects the output to 1 of the 8 analog inputs depending on the state of a 3-bit binary address. An enable control allows disconnecting the output, thereby providing a package select function.

This device is fabricated with National's BI-FET technology which provides ion-implanted JFETs for the analog switch on the same chip as the bipolar decode and switch drive circuitry. This technology makes possible low constant "ON" resistance with analog input voltage variations. This device does not suffer from latch-up problems or static charge blow-out problems associated with similar CMOS parts. The digital inputs are designed to operate from both TTL and CMOS levels while always providing a definite break-before-make action.

The LF13509 is a 4-channel differential analog multiplexer. A 2-bit binary address will connect a pair of independent

analog inputs to one of any 4 pairs of independent analog outputs. The device has all the features of the LF13508 series and should be used whenever differential analog inputs are required.

Features

- JFET switches rather than CMOS
- No static discharge blow-out problem
- No SCR latch-up problems
- Analog signal range 11V, -15V
- Constant "ON" resistance for analog signals between -11V and 11V
- "ON" resistance 380 Ω typ
- Digital inputs compatible with TTL and CMOS
- Output enable control
- Break-before-make action: t_{OFF}=0.2 µs; t_{ON}=2 µs typ
- Lower leakage devices available



Functional Diagrams and Truth Tables

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Positive Supply - Negative Supply (V _{CC} -V _{EE})	36V
Positive Analog Input Voltage (Note 1)	V _{CC}
Negative Analog Input Voltage (Note 1)	$-V_{EE}$
Positive Digital Input Voltage	V _{CC}
Negative Digital Input Voltage	-5V
Analog Switch Current	I _S <10 mA

Power Dissipation (Pl (Notes 2 & 7)	_D at 25°C)						
Molded DIP (N)	PD	500 mW					
Cavity DIP (D)	PD	900 mW					
Maximum Junction Te	100°C						
Operating Temperatu	$0^{\circ}C \leq T_A \leq +70^{\circ}C$						
Storage Temperature Range -65°C to +150°C							
Lead Temperature (S	oldering, 10 sec.)	300°C					

Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions			LF13508 LF13509	3	Units
			Min	Тур	Max		
R _{ON}	"ON" Resistance	V _{OUT} =0V, I _S =100 μA	T _A =25°C		380	650	Ω
					500	850	Ω
ΔR _{ON}	ΔR _{ON} with Analog Voltage Swing	$-10V \le V_{OUT} \le +10V$, I _S = 100 μ A	T _A ≕25°C		0.01	1	%
R _{ON} Match	RON Match Between Switches	V _{OUT} =0V, I _S =100 μA	T _A =25°C		20	150	Ω
I _{S(OFF)}	Source Current in "OFF"	Switch "OFF", $V_S = 11$, $V_D = -11$,	T _A =25°C			5	nA
	Condition	(Note 4)			0.09	50	nA
I _{D(OFF)}	Drain Current in "OFF"	Switch "OFF", $V_S = 11$, $V_D = -11$,	T _A =25°C			20	nA
	Condition	(Note 4)			0.6	500	nA
ID(ON)	Leakage Current in "ON"	Switch "ON" V _D =11V, (Note 4)	T _A =25°C			20	nA
	Condition				1	500	nA
VINH	Digital "1" Input Voltage			2.0			V
VINL	Digital "0" Input Voltage					0.7	V
INL	Digital "0" Input Current	V _{IN} =0.7V	T _A =25°C		1.5	30	μA
						40	μΑ
IINL(EN)	Digital "0" Enable Current	V _{EN} =0.7V	T _A ≕25°C		1.2	30	μA
						40	μA
t _{TRAN}	Switching Time of Multiplexer	(Figure 1), (Note 5)	$T_A = 25^{\circ}C$		1.8		μs
tOPEN	Break-Before-Make	(Figure 3)	$T_A = 25^{\circ}C$		1.6		μs
ton(EN)	Enable Delay "ON"	(Figure 2)	T _A =25°C		1.6		μs
tOFF(EN)	Enable Delay "OFF"	(Figure 2)	T _A =25°C		0.2		μs
I _{SO(OFF)}	"OFF" Isolation	(Note 6)	T _A =25°C		-66		dB
СТ	Crosstalk	LF13509 Series, (Note 6)	T _A =25°C		-66		dB
C _{S(OFF)}	Source Capacitance ("OFF")	Switch "OFF", V _{OUT} =0V, V _S =0V	T _A ≕25°C		2.2		pF
C _{D(OFF)}	Drain Capacitance ("OFF")	Switch "OFF", V _{OUT} =0V, V _S =0V	T _A =25°C		11.4		pF
lcc	Positive Supply Current	All Digital Inputs Grounded	T _A =25°C		7.4	12	mA
					7.9	15	mA
IEE	Negative Supply Current	All Digital Inputs Grounded	T _A =25°C		2.7	5	mA
					2.8	6	mA

Note 1: If the analog input voltage exceeds this limit, the input current should be limited to less than 10 mA.

Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{IMAX} , θ_{IA} , and the ambient temperature, T_A . The maximum available power dissipation at any temperature is $P_D = (T_{IMAX} - T_A)/\theta_{IA}$ or the 25°C P_{DMAX} , whichever is less.

Note 3: These specifications apply for $V_S = \pm 15V$ and over the absolute maximum operating temperature range ($T_L \le T_A \le T_H$) unless otherwise noted.

Note 4: Conditions applied to leakage tests insure worse case leakages. Exceeding 11V on the analog input may cause an "OFF" channel to turn "ON".

Note 5: Lots are sample tested to this parameter. The measurement conditions of Figure 1 insure worse case transition time.

Note 6: "OFF" isolation is measured with all switches "OFF" and driving a source. Crosstalk is measured with a pair of switches "ON", driving channel A and measuring channel B. R_L=200, C_L=7 pF, V_S=3 Vrms, f=500 kHz.

Note 7: Thermal Resistance θ_{jA} (Junction to Ambient)

Molded DIP (N) 150°C/W Cavity DIP (D) 100°C/W



2





LF13508/LF13509

Application Hints

The LF11508 series is an 8-channel analog multiplexer which allows the connection of a single load to 1 of 8 different analog inputs. These multiplexers incorporate JFETs in a switch configuration which insures a constant "ON" resistance over the analog voltage range of the device. Four TTL compatible inputs are provided; a 3-bit binary decode to select a particular channel and an enable input used as a package select. The switches operate with a break-before-make action preventing the temporary connection of 2 analog inputs during switching. Because these multiplexers are fabricated with the BI-FET process rather than CMOS, they do not require special handling.

The LF11509 series is a 4-channel differential multiplexer which allows two loads to be connected to 1 of 4 different pairs of analog inputs. The LF11509 series also has all the features of the LF11508.

ANALOG VOLTAGE AND CURRENT

The "ON" resistance, R_{ON} , of the analog switches is constant over a wide input range from positive (V_{CC}) supply to negative ($-V_{EE})$ supply.

The analog input should not exceed either positive or negative supply without limiting the current to less than 10 mA; otherwise the multiplexer may get damaged. For proper operation, however, the positive analog voltage should be kept equal to or less than $V_{CC} - 4V$ as this will increase the switch leakage in both "ON" and "OFF" state and it may also cause a false turn "ON" of a normally "OFF" switch. This limit applies over the full temperature range.

The maximum allowable switch "ON" voltage (the drop across the switch in the "ON" condition) is $\pm 0.4V$ over temperature. If this number is to exceed the input current should be limited to 10 mA.

The "ON" resistance of the multiplexing switches varies slightly with analog current because they are JFETs running at 0V gate to source. The JFET characteristics shown in *Figure 4* indicates how R_{ON} tends to vary with current. A lower R_{ON} is possible when the source voltage is negative with respect to the drain voltage because the JFET becomes enhanced. Caution should be used when operating in this mode as this may forward-bias an internal transistor and cause high currents to flow in the switches. Thus, the drain voltage should never be greater than 0.4V positive with respect to the source voltage without limiting the drain current to less than 10 mA.

LEAKAGE CURRENTS

Leakage currents will remain within the specified value as long as the drain and source remain within the specified analog voltage range. As the switch terminals exceed the positive analog voltage range "ON" and "OFF" leakage currents increase. The "ON" leakage increases due to an internal clamp required by the switch structure. The "OFF" leakage increases because the gate to source reverse bias has been decreased to the point where the switch becomes active. Leakage currents vary slightly with analog voltage and will approximately double for every 10°C rise in temperature.

SWITCHING TIMES AND TRANSIENTS

These multiplexers operate with a break-before-make switch action. The turn off time is much faster than the turn on time to guarantee this feature over the full range of analog input voltage and temperature. Switching transients are introduced when a switch is turned "OFF". The amplitude of these transients may be reduced by increasing the load capacitance or decreasing the load resistance. The actual charge transfer in the transient may be reduced by operating on reduced power supplies. Examples of switching times and transients are shown in the typical characteristic curves. The enable function switching times are specified separately from switch-to-switch transition times and may be thought of as package-to-package transition times.

LOGIC INPUTS AND ENABLE INPUT

Switch selection in the LF11508 series is accomplished by using a 3-bit binary decode while the LF11509 series uses a 2-bit decode. These binary logic inputs are compatible with both TTL and CMOS logic voltage levels. The maximum positive voltage applied to these inputs may exceed V_{CC} but should not exceed $-V_{EE}$ +36V. The maximum negative voltage should not be less than 4V below ground as this will cause an internal device to zener and all the switches will turn "ON".

As shown in the schematic diagram, the logic low bias current will flow until the PNP input is raised above the 3 diode reference (≈ 2.1 V). Above this voltage the input device becomes reverse biased and the input current drops to the leakage of the reverse biased junction (<0.1 μ A).





FIGURE 4. JFET Characteristics

TL/H/5668-12

LF13508/LF13509

Typical Applications

A SIMPLIFIED SYSTEM DISCUSSION

Analog multiplexers (MUX) are usually used for multi-channel Data Acquisition Units (DAU). *Figure 5* shows a system in which 8 different analog inputs are sampled and converted into digital words for further processing. The sample and hold circuit is optional, depending on input speed requirements and on A/D converter speed.

Parameters characterizing the system are:

System Channels: The number of multiplexer channels.

Accuracy: The conversion accuracy of each individual sample with the system operating at the throughput rate.

Speed or Throughput Rate: Number of samples/second/ channel the system can handle.

For a discussion on system structure, addressing mode and processor interfacing, see application note AN-159.

A. ACCURACY CONSIDERATIONS

- 1. Multiplexer's Influence on System Accuracy (Figure 6).
 - a. The error, (E), caused by the finite "ON" resistance, R_{ON}, of the multiplexing switches is given by:

$$E(\%) = \frac{100}{1 + R_{IN}/(R_{ON} + R_S + \Delta R_{ON})}$$
 where:

R_{IN} = following stage input impedance

 $\Delta R_{ON} =$ "ON" resistance modulation which is negligible for JFET switches like the LF11508

Example: Let $R_{ON}=450~\Omega,~\Delta R_{ON}=0,~R_S=0,~T_A=25^\circ C$ and allowable E = 0.01% which is equivalent to 1/2 LSB in a 12-bit system:

$$\mathsf{R}_{\mathsf{IN}}\Big|_{\mathsf{min}} = \frac{\mathsf{R}_{\mathsf{ON}}(100 - \mathsf{E})}{\mathsf{E}} = 4.5 \,\mathsf{M}\Omega$$

Note that if temperature effects are included, some gain (or full scale) drift will occur; but effects on linearity are small.

b. Multiplexer settling time (ts):

 $t_{\text{s(ON)}}$ is the time required for the MUX output to settle within a predetermined accuracy, as shown in Table I.

 C_S (*Figure 6*): MUX output capacitance + following stage input capacitance + any stray capacitance at this node.

TABLE I.

ERROR %	BITS	t _s (ON) TO 1/2 LSB
0.2	8	6.2t
0.05	10	7.6t
0.01	12	9t
0.0008	16	11.8t

 $t = C_S (R_{ON} + R_S) \parallel R_{IN}$

 $t_{s(OFF)}$: is the time it takes to discharge C_S within a tolerable error. The "OFF" settling time should be taken into account for bipolar inputs where its effects will appear as a worse case of doubling of the t_{s(ON)}.

2. Sample and Hold Influence on System Accuracy

The sample and hold, if used, also introduces errors into the system accuracy due to:

- · Offset voltage of sample and hold
- Droop rate in the Hold mode
- T_A: Aperture time or time delay between the time of a digital Hold command and the actual Hold occurance
- Taq: Acquisition time or time it takes to acquire an analog input and settle within a predetermined error band
- Hold step: Error created during the Sample to Hold mode caused by an undesirable charge injected into the Hold capacitor C_h.

For more details on sample and hold errors, see the LF198/LF298/LF398 data sheet.

3. A/D Converter Influence on System Accuracy

The "accuracy" of the A/D converter is the best possible system accuracy. In most data acquisition systems, the A/D converter is the most expensive single component, so its error will often dominate system error. Care should be taken that MUX, S/H and input source errors do not exceed system error requirements when *added* to A/D errors. For instance, if an 8-bit accuracy system is desired and an 8-bit A/D converter is used, the accuracy of the MUX and S/H should be far better than 8 bits.

For details on A/D converter specifications, see AN-156.



DATA ACQUISITION SYSTEM

Typical Applications (Continued) B. SPEED CONSIDERATIONS

In the system of *Figure 5* with the S/H omitted, if n-bit accuracy is desired, the change of the analog input voltage should be less than $\pm 1/2$ LSB over the A/D conversion time T_C. In other words, the analog input slew rate, (rate of change of input voltage), will cause a slew-induced error and its magnitude, with respect to the total system error, will depend on the particular application.

$$\frac{\Delta V_{\text{IN}}}{\Delta t} \bigg|_{\text{max}} < \frac{\pm 1/2 \text{ LSB}}{T_{\text{C}}} = \frac{V_{\text{FS}}}{2^{\text{n}} \times T_{\text{C}}}$$

where V_{FS} is the full scale voltage of the A/D. Note that slew induced errors are not affected by the MUX switch time since we can let the unit settle before starting conversion.

Example: Let $T_C=40~\mu s$ (MM4357), $V_{FS}=10V$ and n = 8.

$$\frac{\Delta V_{\text{IN}}}{\Delta t}\Big|_{\text{max}} < \frac{1\text{mV}}{\mu \text{s}}$$

which is a very small number. A 10 Vp-p sine wave of a frequency greater than 32 Hz will have higher slew rate than this. The maximum throughput rate of the above 8-channel system would be calculated using both the A/D conversion time and the sum of MUX switch "ON" time and settling time, i.e.:

Th. R
$$\Big|_{max} = \frac{1}{8(T_C + T_{MUX})} = \frac{3k \text{ samples/sec/}}{channel}$$

T_{MUX} = T_{ON} + T_{S(ON)}

Also notice that Nyquist sampling criteria would allow each channel to have a signal bandwidth of 1.5 kHz max, while the slew limit dictates a maximum frequency of 32 Hz. If the input signal has a peak-to-peak voltage less than 10V, the allowable maximum input frequency can be calculated by:

$$f_{MAX} = \frac{(Slew Rate)max}{\pi Vp-p}$$

On the other hand, if the input voltage is not band-limited a low pass filter with an attenuation of 30 dB or better at 1.5 kHz, should be connected in front of the MUX.

- 1. Improving System Speed with a Sample and Hold
- The system speed can be improved by using the S/H shown in *Figure 5.* This allows a much greater rate of change of V_{IN} .

$$\left.\frac{\Delta V_{\text{IN}}}{\Delta t}\right|_{\text{max}} < \frac{V_{\text{FS}}}{2^{n} \times T_{\text{A}}}$$

where T_A is the aperture time of the S/H. This represents an input slew rate improvement by a factor: T_C/ T_A. Here again, the slew rate error is not affected by the acquisition time of the Sample and Hold since conversion will start after the S/H has settled. An important thing to notice is that the sample and hold errors will add to the total system error budget; therefore, the inequality of the $\Delta V_{IN}/\Delta t$ expression should become more stringent.

Example: $T_C = 40 \ \mu s$, $T_A = 0.5 \ \mu s$, n = 8: $T_C/T_A = 80$ So the use of a S/H allows a speed improvement by nearly two orders of magnitude.

The maximum throughput rate can be calculated by:

Th. R
$$\Big|_{\text{max}} = \frac{1}{8(T_{\text{A}} + \text{Taq} + T_{\text{C}})}$$

Notice that T_{MUX} does not affect the $\Delta V_{IN}/\Delta t$ expression nor the throughput rate of the system since it may be switched and settled while the Sample and Hold is in the Hold mode. This is true, provided that: $T_{MUX} < T_A + T_C$.

C. SYSTEM EXAMPLE (Figure 7)

The LF398 S/H with a 1000 pF hold capacitor, has an acquisition time of 4 μs to 0.1% (1/4 LSB error for 8 bits) and an aperture time of less than 200 μs . On the other hand, after the hold command, the output will settle to ± 0.05 mV in 1 μs . This, together with the acquisition time, introduces approximately a $\pm 1/4$ LSB error. Allowing another 1/4 LSB error for hold step and gain non-linearity, the maximum slew error ($\Delta V_{IN}/\Delta t$) should not exceed 1/4 LSB or:

$$\frac{\Delta V_{IN}}{\Delta t} \leq \frac{1}{4} \times \frac{1}{256} \times \frac{1}{T_A} \approx 5 mV/\mu s$$

(which is the maximum slew rate of a 5 V peak sine wave. Also notice that, due to the above input slew restrictions, the analog delay caused by the finite BW of the S/H and the digital delay caused by the response time of the controller will be negligible. The maximum throughput rate of the system is:

Th. R
$$\Big|_{\text{max}} = \frac{1}{8(5 + 40)10^{-6}} = 2800 \text{ samples/sec/ch.}$$

If the system speed requirements are relaxed, but the A/D converter is still too slow, then an inexpensive S/H can be built by using just a capacitor and a low cost FET input op amp as shown in *Figure 8*.



2-51

LF13508/LF13509

2

Typical Applications (Continued)

D. DOUBLING THE SYSTEM CHANNEL CAPABILITY

This is done in two different ways. First, we can use second level multiplexing with speed benefits, as shown in *Figure 9.* A fast 2-channel multiplexer, made by the dual analog switch AM182, accepts the outputs of each 8-channel MUX, LF13508, and then feeds them sequentially into an 8-bit successive approximation A/D converter. With this technique, the throughput rate of the system can again be made independent of the LF13508 speed. Looking at the timing diagram, when the A/D converter converts the analog value of an upper multiplexer channel, we switch channels in the lower multiplexer for the next conversion. This can be done provided that:

 $T_{MUX} \leq T_{C} + 1 \, CP$

The LF356 connected as unity gain buffers are used because of the low input impedance of the A/D; they are connected between multiplexers for speed optimization. With a maximum clock frequency of 4.5 MHz:

Th. R =
$$\frac{10^6}{16 \times 2}$$
 = 31.25k samples/sec/channel

$$\frac{\Delta V_{\text{IN}}}{\Delta t} \bigg|_{\text{max}} < \frac{10}{256} \times \frac{1}{2\mu s} = 19.5 \text{ mV}/\mu \text{s for } 10 V_{\text{FS}}$$

An alternate way to increase the system channel is shown in *Figure 10*, where the enable pins are used to disable one MUX while the other is sampling. With this method, many 8channel multiplexers can be connected, but the parasitic capacitance at the common output node will keep increasing and will eventually degrade the settling time, $t_{s(ON)}$. Also, the MUX speed will now affect the system throughput. If, for instance, this method was used instead of second level multiplexing, the system of *Figure 9* will lose half of its speed. If, however, speed is not the prime system requirement, the approach of *Figure 10* is more cost effective.

E. DIFFERENTIAL INPUT SYSTEMS

Systems operating in industrial environments may require an instrumentation amplifier to separate the desired analog signal from any common-mode signal present. The LF11509 was designed to provide 4 pairs of differential input signals to the input of an instrumentation amplifier for further process. A 4-channel preconditioning circuit is shown in *Figure 11* and a complete system is shown in *Figure 12*.



TL/H/5668-15

• The acquisition time, T_A, of the Sample and Hold depends upon: R_{ON}, I_{DSS} of switches, Z_{OUT} of switches

• I_{DSS} \simeq 1.5 mA, Z_{OUT} = 40 k Ω

 \bullet V_{IN}\!=\!10V, C_{h}\!=\!1000 pF, T_A\!=\!20 μs to 0.1%

• Error created by charge injection during Hold mode: $\Delta V_{E}\!\cong\!10~\text{pF}~(14.5V\!-\!V_{\text{IN}})/C_{h}$

FIGURE 8. Inexpensive Sample and Hold



2

LF13508/LF13509

Typical Applications (Continued)







LF13508/LF13509

2



LF13508/LF13509

MM54HC4016/MM74HC4016 Quad Analog Switch

General Description

These devices are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. The '4016 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when low. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

Connection Diagram



Order Number MM54HC4016* or MM74HC4016* *Please look into Section 8, Appendix D for availability of various package types.

Schematic Diagram



Features

- Typical switch enable time: 15 ns
- Wide analog input voltage range: 0-12V
- Low "on" resistance: 50Ω typ.
- Low quiescent current: 80 µA maximum (74HC)
- Matched switch characteristics
- Individual switch controls

Truth Table

Input	Switch
CTL	1/0-0/1
L	"OFF"
Н	"ON"

See the CMOS Logic Databook for complete specifications

MM54HC4051/MM74HC4051 8-Channel Analog Multiplexer MM54HC4052/MM74HC4052 Dual 4-Channel Analog Multiplexer MM54HC4053/MM74HC4053 Triple 2-Channel Analog Multiplexer

General Description

These multiplexers are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Also these switches contain linearization circuitry which lowers the on resistance and increases switch linearity. These devices allow control of up to ±6V (peak) analog signals with digital control signals of 0 to 6V. Three supply pins are provided for V_{CC}, ground, and V_{FF}. This enables the connection of 0-5V logic signals when $V_{\mbox{CC}}\!=\!5V$ and an analog input range of \pm 5V when V_{EE} = 5V. All three devices also have an inhibit control which when high will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

MM54HC4051/MM74HC4051: This device connects together the outputs of 8 switches, thus achieving an 8 channel Multiplexer. The binary code placed on the A, B, and C select lines determines which one of the eight switches is "on", and connects one of the eight inputs to the common output.

MM54HC4052/MM74HC4052: This device connects together the outputs of 4 switches in two sets, thus achieving a pair of 4-channel multiplexers. The binary code placed on the A, and B select lines determine which switch in each 4 channel section is "on", connecting one of the four inputs in each section to its common output. This enables the implementation of a 4-channel differential multiplexer.

MM54HC4053/MM74HC4053: This device contains 6 switches whose outputs are connected together in pairs, thus implementing a triple 2 channel multiplexer, or the equivalent of 3 single-pole-double throw configurations. Each of the A, B, or C select lines independently controls one pair of switches, selecting one of the two switches to be "on".

Features

- Wide analog input voltage range: ±6V
- Low "on" resistance: 50 typ. (V_{CC}-V_{EE}=4.5V) 30 typ. (V_{CC}-V_{EE}=9V)
- Logic level translation to enable 5V logic with ±5V analog signals
- Low quiescent current: 80 μA maximum (74HC)
- Matched Switch characteristic



*Please look into Section 8, Appendix D for availability of various package types.

See the CMOS Logic Databook for Complete Specifications

MM54HC4066/MM74HC4066 Quad Analog Switch

General Description

These devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the '4066 switches contain linearization circuitry which lowers the "on" resistance and increases switch linearity. The '4066 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when low. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to $V_{\rm CC}$ and ground.

Features

- Typical switch enable time: 15 ns
- Wide analog input voltage range: 0-12V
- Low "on" resistance: 30 typ. ('4066)
- Low quiescent current: 80 µA maximum (74HC)
- Matched switch characteristics
- Individual switch controls

Connection Diagram



Top View

Order Number MM54HC4066* or MM74HC4066*

*Please look into Section 8, Appendix D for availability of various package types.

Truth Table

Input	Switch
CTL	I/O-0/I
L	"OFF"
Н	"ON"

See the CMOS Logic Databook for Complete Specifications



MM54HC4316/MM74HC4316 Quad Analog Switch with Level Translator

General Description

These devices are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Three supply pins are provided on the '4316 to implement a level translator which enables this circuit to operate with 0–6V logic levels and up to \pm 6V analog switch levels. The '4316 also has a common enable input in addition to each switch's control which when low will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

Features

- Typical switch enable time: 20 ns
- Wide analog input voltage range: ±6V
- Low "on" resistance: 50 typ. (V_{CC}-V_{EE}=4.5V) 30 typ. (V_{CC}-V_{EE}=9V)
- Low quiescent current: 80 µA maximum (74HC)
- Matched switch characteristics
- Individual switch controls plus a common enable

Connection and Logic Diagrams





Top View

Order Number MM54HC4316* or MM74HC4316*

*Please look into Section 8, Appendix D for availability of various package types.

Truth Table

In	puts	Switch
En	CTL	1/0-0/1
н	х	"OFF"
L	L	"OFF"
L	н	"ON"

See the CMOS Logic Databook for Complete Specifications





Section 3 Analog-to-Digital Converters



Section 3 Contents

Analog-to-Digital Converters Definition of Terms	3-3
Analog-to-Digital Converters Selection Guide	3-4
ADC0800 8-Bit A/D Converter	3-7
ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit µP Compatible A/D Converters	3-16
ADC0808/ADC0809 8-Bit μ P Compatible A/D Converters with 8-Channel Multiplexer	3-48
ADC0811 8-Bit Serial I/O A/D Converter with 11-Channel Multiplexer	3-59
ADC0816/ADC0817 8-Bit μ P Compatible A/D Converters with 16-Channel Multiplexer	3-70
ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer	3-81
ADC0820 8-Bit High Speed μ P Compatible A/D Converter with Track/Hold Function	3-91
ADC0829 µP Compatible 8-Bit A/D with 11-Channel MUX/Digital Input	3-107
ADC0831/ADC0832/ADC0834 and ADC0838 8-Bit Serial I/O A/D Converters with	
Multiplexer Options	3-115
ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer	3-140
ADC0841 8-Bit µP Compatible A/D Converter	3-158
ADC0844/ADC0848 8-Bit μ P Compatible A/D Converters with Multiplexer Options	3-170
ADC0852/ADC0854 Multiplexed Comparators with 8-Bit Reference Divider	3-187
ADC1001/ADC1021 10-Bit µP Compatible A/D Converters	3-204
ADC1005/ADC1025 10-Bit µP Compatible A/D Converters	3-211
ADC1205/ADC1225 12-Bit Plus Sign µP Compatible A/D Converters	3-222
ADC1210/ADC1211 12-Bit CMOS A/D Converters	3-239
ADC3511 31/2-Digit Microprocessor Compatible A/D Converter	3-250
ADC3711 3¾-Digit Microprocessor Compatible A/D Converter	3-250
ADD3501 31/2-Digit DVM with Multiplexed 7-Segment Output	3-259
ADD3701 3 ³ / ₄ -Digit DVM with Multiplexed 7-Segment Output	3-268
DM2502/DM2503/DM2504 Successive Approximation Registers	3-278
LM131A/LM131, LM231A/LM231, LM331A/LM331 Precision Voltage-to-Frequency	
Converters	3-279
MM54C905/MM74C905 12-Bit Successive Approximation Register	3-290
μ A9708 6-Channel 8-Bit μ P Compatible A/D Converter	3-291

Definition Of Terms A/D Converters

Conversion Time: The time required for a complete measurement by an analog-to-digital converter.

DC Common-Mode Error: This specification applies to ADCs with differential inputs. It is the change in the output code that occurs when the analog voltages on the two inputs are changed by an equal amount. It is expressed in LSBs.

Differential Nonlinearity: Ideally, any two adjacent digital codes correspond to measured analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step. For example, a DAC with a 1.5 LSB output change for a 1 LSB digital code change exhibits $\frac{1}{2}$ LSB differential non-linearity. Differential non-linearity may be expressed in fractional bits or as a percentage of full scale. A differential non-linearity greater than 1 LSB will lead to a non-monotonic transfer function in a DAC and missing codes in an ADC.

Gain Error (Full Scale Error): For an ADC, the difference (usually expressed in LSBs) between the input voltage that should ideally produce a full scale output code and the actual input voltage that produces that code. For DACs, it is the difference between the output voltage (or current) with full scale input code and the ideal voltage (or current) that should exist with a full scale input code.

Gain Temperature Coefficient (Full Scale Temperature Coefficient): Change in gain error divided by change in temperature. Usually expressed in parts per million per degree Celsius (ppm/°C).

Integral Nonlinearity (Linearity Error): Worst case deviation from the line between the endpoints (zero and full scale). Can be expressed as a percentage of full scale or in fractions of an LSB.

LSB (Least-Significant Bit): In a binary coded system this is the bit that carries the smallest value or weight. Its value is the full scale voltage (or current) divided by 2ⁿ, where n is the resolution of the converter.

Missing Codes: When an incremental increase or decrease in input voltage causes the converter to increment or decrement its numeric output by more than one LSB the converter is said to exhibit "missing codes". If there are missing codes, there is a numeric value on the output on the converter which cannot be reached by any input voltage value.

Monotonicity: A monotonic function has a slope whose sign does not change. A monotonic DAC has an output that changes in the same direction (or remains constant) for each increase in the input code. The converse is true for decreasing codes.

MSB (Most Significant Bit): In a binary coded system this is the bit that has the largest value or weight. Its value is one half of full scale.

Multiplying DAC: In a sense, every DAC is a multiplying DAC since the output voltage (or current) is equal to the reference voltage times a constant determined by the digital input code divided by 2ⁿ (n is the number of bits of resolution). In a two quadrant multiplying DAC the reference voltage or the digital input code can change the output voltage polarity. If both the reference voltage and the digital code change the output voltage polarity four quadrant multiplication exists.

Offset Error (Zero Error): In a DAC, this is the output voltage that exists when the input digital code is set to give an ideal output of zero volts. In the case of an ADC, this is the difference between the ideal input voltage ($\frac{1}{2}$ LSB) and the actual input voltage that is needed to make the transition from zero to 1 LSB. All the digital codes in the transfer curve are offset by the same value. Many converters allow nulling of offset with an external potentiometer. Offset error is usually expressed in LSBs.

Power Supply Rejection (Power Supply Sensitivity): The sensitivity of a converter to changes in the dc power supply voltages.

Quantizing Error: The error inherent in all A/D conversions. Since even an "ideal" converter has finite resolution, any analog voltage that falls between two adjacent output codes will result in an output code that is inaccurate by up to $\frac{1}{2}$ LSB.

Ratiometric Operation: Many A/D applications require a stable and accurate reference voltage against which the input voltage is compared. This approach results in an **absolute conversion**. Some applications, however, use transducers or other signal sources whose output voltages are proportional to some external reference. In these **ratiometric** applications, the reference for the signal source should be connected to the reference input of the converter. Thus, any variations in the source reference voltage will also change the converter reference voltage and produce an accurate conversion.

Resolution: The smallest analog increment corresponding to a 1 LSB converter code change. For converters, resolution is normally expressed in bits, where the number of analog levels is equal to 2^n . As an example, a 12-bit converter divides the analog signal into $2^{12} = 4096$ discrete voltage (or current) levels.

Settling Time: The time from a change in input code until a DAC's output signal remains within $\pm \frac{1}{2}$ LSB (or some other specified tolerance) of the final value.

National Semiconductor \aleph

A/D Converter Selection Guide

A/D Converter Selection Guide

Part	Resolution	Accuracy	Conversion Time	Input Voltage	Output Logic	Supplies	Temperature Range*		ure * Package		ge Comments	
	(DIIS)	(IWAX)	1 11110	Range	Levels	(*)	м	I	С			
A/D CONVE	RTER			r								
†ADC0800	8	±2 LSB	50 μs	±5V	TTL, TRI-STATE	+5, -12	•		•	18-Pin DIP		
†ADC0801	8	± 1⁄4 LSB	110 μs	5V	TTL, TRI-STATE	+5	•	•		20-Pin DIP	Differential Input	
†ADC0802	8	± 1⁄2 LSB	110 μs	5V	TTL, TRI-STATE	+5	•	•	•	20-Pin DIP 20-Pin SO 20-Pin PCC	Differential Input	
†ADC0803	8	± 1/2 LSB	110 μs	5V	TTL, TRI-STATE	+5	•	•	•	20-Pin DIP 20-Pin SO 20-Pin PCC	Differential Input	
†ADC0804	8	±1 LSB	110 μs	5V	TTL, TRI-STATE	+5		•	0	20-Pin DIP 20-Pin SO 20-Pin PCC	Differential Input	
†ADC0805	8	±1 LSB	110 μs	5V	TTL, TRI-STATE	+5		•		20-Pin DIP	Ratiometric Operation	
†ADC0808	8	± 1/2 LSB	100 μs	5V	TTL, TRI-STATE	+5	•	•		28-Pin DIP 28-Pin PCC	8-Channel MUX	
†ADC0809	8	±1 LSB	100 μs	5V	TTL, TRI-STATE	+5		•		28-Pin DIP 28-Pin PCC	8-Channel MUX	
†ADC0811B	8	±1⁄2 LSB	32 µs	5V	TTL	+5		•	9	20-Pin DIP 20-Pin PCC	11-Channel Serial I/O	
†ADC0811C	8	±1 LSB	32 µs	5V	TTL	+5		•	٠	20-Pin DIP 20-Pin PCC	11-Channel Serial I/O	
†ADC0816	8	± 1⁄2 LSB	100 μs	5V	TTL, TRI-STATE	+5	•	•		40-Pin DIP	16-Channel MUX	
†ADC0817	8	±1 LSB	100 μs	5V	TTL, TRI-STATE	+5		•		40-Pin DIP	16-Channel MUX	
†ADC0819B	8	± 1⁄2 LSB	16 μs	5V	TTL	+5		•	•	28-Pin DIP 28-Pin PCC	19-Channel Serial I/O	
†ADC0819C	8	±1 LSB	16 µs	5V	TTL	+5		•	•	28-Pin DIP 28-Pin PCC	19-Channel Serial I/O	
†ADC0820B	8	± 1/2 LSB	1.2 μs	5V	TTL, TRI-STATE	+5	٠	•	•	20-Pin DIP 20-Pin SO 20-Pin PCC	Built-In Track and Hold Function	
†ADC0820C	8	±1 LSB	1.2 μs	5V	TTL, TRI-STATE	+5	•	•	•	20-Pin DIP 20-Pin SO 20-Pin PCC	Built-In Track and Hold Function	

A/D Converter Selection Guide (Continued)											
Part	Resolution (Bits)	Accuracy (Max)	Conversion Time	Input Voitage	Output Logic	Supplies	Temperature Range*		ure	Package	Comments
	(Bita)	(max)	Time	Range	Levels	(•)	М	1	С		
A/D CONVE	RTER (Conti	nued)									
†ADC0829B	8	± 1/2 LSB	100 μs	5V	TTL, TRI-STATE	+5		•		28-Pin DIP	Additional Digital Input Capability
†ADC0829C	8	±1 LSB	100 μs	5V	TTL, TRI-STATE	+5		•		28-Pin DIP	Additional Digitai Input Capability
†ADC0831B	8	± 1/2 LSB	32 µs	5V	TTL	+5		•	•	8-Pin DIP	Serial I/O
†ADC0831C	8	±1LSB	32 µs	5V	TTL	+5		•	•	8-Pin DIP	Serial I/O
†ADC0832B	8	± 1⁄2 LSB	32 µs	5V	TTL	+5		٠	٠	8-Pin DIP	2-Channel Serial I/O
†ADC0832C	8	±1 LSB	32 µs	5V	TTL	+5		0	•	8-Pin DIP	2-Channel Serial I/O
†ADC0833B	8	± 1⁄2 LSB	32 µs	5V	TTL	+5		0	•	14-Pin DIP	4-Channel Serial I/O
†ADC0833C	8	±1 LSB	32 µs	5V	TTL	+5		0	•	14-Pin DIP	4-Channel Serial I/O
†ADC0834B	8	± 1/2 LSB	32 µs	5V	TTL	+5		•	•	14-Pin DIP	4-Channel Serial I/O
†ADC0834C	8	±1 LSB	32 µs	5V	TTL	+5		•	•	14-Pin DIP	4-Channel Serial I/O
†ADC0838B	8	± 1⁄2 LSB	32 µs	5V	TTL	+5		•	•	20-Pin DIP 20-Pin PCC	8-Channel Serial I/O
†ADC0838C	8	±1 LSB	32 µs	5V	TTL	+5		•	0	20-Pin DIP 20-Pin PCC	8-Channel Serial I/O
†ADC0841B	8	± 1⁄2 LSB	40 µs	5V	TTL, TRI-STATE	+5		•	•	20-Pin DIP 20-Pin PCC	Differential Input, Internal Clock
†ADC0841C	8	±1 LSB	40 µs	5V	TTL, TRI-STATE	+5		•	•	20-Pin DIP 20-Pin PCC	Differential Input, Internal Clock
†ADC0844B	8	± 1⁄2 LSB	40 µs	5V	TTL, TRI-STATE	+ 5		•	•	20-Pin DIP	4-Channel MUX, Internal Clock
†ADC0844C	8	±1 LSB	40 µs	5V	TTL, TRI-STATE	+ 5		•	•	20-Pin DIP	4-Channel MUX, Internal Clock
†ADC0848B	8	±1⁄2 LSB	40 µs	5V	TTL, TRI-STATE	+5		•	•	24-Pin DIP 28-Pin PCC	8-Channel MUX, Internal Clock
†ADC0848C	8	±1 LSB	40 µs	5V	TTL, TRI-STATE	+5		•	•	24-Pin DIP 28-Pin PCC	8-Channel MUX, Internal Clock
ADC1001C	10	±1 LSB	200 µs	5V	TTL, TRI-STATE	+5		•	•	20-Pin DIP	8-Bit Bus Compatible, Differential Input
ADC1005B	10	± 1⁄2 LSB	50 µs	5V	TTL, TRI-STATE	+5	0	•	9	20-Pin DIP 20-Pin PCC	8-Bit Bus Compatible, Differential Input

A/D Converter Selection Guide (Continued)											
Part No.	Resolution (Bits)	Accuracy (Max)	Conversion Time	Input Voltage Range	Output Logic Levels	Supplies (V)	Temperature Range*			Package	Comments
							м	I	С		
A/D CONV	A/D CONVERTER (Continued)										
ADC1005C	10	±1 LSB	50 µs	5V	TTL, TRI-STATE	+5	•	•	•	20-Pin DIP 20-Pin PCC	8-Bit Bus Compatible, Differential Input
ADC1021C	10	±1 LSB	200 µs	5V	TTL, TRI-STATE	+5		•	•	24-Pin DIP	Differential Input
ADC1025B	10	± 1⁄2 LSB	50 µs	5V	TTL, TRI-STATE	+5	•	•	•	24-Pin DIP 28-Pin PCC	Differential Input
ADC1025C	10	±1 LSB	50 μs	5V	TTL, TRI-STATE	+5	•	•	•	24-Pin DIP 28-Pin PCC	Differential Input
ADC1205B	12+sign	±1⁄2 LSB	100 μs	±5V	TTL, TRI-STATE	+5, ±5		•	٠	24-Pin DIP	8-Bit Bus Compatible, Differential Input
ADC1205C	12+sign	±1 LSB	100 μs	±5V	TTL, TRI-STATE	+5, ±5		•	•	24-Pin DIP	8-Bit Bus Compatible, Differential Input
ADC1210	12	±¾ LSB	200 µs	10.2V	CMOS	+5 to ±15	•	•		24-Pin DIP	Bipolar or Unipolar Input
ADC1211	12	±2 LSB	200 µs	10.2V	CMOS	+5 to ±5	•	•		24-Pin DIP	Bipolar or Unipolar Input
ADC1225B	12+sign	±1⁄2 LSB	100 μs	±5V	TTL, TRI-STATE	+5, ±5		•	•	28-Pin DIP	Differential Input
ADC1225C	12+sign	±1 LSB	100 μs	±5V	TTL, TRI-STATE	+5, ±5		•	•	28-Pin DIP	Differential Input
ADC3511	31/2-Digit	0.05%	200 ms	2V	TTL, TRI-STATE	+5			٠	24-Pin DIP	Integrating μP Compatible
ADC3711	3¾-Digit	0.05%	400 ms	2V	TTL, TRI-STATE	+5			•	24-Pin DIP	Integrating μP Compatible
LM131	V-F	0.01%	N/A	V _{CC} – 2V	Open Collector	+5 to +40	•	•	•	8-Pin DIP or TO-99 Can	Voltage-to- Frequency Converter 100 kHz Max
DIGITAL VOLTMETER											
ADD3501	31/2-Digit	0.05%	200 ms	2V	7-Segment LED Drive	+5			•	28-Pin DIP	31/2-Digit LED DVM
ADD3701	31/2-Digit	0.05%	400 ms	2V	7-Segment LED Drive	+5			•	28-Pin DIP	3¾-Digit LED DVM

*Temperature ranges: "M" is -55°C to +125°C ambient; "I" is -40°C to +85°C or -25°C to +85°C; "C" is 0°C to +70°C.

 $\ensuremath{^+\!Accuracy}$ specified is absolute accuracy and includes total unadjusted error.

ADC0800 8-Bit A/D Converter

General Description

The ADC0800 is an 8-bit monolithic A/D converter using Pchannel ion-implanted MOS technology. It contains a high input impedance comparator, 256 series resistors and analog switches, control logic and output latches. Conversion is performed using a successive approximation technique where the unknown analog voltage is compared to the resistor tie points using analog switches. When the appropriate tie point voltage matches the unknown voltage, conversion is complete and the digital outputs contain an 8-bit complementary binary word corresponding to the unknown. The binary output is TRI-STATE® to permit bussing on common data lines.

The ADC0800PD is specified over -55°C to +125°C and the ADC0800PCD is specified over 0°C to 70°C.

Features

Low cost	
±5V, 10V input ranges	
No missing codes	
 Ratiometric conversion 	
TRI-STATE outputs	
Fast	T _C =50 μs
 Contains output latches 	
TTL compatible	
Supply voltages	5 V_{DC} and -12 V_{DC}
Resolution	8 bits
Linearity	±1 LSB
Conversion speed	40 clock periods
Clock range	50 to 800 kHz

Block Diagram


Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{SS} -22V
V _{SS} -22V
V_{SS} + 0.3V to V_{SS} - 22V
5 mA
20 mA

Power Dissipation (Note 3)	875 mW
ESD Susceptibility (Note 4)	500V
Storage Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	300°C

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC0800PD	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
ADC0800PCD	$0^{\circ}C \le T_{A} \le +70^{\circ}C$

Electrical Characteristics

These specifications apply for V_{SS} =5.0 V_{DC} , V_{GG} =-12.0 V_{DC} , V_{DD} =0 V_{DC} , a reference voltage of 10.000 V_{DC} across the on-chip R-network ($V_{R-NETWORK \ TOP}$ =5.000 V_{DC} and $V_{R-NETWORK \ BOTTOM}$ =-5.000 V_{DC}), and a clock frequency of 800 kHz. For all tests, a 475 Ω resistor is used from pin 5 to $V_{R-NETWORK \ BOTTOM}$ =-5 V_{DC} . Unless otherwise noted, these specifications apply over an ambient temperature range of -55°C to +125°C for the ADC0800PD and 0°C to +70°C for the ADC0800PCD.

Parameter	Conditions	Min	Тур	Max	Units
Non-Linearity	T _A =25°C, (Note 8) Over Temperature, (Note 8)			±1 ±2	LSB LSB
Differential Non-Linearity				± 1/2	LSB
Zero Error				±2 .	LSB
Zero Error Temperature Coefficient	(Note 9)			0.01	%/°C
Full-Scale Error				±2	LSB
Full-Scale Error Temperature Coefficient	(Note 9)			0.01	%/°C
Input Leakage	·			1	μA
Logical "1" Input Voltage	All Inputs	V _{SS} -1.0		V _{SS}	v
Logical "0" Input Voltage	All Inputs	V _{GG}		V _{SS} -4.2	v
Logical Input Leakage	T _A =25°C, All Inputs, V _{IL} = V _{SS} -10V			1	μΑ
Logical "1" Output Voltage	All Outputs, I _{OH} =100 µA	2.4			v
Logical "0" Output Voltage	All Outputs, I _{OL} = 1.6 mA			0.4	v
Disabled Output Leakage	T _A =25°C, All Outputs, V _{OL} = V _{SS} @10V			2	μΑ
Clock Frequency	$0^{\circ}C \le T_A \le +70^{\circ}C$ -55°C $\le T_A \le +125^{\circ}C$	50 100	4	800 500	kHz kHz
Clock Pulse Duty Cycle		40		60	%
TRI-STATE Enable/Disable Time				1	μs
Start Conversion Pulse	(Note 10)	1		31/2	Clock Periods
Power Supply Current	T _A =25°C			20	mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the ADC0800PD and ADC0800PCD when board mounted is 66°C/W.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 8: Non-linearity specifications are based on best straight line.

Note 9: Guaranteed by design only.

Note 10: Start conversion pulse duration greater than 31/2 clock periods will cause conversion errors.



Data is complementary binary (full scale is all "0's" output).

Application Hints

OPERATION

The ADC0800 contains a network with 256-300 Ω resistors in series. Analog switch taps are made at the junction of each resistor and at each end of the network. In operation, a reference (10.00V) is applied across this network of 256 resistors. An analog input (VIN) is first compared to the center point of the ladder via the appropriate switch. If VIN is larger than V_{BFF}/2, the internal logic changes the switch points and now compares VIN and 3/4 VREF. This process, known as successive approximation, continues until the best match of VIN and VBFF/N is made. N now defines a specific tap on the resistor network. When the conversion is complete, the logic loads a binary word corresponding to this tap into the output latch and an end of conversion (EOC) logic level appears. The output latches hold this data valid until a new conversion is completed and new data is loaded into the latches. The data transfer occurs in about 200 ns so that valid data is present virtually all the time in the latches. The data outputs are activated when the Output Enable is high, and in TRI-STATE when Output Enable is low. The Enable Delay time is approximately 200 ns. Each conversion requires 40 clock periods. The device may be operated in the free running mode by connecting the Start Conversion line to the End of Conversion line. However, to ensure start-up under all possible conditions, an external Start Conversion pulse is required during power up conditions.

REFERENCE

The reference applied across the 256 resistor network determines the analog input range. V_{REF} = 10.00V with the top of the R-network connected to 5V and the bottom connected to -5V gives a $\pm5V$ range. The reference can be level shifted between V_{SS} and V_{GG} . However, the voltage, applied to the top of the R-network (pin 15), must not exceed V_{SS} , to prevent forward biasing the on-chip parasitic silicon diodes that exist between the P-diffused resistors (pin 15) and the N-type body (pin 10, V_{SS}). Use of a standard logic power supply for V_{SS} can cause problems, both due to initial voltage tolerance and changes over temperature. A solution is to power the V_{SS} line (15 mA max drain) from the output of the op amp that is used to bias the top of the

R-network (pin 15). The analog input voltage and the voltage that is applied to the bottom of the R-network (pin 5) must be at least 7V above the $-V_{GG}$ supply voltage to ensure adequate voltage drive to the analog switches.

Other reference voltages may be used (such as 10.24V). If a 5V reference is used, the analog range will be 5V and accuracy will be reduced by a factor of 2. Thus, for maximum accuracy, it is desirable to operate with at least a 10V reference. For TTL logic levels, this requires 5V and -5V for the R-network. CMOS can operate at the 10 V_{DC} V_{SS} level and a single 10 V_{DC} reference can be used. All digital voltage levels for both inputs and outputs will be from ground to V_{SS}.

ANALOG INPUT AND SOURCE RESISTANCE CONSIDERATIONS

The lead to the analog input (pin 12) should be kept as short as possible. Both noise and digital clock coupling to this input can cause conversion errors. To minimize any input errors, the following source resistance considerations should be noted:

For R _S ≤5k	No analog input bypass capacitor re- quired, although a 0.1 μ F input bypass capacitor will prevent pickup due to un- avoidable series lead inductance.
For $5k < R_S \le 20k$	A 0.1 μ F capacitor from the input (pin 12) to ground should be used.
For Ba > 20k	Input bufforing in personany

For R_S>20k Input buffering is necessary.

If the overall converter system requires lowpass filtering of the analog input signal, use a 20 k Ω or less series resistor for a passive RC section or add an op amp RC active lowpass filter (with its inherent low output resistance) to ensure accurate conversions.

CLOCK COUPLING

The clock lead should be kept away from the analog input line to reduce coupling.

LOGIC INPUTS

The logical "1" input voltage swing for the Clock, Start Conversion and Output Enable should be ($V_{\rm SS}$ – 1.0V).

ADC0800

Application Hints (Continued)

CMOS will satisfy this requirement but a pull-up resistor should be used for TTL logic inputs.

RE-START AND DATA VALID AFTER EOC

The EOC line (pin 9) will be in the low state for a maximum of 40 clock periods to indicate "busy". A START pulse that occurs while the A/D is BUSY will reset the SAR and start a new conversion with the EOC signal remaining in the low state until the end of this new conversion. When the conversion is complete, the EOC line will go to the high voltage state. An additional 4 clock periods must be allowed to elapse after EOC goes high, before a new conversion cycle is requested. Start Conversion pulses that occur during this last 4 clock period interval may be ignored (see Figure 1 and 2 for high speed operation). This is a problem only for high conversion rates and keeping the number of conversions per second less than fCI OCK/44 automatically guarantees proper operation. For example, for an 800 kHz clock, approximately 18.000 conversions per second are allowed. The transfer of the new digital data to the output is initiated when EOC goes to the high voltage state.

POWER SUPPLIES

Standard supplies are $V_{SS}\!=\!+5V,\ V_{GG}\!=\!-12V$ and $V_{DD}\!=\!0V.$ Device accuracy is dependent on stability of the reference voltage and has slight sensitivity to $V_{SS}\!-\!V_{GG}.$ V_{DD} has no effect on accuracy. Noise spikes on the V_{SS} and V_{GG} supplies can cause improper conversion; therefore, filtering each supply with a 4.7 μF tantalum capacitor is recommended.

CONTINUOUS CONVERSIONS AND LOGIC CONTROL

Simply tying the EOC output to the Start Conversion input will allow continuous conversions, but an oscillation on this line will exist during the first 4 clock periods after EOC goes high. Adding a D flip-flop between EOC (D input) to Start Conversion (Q output) will prevent the oscillation and will allow a stop/continuous control via the "clear" input.

To prevent missing a start pulse that may occur after EOC goes high and prior to the required 4 clock period time interval, the circuit of *Figure 1* can be used. The RS latch can be set at any time and the 4-stage shift register delays the application of the start pulse to the A/D by 4 clock periods. The RS latch is reset 1 clock period after the A/D EOC signal goes to the low voltage state. This circuit also provides a Start Conversion pulse to the A/D which is 1 clock period wide.

A second control logic application circuit is shown in *Figure 2*. This allows an asynchronous start pulse of arbitrary length less than T_C, to continuously convert for a fixed high level and provides a single clock period start pulse to the A/D. The binary counter is loaded with a count of 11 when the start pulse to the A/D appears. Counting is inhibited until the EOC signal from the A/D goes high. A carry pulse is then generated 4 clock periods after EOC goes high and is used to reset the input RS latch. This carry pulse can be used to indicate that the conversion is complete, the data has transferred to the output buffers and the system is ready for a new conversion cycle.



Application Hints (Continued)

ZERO AND FULL-SCALE ADJUSTMENT

Zero Adjustment: This is the offset voltage required at the bottom of the R-network (pin 5) to make the 11111111 to 11111110 transition when the input voltage is $\frac{1}{2}$ LSB (20 mV for a 10.24V scale). In most cases, this can be accomplished by having a 1 k Ω pot on pin 5. A resistor of 475 Ω can be used as a non-adjustable best approximation from pin 5 to ground.

Typical Applications

Full-Scale Adjustment: This is the offset voltage required at the top of the R-network (pin 15) to make the 0000001 to 00000000 transition when the input voltage is 1 ½ LSB from full-scale (60 mV less than full-scale for a 10.24V scale). This voltage is guaranteed to be within ±2 LSB for the ADC0800 without adjustment. In most cases, adjustment can be accomplished by having a 1 k Ω pot on pin 15.



ADC0800



TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in *Figure 3*. Note that the LED drivers invert the digital output of the A/D converter to provide a binary display. A lab DVM can be used if a precision voltage source is not available. After adjusting the zero and full-scale, any number of points can be checked, as desired.

For ease of testing, a 10.24 V_{DC} reference is recommended for the A/D converter. This provides an LSB of 40 mV (10.240/256). To adjust the zero of the A/D, an analog input voltage of $\frac{1}{2}$ LSB or 20 mV should be applied and the zero adjust potentiometer should be set to provide a flicker on the LSB LED readout with all the other display LEDs OFF.

To adjust the full-scale adjust potentiometer, an analog input that is $1\frac{1}{2}$ LSB less than the reference (10.240–0.060 or 10.180 V_{DC}) should be applied to the analog input and the full-scale adjusted for a flicker on the LSB LED, but this time with all the other LEDs ON.

A complete circuit for a simple A/D tester is shown in *Figure* 4. Note that the clock input voltage swing and the digital output voltage swings are from 0V to 10.24V. The MM74C901 provides a voltage translation to 5V operation and also the logic inversion so the readout LEDs are in binary.



The digital output LED display can be decoded by dividing the 8 bits into the 4 most significant bits and 4 least significant bits. Table I shows the fractional binary equivalent of these two 8-bit groups. By adding the decoded voltages which are obtained from the column: "Input Voltage Value with a 10.240 V_{REF}" of both the MS and LS groups, the value of the digital display can be determined. For example, for an output LED display of "1011 0110" or "B6" (in hex) the voltage values from the table are 7.04 + 0.24 or

7.280 V_{DC}. These voltage values represent the center values of a perfect A/D converter. The input voltage has to change by $\pm 1/2$ LSB (± 20 mV), the "quantization uncertainty" of an A/D, to obtain an output digital code change. The effects of this quantization error have to be accounted for in the interpretation of the test results. A plot of this natural error source is shown in *Figure 5* where, for clarity, both the analog input voltage and the error voltage are normalized to LSBs.

	TABLE I. DECODING THE DIGITAL OUTPUT LEDS													
HEX	FRACTIONAL BINARY VALUE FOR HEX BINARY								INPUT VOLTAGE VALUE WITH 10.24 V _{REF}					
						MS	GROUP			LS GF	ROUP		MS GROUP	LS GROUP
F	1	1	1	1				15/16				15/256	9.600	0.600
Е	1	1	1	0			7/8				7/128		8.960	0.560
D	1	1	0	1				13/16				13/256	8.320	0.520
С	1	1	0	0		3/4				3/64			7.680	0.480
в	1	0	1	1				11/16				11/256	7.040	0.440
Α	1	0	1	0			5/8				5/128		6.400	0.400
9	1	0	0	1				9/16				9/256	5.760	0.360
8	1	0	0	0	1/2				1/32				5.120	0.320
7	0	1	1	1				7/16				7/256	4.480	0.280
6	0	1	1	0			3/8				3/128		3.840	0.240
5	0	1	0	1				5/16				5/256	3.200	0.200
4	0	1	0	0		1/4				1/64			2.560	0.160
3	0	0	1	1				3/16				3/256	1.920	0.120
2	0	0	1	0			1/8				1/128		1.280	0.080
1	0	0	0	1				1/16				1/256	0.640	0.040
0	0	0	0	0									0	0

TABLE I. DECODING THE DIGITAL OUTPUT LEDS





A low speed ramp generator can also be used to sweep the analog input voltage and the LED outputs will provide a binary counting sequence from zero to full-scale.

The techniques described so far are suitable for an engineering evaluation or a quick check on performance. For a higher speed test system, or to obtain plotted data, a digitalto-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be provided as either analog voltages or differences in two digital words.

A basic A/D tester which uses a DAC and provides the error as an analog output voltage is shown in *Figure 6*. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to directly readout the difference voltage, "A–C". For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of *Figure* 7 where the output code transitions can be detected as the 10-bit DAC is incremented. This provides $\frac{1}{4}$ LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.



TL/H/5670-16

TL/H/5670-17

FIGURE 6. A/D Tester with Analog Error Output

All R's=0.05% tolerance



FIGURE 7. Basic "Digital" A/D Tester

Connection Diagram

Dual-In-Line Package



TL/H/5670-9

Order Number ADC0800PD or ADC0800PCD See NS Package Number D18A ADC0800

National Semiconductor

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805 8-Bit µP Compatible A/D Converters

General Description

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric laddersimilar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- Compatible with 8080 µP derivatives-no interfacing logic needed - access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL volt-. age level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- OV to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5 V_{DC}, 2.5 V_{DC}, or ana-log span adjusted voltage reference

Kev Specifications

- Resolution
- Total error

- 8 bits
- $\pm \frac{1}{4}$ LSB, $\pm \frac{1}{2}$ LSB and ± 1 LSB 100 µs
- Conversion time



					Ze	ro Error, and Non-Lir	nearity)
SC800.	ĈŜ Rd	→o →o		Part Number	Full- Scale Adjusted	V _{REF} /2=2.500 V _{DC} (No Adjustments)	V _{REF} /2=No Connection (No Adjustments)
8080, Z80,	WR	→ 0	A/D	ADC0801	$\pm \frac{1}{4}$ LSB		
6048, ETC.		0 ₄	INTR	ADC0802		± 1/2 LSB	
		A		ADC0803	$\pm \frac{1}{2}$ LSB		
				ADC0804		±1 LSB	
		l		ADC0805			±1LSB
			TL/H/56/1-31				

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

6.5V
-0.3V to +18V
-0.3V to (V _{CC} $+ 0.3V$)
260°C
300°C
215°C
220°C

Operating Ratings (Notes 1 & 2)

Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0801/02LJ	−55°C≤T _A ≤+125°C
ADC0801/02/03/04LCJ	−40°C≤T _A ≤+85°C
ADC0801/02/03/05LCN	-40°C≤T _A ≤+85°C
ADC0804LCN	0°C≤T _A ≤+70°C
ADC0802/03/04LCV	0°C≤T _A ≤+70°C
ADC0802/03/04LCWM	0°C≤T _A ≤+70°C
Range of V _{CC}	4.5 V_{DC} to 6.3 V_{DC}

Electrical Characteristics

The following specifications apply for V_{CC}=5 V_{DC}, T_{MIN} \leq T_A \leq T_{MAX} and f_{CLK}=640 kHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			± 1⁄4	LSB
ADC0802: Total Unadjusted Error (Note 8)	V _{REF} /2=2.500 V _{DC}			± 1/2	LSB
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			± 1/2	LSB
ADC0804: Total Unadjusted Error (Note 8)	V _{REF} /2=2.500 V _{DC}			±1	LSB
ADC0805: Total Unadjusted Error (Note 8)	V _{REF} /2-No Connection			±1	LSB
V _{REF} /2 Input Resistance (Pin 9)	ADC0801/02/03/05 ADC0804 (Note 9)	2.5 0.75	8.0 1.1		kΩ kΩ
Analog Input Voltage Range	(Note 4) V(+) or V(-)	Gnd-0.05		V _{CC} +0.05	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		± 1/16	± 1/8	LSB
Power Supply Sensitivity	$V_{CC} = 5 V_{DC} \pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		± 1/16	± 1/8	LSB

AC Electrical Characteristics

The following specifications apply for V_{CC}=5 V_{DC} and T_A=25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
т _с	Conversion Time	f _{CLK} =640 kHz (Note 6)	103		114	μs
т _с	Conversion Time	(Note 5, 6)	66		73	1/f _{CLK}
fCLK	Clock Frequency Clock Duty Cycle	V _{CC} =5V, (Note 5) (Note 5)	100 40	640	1460 60	kHz %
CR	Conversion Rate in Free-Running Mode	$\frac{\overline{INTR} \text{ tied to } \overline{WR} \text{ with}}{\overline{CS}=0 \text{ V}_{DC}, \text{ f}_{CLK}=640 \text{ kHz}}$	8770		9708	conv/s
tw(WR)L	Width of WR Input (Start Pulse Width)	CS=0 V _{DC} (Note 7)	100			ns
tACC	Access Time (Delay from Falling Edge of RD to Output Data Valid)	C _L = 100 pF		135	200	ns
t _{1H} , t _{0H}	TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	C _L = 10 pF, R _L = 10k (See TRI-STATE Test Circuits)		125	200	ns
t _{WI} , t _{RI}	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
C _{IN}	Input Capacitance of Logic Control Inputs			5	7.5	рF
COUT	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	рF
CONTROL	INPUTS [Note: CLK IN (Pin 4) is the input	of a Schmitt trigger circuit and is t	herefore sp	pecified se	parately]	
V _{IN} (1)	Logical "1" Input Voltage (Except Pin 4 CLK IN)	V _{CC} =5.25 V _{DC}	2.0		15	V _{DC}

3

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTROL	INPUTS [Note: CLK IN (Pin 4) is the	input of a Schmitt trigger circuit and	is therefore	e specified se	parately]	
V _{IN} (0)	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 4.75 V_{DC}$			0.8	V _{DC}
l _{IN} (1)	Logical "1" Input Current (All Inputs)	V _{IN} =5 V _{DC}		0.005	1	μA _{DC}
I _{IN} (0)	Logical "0" Input Current (All Inputs)	V _{IN} =0 V _{DC}	-1	-0.005		μA _{DC}
CLOCK IN	AND CLOCK R					
V _T +	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	V _{DC}
V _T -	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	V _{DC}
V _H	CLK IN (Pin 4) Hysteresis $(V_T+)-(V_T-)$		0.6	1.3	2.0	V _{DC}
V _{OUT} (0)	Logical "0" CLK R Output Voltage	I _O =360 μA V _{CC} =4.75 V _{DC}			0.4	V _{DC}
V _{OUT} (1)	Logical "1" CLK R Output Voltage	$I_{O} = -360 \ \mu A$ $V_{CC} = 4.75 \ V_{DC}$	2.4			V _{DC}
DATA OUT	PUTS AND INTR				• • • • • • • • • • • • • • • • • • • •	
V _{OUT} (0)	Logical "0" Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6 \text{ mA}, V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.0 \text{ mA}, V_{CC} = 4.75 V_{DC}$			0.4 0.4	V _{DC} V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	$I_0 = -360 \ \mu A, V_{CC} = 4.75 \ V_{DC}$	2.4			V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	$I_0 = -10 \ \mu A$, $V_{CC} = 4.75 \ V_{DC}$	4.5			V _{DC}
lout	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0 V_{DC}$ $V_{OUT} = 5 V_{DC}$	-3		3	μΑ _{DC} μΑ _{DC}
ISOURCE		V _{OUT} Short to Gnd, T _A =25°C	4.5	6		mA _{DC}
ISINK		V_{OUT} Short to V_{CC} , $T_A = 25^{\circ}C$	9.0	16		mA _{DC}
POWER SL	JPPLY					
lcc	Supply Current (Includes Ladder Current)	$f_{CLK} = 640 \text{ kHz},$ $V_{REF}/2 = \text{NC}, T_A = 25^{\circ}\text{C}$ and $\overline{\text{CS}} = 5\text{V}$				
	ADC0801/02/03/04LCJ/05 ADC0804LCN/LCV/LCWM		2	1.1 1.9	1.8 2.5	mA mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from V_{CC} to Gnd and has a typical breakdown voltage of 7 V_{DC}.

Note 4: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog input (5V) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Accuracy is guaranteed at f_{CLK} = 640 kHz. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.

Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 2 and section 2.0.

Note 7: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see timing diagrams).

Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 5.

Note 9: The V_{REF}/2 pin is the center point of a two-resistor divider connected from V_{CC} to ground. In all versions of the ADC0801, ADC0802, ADC0803, and ADC0805, and in the ADC0804LCJ, each resistor is typically 16 kΩ. In all versions of the ADC0804 except the ADC0804LCJ, each resistor is typically 2.2 kΩ. Note 10: Human body model, 100 pF discharged through a 1.5 kΩ resistor.



3-19

9



ADC0801/ADC0802/ADC0803/ADC0804/ADC0805

6800 Interface







Absolute with a 2.500V Reference



Zero-Shift and Span Adjust: $2V\!\le\!V_{IN}\!\le\!5V$



Absolute with a 5V Reference



Span Adjust: 0V \leq V_{IN} \leq 3V



3



1 mV Resolution with µP Controlled Range



Digitizing a Current Flow



TL/H/5671-6





*See Figure 5 to select R value DB7 = "1" for $V_{IN}(+) > V_{IN}(-) + (V_{REF}/2)$ Omit circuitry within the dotted area if hysteresis is not needed

Low-Cost, μ P Interfaced, Temperature-to-Digital Converter



*Beckman Instruments #694-3-R10K resistor array







3-25





Noise Filtering the Analog Input









Multiplexing Differential Inputs



Increasing Bus Drive and/or Reducing Time on Bus



*Allows output data to set-up at falling edge of CS

Sampling an AC Input Signal



Note 1: Oversample whenever possible [keep fs > 2f(-60)] to eliminate input frequency folding (aliasing) and to allow for the skirt response of the filter.

Note 2: Consider the amplitude errors which are introduced within the passband of the filter.

70% Power Savings by Clock Gating



Power Savings by A/D and V_{REF} Shutdown



TL/H/5671-11

Note: Logic inputs can be driven to V_{CC} with A/D supply at zero volts. Buffer prevents data bus from overdriving output of A/D when in shutdown mode.

Functional Description

1.0 UNDERSTANDING A/D ERROR SPECS

A perfect A/D transfer characteristic (staircase waveform) is shown in *Figure 1a*. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the V_{REF}/2 pin). The digital output codes that correspond to these inputs are shown as D-1, D, and D+1. For the perfect A/D, not only will centervalue (A-1, A, A+1, . . .) analog inputs produce the correct output ditigal codes, but also each riser (the transitions between adjacent output codes) will be located $\pm \frac{1}{2}$ LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend $\pm \frac{1}{2}$ LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.

Figure 1b shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than $\pm \frac{1}{4}$ LSB. In other words, if we apply an analog input equal to the centervalue $\pm \frac{1}{4}$ LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than $\frac{1}{2}$ LSB.

The error curve of *Figure 1c* shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.

Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of *Figure 1a* is +1/2 LSB because the digital code appeared 1/2 LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.



2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage $[V_{IN}(+) - V_{IN}(-)]$ to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the \overline{WR} input with $\overline{CS}=0$. To ensure start-up under all possible conditions, an external \overline{WR} pulse is required during the first power-up cycle.

On the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. *Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.*

A functional diagram of the A/D converter is shown in *Figure 2*. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines.

The converter is started by having CS and WR simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either WR or CS is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide \overline{CS} and \overline{WR} signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.



Note 1: CS shown twice for clarity.

Note 2: SAR = Successive Approximation Register.



After the "1" is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the $\overline{\rm INTR}$ input signal.

Note that this <u>SET</u> control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at γ_{6} of the frequency of the external clock). If the data output is continuously enabled (CS and RD both held low), the INTR output will still signal the end of conversion (by a highto-low transition), because the <u>SET</u> input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level in this operating mode. This <u>INTR</u> output will therefore stay low for the duration of the <u>SET</u> signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low—see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the \overline{Q} output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.

2.1 Digital Control Inputs

The digital control inputs (\overline{CS} , \overline{RD} , and \overline{WR}) meet standard T²L logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the \overline{CS} input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the \overline{WR} input (pin 3) and the Output Enable function is caused by an active low pulse at the \overline{RD} input (pin 2).

2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The V_{IN}(-) input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA-20 mA current loop conversion. In addition, commonde noise can be reduced by use of the differential input. The time interval between sampling V_{IN}(+) and V_{IN}(-) is 4-1/₂ clock periods. The maximum error voltage due to this

slight time difference between the input voltage samples is given by:

$$\Delta V_{e}(MAX) = (V_{P}) (2\pi f_{CM}) \left(\frac{4.5}{f_{CLK}}\right),$$

where:

 ΔV_e is the error voltage due to sampling delay

VP is the peak value of the common-mode voltage

fcm is the common-mode frequency

As an example, to keep this error to 1/4 LSB (~5 mV) when operating with a 60 Hz common-mode frequency, f_{cm} , and using a 640 kHz A/D clock, f_{CLK} , would allow a peak value of the common-mode voltage, Vp, which is given by:

$$V_{\mathsf{P}} = \frac{[\Delta V_{\mathsf{e}(\mathsf{MAX})} (\mathsf{f}_{\mathsf{CLK}})]}{(2\pi \mathsf{f}_{\mathsf{om}}) (4.5)}$$

or

$$V_{\rm P} = \frac{(5 \times 10^{-3}) \,(640 \times 10^{3})}{(6.28) \,(60) \,(4.5)}$$

which gives

V_P ≅ 1.9V.

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.

An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

2.3 Analog Inputs

2.3.1 Input Current

Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in *Figure 3*.



FIGURE 3. Analog Input Impedance

The voltage on this capacitance is switched and will result in currents entering the $V_{\rm IN}(+)$ input pin and leaving the $V_{\rm IN}(-)$ input which will depend on the analog differential input voltage levels. These current transients occur at the leading edge of the internal clocks. They rapidly decay and do not cause errors as the on-chip comparator is strobed at the end of the clock period.

Fault Mode

If the voltage source applied to the V_{IN}(+) or V_{IN}(-) pin exceeds the allowed operating range of V_{CC}+50 mV, large input currents can flow through a parasitic diode to the V_{CC} pin. If these currents can exceed the 1 mA max allowed spec, an external diode (1N914) should be added to bypass this current to the V_{CC} pin (with the current bypassed with this diode, the voltage at the V_{IN}(+) pin can exceed the V_{CC} voltage by the forward voltage of this diode).

2.3.2 Input Bypass Capacitors

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the VIN(+) input voltage at full-scale. For continuous conversions with a 640 kHz clock frequency with the VIN(+) input at 5V, this DC current is at a maximum of approximately 5 µA. Therefore, bypass capacitors should not be used at the analog inputs or the V_{REF}/2 pin for high resistance sources (> 1 kΩ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

2.3.3 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, *will not cause errors* as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ($\leq 1 \, k\Omega$) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, ($\leq 1 \, k\Omega$), a 0.1 μ F bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire. A 100 Ω series resistor can be used to isolate this capacitor—both the R and C are placed outside the feedback loop—from the output of an op amp, if used.

2.3.4 Noise

The leads to the analog inputs (pin 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 5 kΩ. Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1.). This scale error depends on both a large source resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust $V_{REF}/2$ for a proper full-scale reading—see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

2.4 Reference Voltage

2.4.1 Span Adjust

For maximum applications flexibility, these A/Ds have been designed to accommodate a 5 V_{DC} , 2.5 V_{DC} or an adjusted voltage reference. This has been achieved in the design of the IC as shown in *Figure 4*.



TL/H/5671-15

FIGURE 4. The V_{REFERENCE} Design on the IC Notice that the reference voltage for the IC is either 1/₂ of the voltage applied to the V_{CC} supply pin, or is equal to the voltage that is externally forced at the V_{REF}/2 pin. This allows for a ratiometric voltage reference using the V_{CC} supply, a 5 V_{DC} reference voltage can be used for the V_{CC} supply or a voltage less than 2.5 V_{DC} can be applied to the V_{REF}/2 input for increased application flexibility. The internal gain to the V_{REF}/2 input is 2, making the full-scale differ-

ential input voltage twice the voltage at pin 9.

An example of the use of an adjusted reference voltage is to accommodate a reduced span—or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from 0.5 V_{DC} to 3.5 V_{DC}, instead of 0V to 5 V_{DC}, the span would be 3V as shown in *Figure 5*. With 0.5 V_{DC} applied to the V_{IN}(-) pin to absorb the offset, the reference voltage can be made equal to $1/_2$ of the 3V span or 1.5 V_{DC}. The A/D now will encode the V_{IN}(+) signal from 0.5V to 3.5 V with the 0.5V input corresponding to zero and the 3.5 V_{DC} input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range.



FIGURE 5. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range

2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For VBFF/2 voltages of 2.4 V_{DC} nominal value, initial errors of ± 10 mV_{DC} will cause conversion errors of ± 1 LSB due to the gain of 2 of the V_{REF}/2 input. In reduced span applications, the initial value and the stability of the V_{BFF}/2 input voltage become even more important. For example, if the span is reduced to 2.5V, the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the V_{BFF}/2 input becomes 5 mV. As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5V place even tighter requirements on the initial accuracy and stability of the reference source.

In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ (6 mV max) over $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$. Other temperature range parts are also available.

2.5 Errors and Reference Voltage Adjustments

2.5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN(MIN)}, is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the A/D V_{IN}(-) input at this V_{IN(MIN)} value (see Applications section). This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN} (-) input and applying a small magnitude positive voltage to the V_{IN} (+) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal $\frac{1}{2}$ LSB value ($\frac{1}{2}$ LSB = 9.8 mV for V_{REF}/2=2.500 V_{DC}).

2.5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage that is $1^{1}\!\!/_2$ LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF}/2 input (pin 9 or the V_{CC} supply if pin 9 is not used) for a digital output code that is just changing from 1111 1110 to 1111 1111.

2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. A V_{IN}(+) voltage that equals this desired zero reference plus $\frac{1}{2}$ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should then be made (with the proper $V_{IN}(-)$ voltage applied) by forcing a voltage to the $V_{IN}(+)$ input which is given by:

$$V_{\text{IN}}(+) \text{ fs adj} = V_{\text{MAX}} - 1.5 \left[\frac{(V_{\text{MAX}} - V_{\text{MIN}})}{256} \right]$$

where:

 V_{MAX} = The high end of the analog input range and

 $V_{\mbox{MIN}}\mbox{=}$ the low end (the offset zero) of the analog range. (Both are ground referenced.)

The V_{REF}/2 (or V_{CC}) voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX}. This completes the adjustment procedure.

2.6 Clocking Option

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in *Figure 6.*



FIGURE 6. Self-Clocking the A/D

Heavy capacitive or DC loading of the clock R pin should be avoided as this will disturb normal converter operation. Loads less than 50 pF, such as driving up to 7 A/D converter clock inputs from a single clock R pin of 1 converter, are allowed. For larger clock line loading, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the clock R pin (do not use a standard TTL buffer).

2.7 Restart During a Conversion

If the A/D is restarted (\overline{CS} and \overline{WR} go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The $\overline{\text{INTR}}$ output simply remains at the "1" level.

2.8 Continuous Conversions

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the \overline{CS} input is grounded and the \overline{WR} input is tied to the \overline{INTR} output. This \overline{WR} and \overline{INTR} node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitive loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus.

There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

2.10 Power Supplies

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the V_{CC} supply.

2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from the analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.



A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to digital ground. Any $V_{REF}/2$ bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of 1/4 LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in *Figure 7*.

For ease of testing, the V_{REF}/2 (pin 9) should be supplied with 2.560 V_{DC} and a V_{CC} supply voltage of 5.12 V_{DC} should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.090 V_{DC} (5.120–1½ LSB) should be applied to the V_{IN}(+) pin with the V_{IN}(-) pin grounded. The value of the V_{REF}/2 input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of V_{REF}/2 should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table I shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the "VMS" and "VLS" columns in Table I, the nominal value of the digital display (when



 $V_{\text{REF}}/2=2.560\text{V})$ can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 + 0.120 or 3.640 V_{DC} . These voltage values represent the center-values of a perfect A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.

For a higher speed test system, or to obtain plotted data, a digital-to-analog converter is needed for the test set-up. An accurate 10-bit DAC can serve as the precision voltage source for the A/D. Errors of the A/D under test can be expressed as either analog voltages or differences in 2 digital words.

A basic A/D tester that uses a DAC and provides the error as an analog output voltage is shown in *Figure 8*. The 2 op amps can be eliminated if a lab DVM with a numerical subtraction feature is available to read the difference voltage, "A-C", directly. The analog input voltage can be supplied by a low frequency ramp generator and an X-Y plotter can be used to provide analog error (Y axis) versus analog input (X axis).

For operation with a microprocessor or a computer-based test system, it is more convenient to present the errors digitally. This can be done with the circuit of *Figure 9*, where the output code transitions can be detected as the 10-bit DAC is incremented. This provides $\frac{1}{4}$ LSB steps for the 8-bit A/D under test. If the results of this test are automatically plotted with the analog input on the X axis and the error (in LSB's) as the Y axis, a useful transfer function of the A/D under test results. For acceptance testing, the plot is not necessary and the testing speed can be increased by establishing internal limits on the allowed error for each code.

4.0 MICROPROCESSOR INTERFACING

To dicuss the interface with 8080A and 6800 microprocessors, a common sample subroutine structure is used. The microprocessor starts the A/D, reads and stores the results of 16 successive conversions, then returns to the user's program. The 16 data bytes are stored in 16 successive memory locations. All Data and Addresses will be given in hexadecimal form. Software and hardware details are provided separately for each type of microprocessor.

4.1 Interfacing 8080 Microprocessor Derivatives (8048, 8085)

This converter has been designed to directly interface with derivatives of the 8080 microprocessor. The A/D can be mapped into memory space (using standard memory address decoding for \overline{CS} and the MEMR and MEMW strobes) or it can be controlled as an I/O device by using the $\overline{I/OR}$ and $\overline{I/OW}$ strobes and decoding the address bits A0 \rightarrow A7 (or address bits A8 \rightarrow A15 as they will contain the same 8-bit address information) to obtain the \overline{CS} input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. To make use of the additional memory reference instructions, the A/D should be mapped into memory space. An example of an A/D in I/O space is shown in *Figure 10*.

Fur	Functional Description (Continued)									ADC0801			
	ANALOG INPUT ANALOG INPUT VOLTAGE FIGURE 8. A/D Tester with Analog Error Output										/ADC0802/ADC0803/ADC0804/ADC0805		
	DIGITAL INPUT DACIOU DACIO D												
нех	HEX BINARY FRACTIONAL BINARY VALUE FOR OUTPUT VOLTAGE WITH									-			
					MS GROUP LS GROUP					VMS GROUP*	VLS GROUP*	-	
F E D C	1 1 1	1 1 1 1	1 1 0 0	1 0 1 0	3	7/8	15/16 13/16	3/64	7/128	15/256 13/256	4.800 4.480 4.160 3.840	0.300 0.280 0.260 0.240	-
B A 9 8	1 1 1	0 0 0 0	1 1 0 0	1 0 1 0	1/2	5/8	11/16 9/16	1/32	5/128	11/256 9/256	3.520 3.200 2/880 2/560	0.220 0.200 0.180 0.160	-
7 6 5 4	0 0 0 0	1 1 1 1	1 1 0 0	1 0 1 0	1	3/8	7/16 5/16	1/64	3/128	7/256 2/256	2.240 1.920 1.600 1/280	0.140 0.120 0.100 0.080	_
3 2 1 0	0 0 0 0	0 0 0 0	1 1 0 0	1 0 1 0		1/8	3/16 1/16		1/128	3/256 1/256	0.960 0.640 0.320 0	0.060 0.040 0.020 0	_
*Displ	*Display Output=VMS Group + VLS Group												

3

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805



TL/H/5671-20

Note 1: *Pin numbers for the DP8228 system controller, others are INS8080A.

Note 2: Pin 23 of the INS8228 must be tied to + 12V through a 1 k Ω resistor to generate the RST 7 instruction when an interrupt is acknowledged as required by the accompanying sample program.

FIGURE 10. ADC0801-INS8080A CPU Interface

SAMPLE PROGRAM FOR FIGURE 10 ADC0801-INS8080A CPU INTERFACE

0038	C3 00 03	RST 7:	JMP	LD DATA	
•	•	•			
٠	•	•			
0100	21 00 02	START:	LXI H 020	он	; HL pair will point to
					; data storage locations
0103	31 00 04	RETURN:	LXI SP 04	OOH	; Initialize stack pointer (Note 1)
0106	7D		MOVA, L		; Test # of bytes entered
0107	FE OF		CPI OF H		; If $\# = 16$. JMP to
0109	CA 13 01		JZ CONT		; user program
0100	D3 E0		OUT EO H		; Start A/D
010E	FB		EI		;Enable interrupt
OlOF	00	LOOP:	NOP		; Loop until end of
0110	C3 OF 01		JMP LOOP		; conversion
0113	•	CONT:	•		
٠	•	•	•		
•	•	(User program to	•		
٠	•	process data)	•		
٠	•	•	•		
•	•	•	•		
0300	DB EO	LD DATA:	IN EO H		; Load data into accumulator
0302	77		MOV M, A		; Store data
0303	23		INX H		; Increment storage pointer
0304	C3 O3 O1		JMP RETU	RN	
Note 1: The s	tack pointer must b	e dimensioned because a RST 7	7 instruction push	es the PC onto t	he stack.

Note 2: All address used were arbitrarily chosen.

The standard control bus signals of the 8080 \overline{CS} , \overline{RD} and \overline{WR}) can be directly wired to the digital control inputs of the A/D and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF.

4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in *Figure 10* may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS828 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate \overline{CS} for the converter.

27

93

It is important to note that in systems where the A/D converter is 1-of-8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as $\overline{\rm CS}$ inputs—one for each I/O device.

4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see *Figure 11*) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of the I/O lines (bit 0 of port 1) is used as the chip select signal to the A/D, thus eliminating the use of an external address decoder. Bus control signals $\overline{\text{RD}}$, $\overline{\text{WR}}$ and $\overline{\text{INT}}$ of the 8048 are tied directly to the A/D. The 16 converted data words are stored at onchip RAM locations from 20 to 2F (Hex). The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are generated by reading from and writing into a dummy address, respectively. A sample interface program is shown below.

; Clear ACC to get out of

; the interrupt loop



A

CLR

RETR

4.2 Interfacing the Z-80

The Z-80 control bus is slightly different from that of the 8080. General RD and WR strobes are provided and separate memory request, MREQ, and I/O request, IORQ, signals are used which have to be combined with the generalized strobes to provide the equivalent 8080 signals. An advantage of operating the A/D in I/O space with the Z-80 is that the CPU will automatically insert one wait state (the RD and WR strobes are extended one clock period) to allow more time for the I/O devices to respond. Logic to map the A/D in I/O space is shown in Figure 13.



FIGURE 13. Mapping the A/D as an I/O Device for Use with the Z-80 CPU

Additional I/O advantages exist as software DMA routines are available and use can be made of the output data transfer which exists on the upper 8 address lines (A8 to A15) during I/O input instructions. For example, MUX channel selection for the A/D can be accomplished with this operating mode.

4.3 Interfacing 6800 Microprocessor Derivatives (6502. etc.)

The control bus for the 6800 microprocessor derivatives does not use the RD and WR strobe signals. Instead it employs a single R/W line and additional timing, if needed, can be derived fom the ϕ 2 clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA, indicates that the current address is valid. Figure 14 shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the \overline{CS} decoding is shown using 1/2 DM8092. Note that in many 6800 systems, an already decoded $\overline{4/5}$ line is brought out to the common bus at pin 21. This can be tied directly to the \overline{CS} pin of the A/D. provided that no other devices are addressed at HX ADDR: 4XXX or 5XXX.

The following subroutine performs essentially the same function as in the case of the 8080A interface and it can be called from anywhere in the user's program.

In Figure 15 the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the CS pin of the A/D is grounded since the PIA is already memory mapped in the M6800 system and no CS decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D RD pin can be grounded.

A sample interface program equivalent to the previous one is shown below Figure 15. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007, respectively.

5.0 GENERAL APPLICATIONS

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.

5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor's total system servicing time by the number of channels. since all conversions occur simultaneously. This scheme is shown in Figure 16.



FIGURE 14, ADC0801-MC6800 CPU Interface

	SAMPLE I	PROGRAM FOR A	FIGURE 14 AD	C0801-MC6800 C	PU INTERFACE
0010	DF 36	DATAIN	STX	TEMP2	; Save contents of X
0012	CE 00 2C		LDX	#\$002C	; Upon IRQ low CPU
0015	FF FF F8		STX	\$FFF8	; jumps to 002C
0018	B7 50 00		STAA	\$5000	; Start ADC0801
001B	OE		CLI		
001C	3E	CONVRT	WAI		;Wait for interrupt
001D	DE 34		LDX	TEMPL	
001F	8C 02 0F		CPX	#\$020F	; Is final data stored?
0022	27 14		BEQ	ENDP	
0024	B7 50 00		STAA	\$5000	;Restarts ADC0801
0027	08		INX		
0028	DF 34		STX	TEMPL	
002A	20 F0		BRA	CONVRT	
002C	DE 34	INTRPT	LDX	TEMP1	
002E	B6 50 00		LDAA	\$5000	; Read data
0031	A7 00		STAA	Х	; Store it at X
0033	3B		RTI		
0034	02 00	TEMP1	FDB	\$0200	; Starting address for
					; data storage
0036	00 00	TEMP2	FDB	\$0000	
0038	CE 02 00	ENDP	LDX	#\$0200	;Reinitialize TEMP1
003B	DF 34		STX	TEMPL	
003D	DE 36		LDX	TEMP2	
003F	39		RTS		; Return from subroutine
					;Touser's program

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.





3

TL/H/5671-25

SAMPLE PROGRAM FOR FIGURE 15 ADC0801-MC6820 PIA INTERFACE

0010	CE 00 38	DATAIN	LDX	#\$0038	; Upon IRQ low CPU
0013	FF FF F8		STX	\$FFF8	; jumps to 0038
0016	B6 80 06		LDAA	PIAORB	; Clear possible IRQ flags
0019	4F		CLRA		
001A	B7 80 07		STAA	PIACRB	
001D	B7 80 06		STAA	PIAORB	; Set Port B as input
0020	OE		CLI		
0021	C6 34		LDAB	#\$34	
0023	86 3D		LDAA	#\$3D	<i>,</i>
0025	F7 80 07	CONVRT	STAB	PIACRB	; Starts ADC0801
0028	B7 80 07		STAA	PIACRB	
002B	3E		WAI		;Wait for interrupt
0020	DE 40		LDX	TEMP1	
002E	8C 02 0F		CPX	#\$020F	; Is final data stored?
0031	27 OF		BEQ	ENDP	
0033	08		INX		
0034	DF 40		STX	TEMP1	
0036	20 ED		BRA	CONVRT	
0038	DE 40	INTRPT	LDX	TEMP1	
003A	B6 80 06		LDAA	PIAORB	;Read data in
003D	A7 00		STAA	х	;Store it at X
003F	3B		RTI		
0040	02 00	TEMP1	FDB	\$0200	; Starting address for
					; data storage
0042	CE 02 00	ENDP	LDX	#\$0200	;Reinitialize TEMP1
0045	DF 40		STX	TEMP1	
0047	39		RTS		; Return from subroutine
		PIAORB	EQU	\$8006	;Touser's program
		PIACRB	EQU	\$8007	

The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801's directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.

All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5XXX will be decoded by the circuit, pulling all the CS inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all A/Ds have completed their conversion before the microprocessor is interrupted.

The subroutine, DATA IN, may be called from anywhere in the user's program. Once called, this routine initializes the CPU. starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to 0207, before returning to the user's program. All CPU registers then recover the original data they had before servicing DATA IN.

5.2 Auto-Zeroed Differential Transducer Amplifier and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full A/D converter input dynamic range.



FIGURE 16. Interfacing Multiple A/Ds in an MC6800 System SAMPLE PROGRAM FOR *FIGURE 16* INTERFACING MULTIPLE A/Ds IN AN MC6800 SYSTEM

ADDRESS	HEX CODE	M	NEMONICS		COMMENTS
0010	DF 44	DATAIN	STX	TEMP	; Save Contents of X
0012	CE 00 2A		LDX	#\$002A	; Upon IRQ LOW CPU
0015	FF FF F8		STX	\$FFF8	; Jumps to 002A
0018	B7 50 00		STAA	\$5000	;Starts all A/D's
001B	OE		CLI		
0010	3E		WAI		;Wait for interrupt
001D	CE 50 00		LDX	#\$5000	
0020	DF 40		STX	INDEX1	; Reset both INDEX
0022	CE 02 00		LDX	#\$0200	; 1 and 2 to starting
0025	DF 42		STX	INDEX2	;addresses
0027	DE 44		LDX	TEMP	
0029	39		RTS		;Return from subroutine
002A	DE 40	INTRPT	LDX	INDEX1	; INDEX1 \rightarrow X
0020	A6 00		LDAA	Х	; Read data in from A/D at X
002E	08		INX		; Increment X by one
002F	DF 40		STX	INDEX1	; $X \rightarrow INDEX1$
0031	DE 42		LDX	INDEX2	; INDEX2 \rightarrow X

3-41

SAM	PLE PROGRAM	FOR <i>FIGUR</i>	RE 16 INTERFA	CING MUL	FIPLE A/Ds IN AN MC6800 SYSTEM
ADDRESS	HEX CODE		MNEMONICS		COMMENTS
0033	A7 00		STAA	X	; Store data at X
0035	80 02 07		CPX	#\$0207	;Have all A/D's been read?
0038	27 05		BEQ	RETURN	; Yes: branch to RETURN
003A	08		INX		; No: increment X by one
003B	DF 42		STX	INDEX2	$; x \rightarrow $ INDEX2
003D	20 EB		BRA	INTRPT	; Branch to 002A
003F	3B	RETURN	RTI		
0040	50 00	INDEX1	FDB	\$5000	; Starting address for A/D
0042	02 00	INDEX2	FDB	\$0200	; Starting address for data storage
0044	00 00	TEMP	FDB	\$0000	

Note 1: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. *Figure 17* is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only 50 μ V for 1/4 LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:



where I_X is the current through resistor R_X. All of the offset error terms can be cancelled by making $\pm I_X R_X = V_{OS1} + V_{OS3} - V_{OS2}$. This is the principle of this auto-zeroing scheme.

The INS8080A uses the 3 I/O ports of an INS8255 Programable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in *Figure 18*. The PPI is programmed for basic I/O operation (mode 0) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch SW1 is closed to force the preamp's differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal. Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.

Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at Vx increases or decreases as reguired to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A1 is approximately 2.5V so that a logic "1" (5V) on any output of Port B will source current into node Vx thus raising the voltage at V_X and making the output differential more negative. Conversely, a logic "0" (0V) will pull current out of node V_X and decrease the voltage, causing the differential output to become more positive. For the resistor values shown, V_X can move ± 12 mV with a resolution of 50 μ V, which will null the offset error term to 1/4 LSB of fullscale for the ADC0801. It is important that the voltage levels that drive the auto-zero resistors be constant. Also, for symmetry, a logic swing of 0V to 5V is convenient. To achieve this, a CMOS buffer is used for the logic output signals of Port B and this CMOS package is powered with a stable 5V source. Buffer amplifier A1 is necessary so that it can source or sink the D/A output current.


A flow chart for the zeroing subroutine is shown in *Figure* 19. It must be noted that the ADC0801 series will output an all zero code when it converts a negative input $[V_{\rm IN}(-) \geq V_{\rm IN}(+)]$. Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.

Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull V_X more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port B is set to make V_X more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.

The actual program is given in *Figure 20*. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:

Port A and the ADC0801 are at port address E4

Port B is at port address E5

Port C is at port address E6

PPI control word port is at port address E7

Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801

5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode

In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a need for the CPU to determine which device requires servicing. *Figure 21* and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of A/D 1 being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.

The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the $\overline{\rm INTR}$ outputs of all the converters. Each converter which initiates an interrupt will place a logic "0" in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of that data entered.



FIGURE 19. Flow Chart for Auto-Zero Routine

5.3 Multipl	e A/D Con	verters in a Z-80® Interrupt D	riven	
		FIGURE 20. Softwa	are for Auto-Zeroed Differen	tial A/D
Note: All num	erical values a	re hexadecimal representations.		
3048	C33D3D	IMP Normal		
3045	C2143D	INZ Auto-Zero		, In auto 2010 Subroutine
3042	FEFF	ANT FF		, is prog = 0: if not blay • in sut a zero subroutine
3041	79	MOV D,A		· Is P Pag = 0% If not star
3035	EEFF 57	ANT FF MOUD A		; invert data
3030	UBL4 VVVV	TN Y A	reau A/D Suproutine	; reau A/D data
2020	DDEA	proper data values	Rood & /D Cubmout +	· Deed A /D dete
		Frogram for processing		
		0		
3030		0	Normal	
SDSB	DOE6	OUTC	Nervice	; 15 now zeroed.
2029	LLUS DZEC	VII 03		; proceed with program. Preamp
3030	70 FF03	MUYA, N YRI 03		, upen Swi, close Sw2 then
3039	±(70		Dotte	, then output new SAK code.
3034	47		Done	, same position as "I" in B
3D34	030030	IMP Return	10 W 0	· Same nosition as "1" in R
3D33	19	XRA C	New C	·Clearbit in Cthat is in
3030	C3203D	IMP Shift B		, postoronas r ins
3D2F	4F	MOVCA		• nosition as "1" in B
3D2E	BO	ORA B	5000	:Set bit in C that is in same
3020	79	MOVAC	Set C	
3D2A	C3333D	JMP New C		
3D29	47	MOV B. A		, approximation has been made
3D26	CA373D	JZ Done		: approximation has been made
3D24	FEOO	CPI 00		: Is B zero? If ves last
3D23	1F	RAR		: Shift "1" in Bright one place
3D21	F600	ORI 00	• •	: Clear carry
3D20	78	MOV A.B	Shift B	,
3D1D	CA2D3D	JZ Set C		: Test A/D output data for zero
3D1B	C600	ADI 00		
3D1A	7A	MOV A, D	Auto-Zero	
3D17	C3163D	JMP Loop	-	-
3D16	00	NOP	Loop	; Loop until INT asserted
3D15	FB	IE		
3D13	D3E4	OUT A		; Start A/D
3D10	31AA3D	LXI SP 3DAA	Start	; Dimension stack pointer
3DOE	D3E5	OUT B		; Port B = SAR code
3DOD	4F	MOV C,A	Return	
3DOB	3E7F	MVIA7F		; Initialize SAR code
3D09	0680	MVIB80		; Initialize SAR bit pointer
3D07	D3E6	OUT C		;Close SWl open SW2
3D06	7C	MOV A, H		
3D04	2601	MVIHO1	Auto-Zero Subroutine	
3D02	D3E7	Out Control Port		; Program PPI
3D00	3E90	MVI 90		

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805

Mode (Continued)

The following notes apply:

1) It is assumed that the CPU automatically performs a RST 7 instruction when a valid interrupt is acknowledged (CPU is in interrupt mode 1). Hence, the subroutine starting address of X0038.

- 2) The address bus from the Z-80 and the data bus to the Z-80 are assumed to be inverted by bus drivers.
- 3) A/D data and identifying words will be stored in sequential memory locations starting at the arbitrarily chosen address X 3E00.
- 4) The stack pointer must be dimensioned in the main program as the RST 7 instruction automatically pushes the PC onto the stack and the subroutine uses an additional 6 stack addresses.

5) The peripherals of concern are mapped into I/O space with the following port assignments:

HEX PORT ADDRESS	PERIPHERAL
00	MM74C374 8-bit flip-flop
01	A/D 1
02	A/D 2
03	A/D 3
04	A/D 4
05	A/D 5
06	A/D 6
07	A/D 7

This port address also serves as the A/D identifying word in the program.



FIGURE 21. Multiple A/Ds with Z-80 Type Microprocessor

INTERBUPT	SERVICING	SUBBOUTINE
	OFICEIOURO	CODITOCTIME

			SOURCE	
LOC	OBJ CODE		STATEMENT	COMMENT
0038	E5		PUSHHL	; Save contents of all registers affected by
0039	C5		PUSH BC	; this subroutine.
003A	F5		PUSH AF	;Assumed INT mode 1 earlier set.
003B	21 00 3E		LD (HL),X3E00	; Initialize memory pointer where data will be stored.
003E	0E 01		LD C, XO1	; C register will be port ADDR of A/D converters.
0040	D300		OUT XOO, A	; Load peripheral status word into 8-bit latch.
0042	DBOO		INA, XOO	; Load status word into accumulator.
0044	47		LD B,A	; Save the status word.
0045	79	TEST	LD A,C	; Test to see if the status of all A/D's have
0046	FE 08		CP, X08	; been checked. If so, exit subroutine
0048	CA 60 00		JPZ, DONE	
004B	78		LDA,B	; Test a single bit in status word by looking for
004C	1F		RRA	; a "l" to be rotated into the CARRY (an INT
004D	47		LD B,A	; is loaded as a "l"). If CARRY is set then load
004E	DA 5500		JPC, LOAD	; contents of A/D at port ADDR in C register.
0051	OC	NEXT	INC C	; If CARRY is not set, increment C register to point
0052	C3 4500		JP,TEST	; to next A/D, then test next bit in status word.
0055	ED 78	LOAD	INA, (C)	; Read data from interrupting A/D and invert
0057	EE FF		XOR FF	; the data.
0059	77		LD (HL),A	; Store the data
005A	20		INCL	
005B	71		LD (HL),C	; Store A/D identifier (A/D port ADDR) .
005C	20		INCL	
005D	C3 51 00		JP,NEXT	; Test next bit in status word.
0060	Fl	DONE	POP AF	; Re-establish all registers as they were
0061	Cl		POP BC	; before the interrupt.
0062	El		POP HL	
0063	C9		RET	;Return to original program

ng Inf	ormatio	n			
RANGE		0°C TO 70°C	0°C TO 70°C	0°C TO 70°C	-40°C TO +85°C
± ¼ Adjus	Bit sted				ADC0801LCN
±½ Unad	Bit ljusted	ADC0802LCWM	ADC0802LCV		ADC0802LCN
± ½ Adjus	Bit sted	ADC0803LCWM	ADC0803LCV		ADC0803LCN
±1B Unad	it ljusted	ADC0804LCWM	ADC0804LCV	ADC0804LCN	ADC0805LCN
E OUTL	INE	M20B—Small Outline	V20A—Chip Carrier	N20A—	Molded DIP
					_
	Т	EMP RANGE	-40°C TO +85°C	-55°C TO + 125°C	
	ERROR	$\pm \frac{1}{4}$ Bit Adjusted $\pm \frac{1}{2}$ Bit Unadjusted $\pm \frac{1}{2}$ Bit Adjusted ± 1 Bit Unadjusted	ADC0801LCJ ADC0802LCJ ADC0803LCJ	ADC0801LJ ADC0802LJ	
	PRANGE PRANGE ± 1/4 Adjus ± 1/2 Unac ± 1/2 Adjus ± 1/8 Unac iE OUTL	1g Informatio ' RANGE ± 1/4 Bit Adjusted ± 1/2 Bit Unadjusted ± 1/2 Bit Adjusted ± 1/2 Bit Unadjusted ± 1/2 Bit Unadjusted ± 1/2 Bit Unadjusted ± 1Bit Unadjusted iE OUTLINE T ERROR	TEMP RANGE 0°C TO 70°C ± 1/4 Bit Adjusted ± 1/2 Bit ADC0802LCWM Unadjusted ± 1/2 Bit ± 1/2 Bit ADC0803LCWM Adjusted ± 1/2 Bit ± 1/2 Bit ADC0803LCWM Adjusted ± 1/2 Bit ± 1 Bit ADC0804LCWM Unadjusted ± 000000000000000000000000000000000000	TEMP RANGE 0°C TO 70°C 0°C TO 70°C ± ¼ Bit Adjusted Adjusted ADC0802LCWM ADC0802LCV ± ½ Bit ADC0803LCWM ADC0803LCV ADC0803LCV Adjusted ± ½ Bit ADC0803LCWM ADC0803LCV Adjusted ± 1/2 Bit ADC0804LCWM ADC0804LCV Unadjusted BIC M20B—Small Outline V20A—Chip Carrier IE OUTLINE M20B—Small Outline V20A—Chip Carrier ERROR ± ¼ Bit Adjusted ADC0801LCJ ± ½ Bit Unadjusted ADC0803LCJ ADC0803LCJ ± ½ Bit Unadjusted ADC0803LCJ ADC0803LCJ	TEMP RANGE 0°C TO 70°C 0°C TO 70°C 0°C TO 70°C ± ¼ Bit Adjusted Adjusted ADC0802LCV ADC0802LCV Unadjusted 4½ Bit ADC0803LCWM ADC0803LCV ADC0803LCV Adjusted ± ½ Bit ADC0803LCWM ADC0803LCV ADC0804LCN unadjusted ± 1Bit ADC0804LCWM ADC0804LCV ADC0804LCN unadjusted M20B—Small Outline V20A—Chip Carrier N20A— E OUTLINE M20B—Small Outline V20A—Chip Carrier N20A— IE OUTLINE M20B—Small Outline V20A—Chip Carrier N20A— IE RENCR ± ¼ Bit Adjusted ADC0801LCJ ADC0801LJ + ½ Bit Unadjusted ADC0803LCJ ADC0802LJ ADC0802LJ

J20A—Cavity DIP

J20A-Cavity DIP

Connection Diagrams

PACKAGE OUTLINE



TL/H/5671-30

See Ordering Information

TL/H/5671-32

National Semiconductor

General Description

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and fullscale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information.)

Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} or analog span adjusted voltage reference
- No zero or full-scale adjust required
- 8-channel multiplexer with address logic
- 0V to 5V input range with single 5V power supply
- Outputs meet TTL voltage level specifications
- Standard hermetic or molded 28-pin DIP package
- 28-pin molded chip carrier package
- ADC0808 equivalent to MM74C949
- ADC0809 equivalent to MM74C949-1

Key Specifications

Resolution
B Bits
Total Unadjusted Error
± 1/2 LSB and ±1 LSB
Single Supply
5 V_{DC}
Low Power
15 mW
Conversion Time
100 μs



ADC0808/ADC0809

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 3)	6.5V
Voltage at Any Pin	$-0.3V$ to (V_{CC} $\pm 0.3V$)
Except Control Inputs	
Voltage at Control Inputs	-0.3V to +15V
(START, OE, CLOCK, ALE, ADD /	A, ADD B, ADD C)
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T _A = 25°C	875 mW
Lead Temp. (Soldering, 10 seconds)	1
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	400V

Operating Conditions (Notes 1 & 2)

Temperature Range (Note 1)	T _{MIN} ≤T _A ≤T _{MAX}
ADC0808CJ	−55°C≤T _A ≤+125°C
ADC0808CCJ, ADC0808CCN,	
ADC0809CCN	−40°C≤T _A ≤+85°C
ADC0808CCV, ADC0809CCV	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Range of V _{CC} (Note 1)	4.5 V_{DC} to 6.0 V_{DC}

Electrical Characteristics

Converter Specifications: $V_{CC}=5 V_{DC}=V_{REF+}$, $V_{REF(-)}=GND$, $T_{MIN} \le T_A \le T_{MAX}$ and $f_{CLK}=640$ kHz unless otherwise stated.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	ADC0808					
	Total Unadjusted Error	25°C			± 1/2	LSB
	(Note 5)	T _{MIN} to T _{MAX}			±3⁄4	LSB
	ADC0809					
	Total Unadjusted Error	0°C to 70°C			±1	LSB
	(Note 5)	T _{MIN} to T _{MAX}			±11⁄4	LSB
	Input Resistance	From Ref(+) to Ref(-)	1.0	2.5		kΩ
	Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.10		V _{CC} +0.10	V _{DC}
V _{REF(+)}	Voltage, Top of Ladder	Measured at Ref(+)		V _{CC}	V _{CC} +0.1	V
<u>V_{REF(+)}+V_{REF(-)}</u> 2	Voltage, Center of Ladder		V _{CC} /2-0.1	V _{CC} /2	V _{CC} /2+0.1	v
V _{REF(-)}	Voltage, Bottom of Ladder	Measured at Ref(-)	-0.1	0		V
1 _{IN}	Comparator Input Current	f _c =640 kHz, (Note 6)	-2	±0.5	2	μA

Electrical Characteristics

Digital Levels and DC Specifications: ADC0808CJ 4.5V \leq V_{CC} \leq 5.5V, -55°C \leq T_A \leq +125°C unless otherwise noted ADC0808CCJ, ADC0808CCV, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75 \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq +85°C unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ANALOG MUL	LTIPLEXER	,				
IOFF(+)	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =5V, T _A =25°C T _{MIN} to T _{MAX}		10	200 1.0	nA μA
^I OFF(-)	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =0, T _A =25°C T _{MIN} to T _{MAX}	-200 -1.0	-10		nA μA

Electrical Characteristics (Continued)

Digital Levels and DC Specifications: ADC0808CJ $4.5V \le V_{CC} \le 5.5V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ unless otherwise noted ADC0808CCJ, ADC0808CCV, ADC0808CCV and ADC0809CCV, $4.75 \le V_{CC} \le 5.25V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTROL I	NPUTS					
V _{IN(1)}	Logical "1" Input Voltage		V _{CC} -1.5			v
V _{IN(0)}	Logical "0" Input Voltage				1.5	v
l _{IN(1)}	Logical "1" Input Current (The Control Inputs)	V _{IN} =15V			1.0	μΑ
I _{IN(0)}	Logical "0" Input Current (The Control Inputs)	V _{IN} =0	-1.0			μΑ
Icc	Supply Current	f _{CLK} ≕640 kHz		0.3	3.0	mA
DATA OUT	PUTS AND EOC (INTERRUPT)					
V _{OUT(1)}	Logical "1" Output Voltage	I _O =-360 μA	V _{CC} -0.4			v
V _{OUT(0)}	Logical "0" Output Voltage	I _O =1.6 mA			0.45	v
V _{OUT(0)}	Logical "0" Output Voltage EOC	I _O =1.2 mA			0.45	v
lout	TRI-STATE Output Current	$V_0 = 5V$ $V_0 = 0$	-3		3	μΑ μΑ

Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tws	Minimum Start Pulse Width	(Figure 5)		100	200	ns
tWALE	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
ts	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
ŧн	Minimum Address Hold Time	(Figure 5)		25	50	ns
t _D	Analog MUX Delay Time From ALE	R _S =0Ω (Figure 5)		1	2.5	μS
t _{H1} , t _{H0}	OE Control to Q Logic State	C _L =50 pF, R _L =10k <i>(Figure 8)</i>		125	250	ns
t _{1H} , t _{0H}	OE Control to Hi-Z	C _L = 10 pF, R _L = 10k <i>(Figure 8)</i>		125	250	ns
tc	Conversion Time	f _c =640 kHz, <i>(Figure 5)</i> (Note 7)	90	100	116	μS
f _c	Clock Frequency		10	640	1280	kHz
^t EOC	EOC Delay Time	(Figure 5)	0		8+2 μS	Clock Periods
CIN	Input Capacitance	At Control Inputs		10	. 15	pF
COUT	TRI-STATE Output Capacitance	At TRI-STATE Outputs, (Note 12)		10	15	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless othewise specified.

Note 3: A zener diode exists, internally, from V_{CC} to GND and has a typical breakdown voltage of 7 V_{DC}.

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC}n supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0V_{DC} to 5V_{DC} input voltage range will therefore require a minimum supply voltage of 4.900 V_{DC} cover temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust. However, if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages can be adjusted to achieve this. See Figure 13.

Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 6). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 8: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Description

Multiplexer. The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table I shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

|--|

SELECTED	ADDRESS LINE				
ANALOG CHANNEL	С	в	Α		
INO	L	L	L		
IN1	L	L	н		
IN2	L	н	L		
IN3	L	н	н		
IN4	н	L	L		
IN5	н	L	н		
IN6	н	н	L		
IN7	н	Н	Н		

CONVERTER CHARACTERISTICS

The Converter

The heart of this single chip data acquisition system is its 8bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (*Figure 1*) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure 1* are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached + $\frac{1}{2}$ LSB and succeeding output transitions occur every 1 LSB later up to full-scale.

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. *Figure 2* shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.





Functional Description (Continued)

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the endof-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the

comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed throught a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.

Figure 4 shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.





3-53



ADC0808/ADC0809

Applications Information

OPERATION

1.0 RATIOMETRIC CONVERSION

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

 $\frac{V_{IN}}{V_{fs} - V_Z} = \frac{D_X}{D_{MAX} - D_{MIN}}$ $V_{IN} = Input voltage into the ADC0808$ $V_{fs} = Full-scale voltage$ $V_Z = Zero voltage$

Dx = Data point being measured

D_{MAX}= Maximum data limit

D_{MIN} = Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (*Figure 9*). Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if $V_{CC} = V_{REF} = 5.12V$, then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

2.0 RESISTOR LADDER LIMITATIONS

(1)

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.



FIGURE 9. Ratiometric Conversion System

Applications Information (Continued)

The ADC0808 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In *Figure 11* a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in *Figure 12*. The LM301 is overcompensated to insure stability when loaded by the 10 μ F output capacitor. The top and bottom ladder voltages cannot exceed V_{CC} and ground, respectively, but they can be symmetrically less than V_{CC} and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure 13*, a 2.5V reference is symmetrically centered about V_{CC}/2 since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.







3.0 CONVERTER EQUATIONS

The transition between adjacent codes N and N+1 is given by:

$$V_{IN} = \left\{ (V_{REF(+)} - V_{REF(-)}) \left[\frac{N}{256} + \frac{1}{512} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(2)

The center of an output code N is given by:

$$V_{IN} \left\{ (V_{REF(+)} - V_{REF(-)}) \left[\frac{N}{256} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(3)

The output code N for an arbitrary input are the integers within the range:

 $N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 \pm Absolute Accuracy \tag{4}$

where: VIN=Voltage at comparator input

V_{REF(+)}=Voltage at Ref(+)

V_{REF(-)}=Voltage at Ref(-)

 V_{TUE} = Total unadjusted error voltage (typically

4.0 ANALOG COMPARATOR INPUTS

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/ switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with $V_{\rm IN}$ as shown in Figure 6.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally. ADC0808/ADC0809

Typical Application



*Address latches needed for 8085 and SC/MP interfacing the ADC0808 to a microprocessor

MICROPROCESSOR INTERFACE TABLE

PROCESSOR	READ	WRITE	INTERRUPT (COMMENT)
8080	MEMR	MEMW	INTR (Thru RST Circuit)
8085	RD	WR	INTR (Thru RST Circuit)
Z-80	RD	WR	INT (Thru RST Circuit, Mode 0)
SC/MP	NRDS	NWDS	SA (Thru Sense A)
6800	VMA∙φ2∙R/W	VMA● φ ●R7W	IRQA or IRQB (Thru PIA)

Ordering Information

TEM	PERATURE RANGE		-55°C to +125°C		
Frror	\pm 1/ ₂ LSB Unadjusted	ADC0808CCN	ADC0808CCV	ADC0808CCJ	ADC0808CJ
Linoi	±1 LSB Unadjusted	ADC0809CCN	ADC0809CCV		
	Package Outline	N28A Molded DIP	V28A Molded Chip Carrier	J28A Ceramic DIP	J28A Ceramic DIP

National Semiconductor

ADC0811 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer

General Description

The ADC0811 is an 8-Bit successive approximation A/D converter with simultaneous serial I/O. The serial input controls an analog multiplexer which selects from 11 input channels or an internal half scale test voltage.

An input sample-and-hold is implemented by a capacitive reference ladder and sampled data comparator. This allows the input signal to vary during the conversion cycle.

Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

Features

- Separate asynchronous converter clock and serial data I/O clock.
- 11-Channel multiplexer with 4-Bit serial address logic.
- Built-in sample and hold function.

- Ratiometric or absolute voltage referencing.
- No zero or full-scale adjust required.
- Internally addressable test voltage.
- OV to 5V input range with single 5V power supply.
- TTL/MOS input/output compatible.
- 0.3" standard width 20-pin dip or 20-pin molded chip carrier

Key Specifications

- Resolution 8-Bits ■ Total unadjusted error ± ½LSB and ± 1LSB
- Single supply 5V_{DC}
- Single supply 5VDC ■ Low Power 15 mW
- Conversion Time 32 µS



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V_{CC}) 6.5V

Voltage	
Inputs and Outputs	$-0.3V$ to V_{CC} $+0.3V$
Input Current Per Pin (Note 3)	±5mA
Total Package Input Current (Note 3)	±20mA
Storage Temperature	-65°C to +150°C
Package Dissipation at TA = 25°C	875 mW

Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	2000V

Operating Ratings (Notes 1 & 2)

Supply Voltage (Vee)	4.5.Vpc to 6.0.Vpc
Supply Vollage (VCC)	4.5 VDC 10 0.0 VDC
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0811BCN, ADC0811CCN	0°C≤T _A ≤70°C
ADC0811BCJ, ADC0811BCV	−40°C≤T _A ≤85°C
ADC0811CCJ, ADC0811CCV	−40°C≤T _A ≤85°C
ADC0811BJ, ADC0811CJ	−55°C≤T₄≤125°C

Electrical Characteristics

The following specifications apply for V_{CC} = 4.75V to 5.25V, V_{REF} = +4.6V to (V_{CC} + 0.1V), $\phi_{2 \text{ CLK}}$ = 2.097 MHz unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX};** all other limits T_A = T₁ = 25°C.

otherwise specified. Doldlace	innits apply non	I MIN IO	MAX, an our	51 1111113 17	4 - J	20 0.		
		ADC0811BCJ, ADC0811BJ ADC0811CCJ, ADC0811CJ			ADC0 ADC0			
Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIPLEX	ER CHARACTERI	STICS						
Maximum Total Unadjusted Error ADC0811BCN, ADC0811BCV ADC0811BCJ, ADC0811BJ ADC0811CCN, ADC0811CCV ADC0811CCJ, ADC0811CJ	V _{REF} =5.00 V _{DC} (Note 4)		± ½ ± 1			± ½ ±1	± ½ ± 1	LSB LSB LSB LSB
Minimum Reference Input Resistance		8		5	8		5	kΩ
Maximum Reference Input Resistance		8	11		8	11	11	kΩ
Maximum Analog Input Range	(Note 5)		V _{CC} +0.05			$V_{CC} + 0.05$	V _{CC} +0.05	V
Minimum Analog Input Range			GND-0.05			GND-0.05	GND-0.05	V
On Channel Leakage Current ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 5V Off Channel = 0V		1000	,		400	1000	nA
ADC0811CJ, BJ			1000					nA
ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 0V Off Channel = 5V		- 1000			-400	- 1000	nA
ADC0811BJ, CJ	(Note 9)		- 1000					nA
Off Channel Leakage Current ADC0811BCJ, CCJ, BCN, CCN, BCV. CCV	On Channel = 5V Off Channel = 0V		- 1000			-400	1000	nA
ADC0811CJ, BJ			- 1000					nA
ADC0811BCJ, CCJ, BCN, CCN, BCV, CCV	On Channel = 0V Off Channel = 5V		1000			400	1000	nA
ADC0811BJ, CJ	(Note 9)		1000					nA
Minimum V _{TEST} Internal Test Voltage	V _{REF} =V _{CC} , CH 11 Selected		125			125	125	(Note 10) Counts
Maximum V _{TEST} Internal Test Voltage	V _{REF} =V _{CC} , CH 11 Selected		130			130	130	(Note 10) Counts

ADC0811

Electrical Characteristics

The following specifications apply for V _{CC} = 4.75V to 5.25V, V _{REF} = $+4.6V$ to (V _{CC} + 0.1V), $\phi_{2 \text{ CLK}} = 2.097$ MHz unless
otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}$ C. (Continued)

		ADC08		0811B.I	ADC081			
		ADC081	11CCJ, AD	C0811CJ	ADC081			
Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
DIGITAL AND DC CHARACTERI	STICS							
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
l _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	2.5		0.005	2.5	2.5	μΑ
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-2.5		-0.005	2.5	-2.5	μΑ
V _{OUT(1)} , Logical ''1'' Output Voltage (Min)	$V_{CC} = 4.75V$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$		2.4 4.5			2.4 4.5	2.4 4.5	v v
V _{OUT(0)} , Logical ''0'' Output Voltage (Max)	$V_{CC} = 5.25V$ $I_{OUT} = 1.6 \text{ mA}$		0.4			0.4	0.4	V
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.01 0.01	-3 3		-0.01 0.01	-3 3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-12	-6.5		-14	-6.5	-6.5	mA
ISINK, Output Sink Current (Min)	V _{OUT} =V _{CC}	18	8.0		16	8.0	8.0	mA
I _{CC} , Supply Current (Max)	CS=1, V _{REF} Open	1	2.5		1	2.5	2.5	mA
I _{REF} (Max)	V _{REF} =5V	0.7	1		0.7	1	1	mA
AC CHARACTERISTICS								
				Test	ed	Design		

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
$\phi_{2 \text{ CLK}}, \phi_{2} \text{ Clock Frequency}$	MIN		0.70		1.0	MHz
	MAX		3.0	2.0	2.1	
S _{CLK} , Serial Data Clock	MIN				5.0	KH7
Frequency	MAX		700	525	525	10112
$T_{C},ConversionProcessTime$	MIN	Not Including MUX Addressing and	48		48	ϕ_2 cycles
	MAX	Analog Input Sampling Times	64		64	
t_{ACC} , Access Time Delay From \overline{CS}	MIN				1	ϕ_2 cycles
Falling Edge to DO Data Valid	MAX				3	
$t_{\mbox{SET-UP}}$, Minimum Set-up Time of $\overline{\mbox{CS}}$ Falling Edge to $S_{\mbox{CLK}}$ Rising Edge					$4/\phi_{2CLK}+\frac{1}{2S_{CLK}}$	sec
$t_{H\overline{CS}}$, \overline{CS} Hold Time After the Falling Edge of S _{CLK}					0	ns
t CS , Total CS Low Time	MIN				t _{set-up} +8/S _{CLK}	sec
	MAX				$t_{\overline{CS}}(min) + 48/\phi_{2CLK}$	sec
t _{HDI} , Minimum DI Hold Time from S _{CLK} Rising Edge			0		0	ns
$t_{HDO},$ Minimum DO Hold Time from S_{CLK} Falling Edge		$R_L = 30k,$ $C_L = 100 pF$			10	ns
		*			• · · · · · · · · · · · · · · · · · · ·	

Electrical Characteristics

The following specifications apply for V_{CC} = 4.75V to 5.25V, V_{REF} = +4.6V to (V_{CC} + 0.1V), $\phi_{2 \ CLK}$ = 2.097 MHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Continued)

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
AC CHARACTERISTICS (Continued)						
t _{SDI} , Minimum DI Set-up Time to S _{CLK} Rising Edge			200		400	ns
t _{DDO} , Maximum Delay From S _{CLK} Falling Edge to DO Data Valid	R _L =30k, C _L =100 pF		180	400	400	ns
t _{TRI} , Maximum DO Hold Time, (CS Rising edge to DO TRI-STATE)	$R_L = 3k,$ $C_L = 100 pF$		90	150	150	ns
t _{CA} , Analog Sampling Time	After Addres $\overline{CS} = Low$	s Is Latched			4/S _{CLK} +1 μs	sec
t _{RDO} , Maximum DO	$R_L = 30 k\Omega$,	"TRI-STATE" to "HIGH" State	75	150	150	ne
Rise Time	$C_{L} = 100 pf$	"LOW" to "HIGH" State	150	300	300	
t _{FDO} , Maximum DO	$R_L = 30 k\Omega$,	"TRI-STATE" to "LOW" State	75	150	150	ne
Fall Time	C _L =100 pf	"HIGH" to "LOW" State	150	300	300	
C _{IN} , Maximum Input	Analog Input	11		55	nF	
Capacitance	All Others		5		15	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Under over voltage conditions (V_{IN} < 0V and V_{IN} > V_{CC}) the maximum input current at any one pin is ±5 mA. If the voltage at more than one pin exceeds V_{CC} + .3V the total package current must be limited to 20 mA. For example the maximum number of pins that can be over driven at the maximum current level of ±5 mA is four.

Note 4: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

Note 5: Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.550 V_{DC} over temperature variations, initial tolerance and loading.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Guaranteed and 100% production tested under worst case condition.

Note 8: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 9: Channel leakage current is measured after the channel selection.

Note 10: 1 count = $V_{\text{REF}}/256$.

Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Test Circuits





D0 Except "TRI-STATE"





3-63

3





Note: DO and DI lines share the 8-bit I/O shift register(see Functional Block Diagram). Since the MUX address bits are shifted in on S_{CLK} rising edges while S_{CLK} falling edges shift out conversion data on DO, the eighth falling edge of S_{CLK} will shift out the MSB MUX address bit (A7) on DO. Thus, if addressing channels CH8–CH10, a high DO will occur momentarily (one ϕ_2 clock period) until the 8-bit I/O shift register is cleared by the internal EOC signal.

Channel Addressing Table

MUX ADDRESS								ANALOG CHANNEL
A7	A ₆	A ₅	A 4	A ₃	A ₂	A 1	A ₀	SELECTED
0	0	0	0	х	X	Х	х	CH0
0	0	0	1	Х	X	X	Х	CH1
0	0	1	0	Х	Х	X	Х	CH2
0	0	1	1	X	Х	X	X	CH3
0	1	0	0	X	Х	X	X	CH4
0	1	0	1	X	X	X	X	CH5
0	1	1	0	X	X	X	X	CH6
0	1	1	1	X	X	X	Х	CH7
1	0	0	0	X	Х	X	X	CH8
1	0	0	1	X	X	X	X	CH9
1	0	1	0	X	X	Х	X	CH10
1	0	1	1	X	X	Х	X	V _{TEST}
1	1	Х	Х	Х	X	Х	Х	LOGIC TEST MODE*

TABLE I. ADC 0811 Channel Addressing

* Analog channel inputs CH0 thru CH3 are logic outputs

3

ADC0811

ADC0811



3-66

Functional Description

1.0 DIGITAL INTERFACE

The ADC0811 uses five input/output pins to implement the serial interface. Taking chip select (\overline{CS}) low enables the I/O data lines (DO and DI) and the serial clock input (S_{CLK}). The result of the last conversion is transmitted by the A/D on the DO line, while simultaneously the DI line receives the address data that selects the mux channel for the next conversion. The mux address is shifted in on the rising edge of S_{CLK} and the conversion data is shifted out on the falling edge. It takes eight S_{CLK} cycles to complete the serial I/O. A second clock (ϕ_2) controls the SAR during the conversion process and must be continuously enabled.

1.1 CONTINUOUS SCLK

With a continuous S_{CLK} input \overline{CS} must be used to synchronize the serial data exchange (see *Figure 1*). The ADC0811 recognizes a valid \overline{CS} one to three ϕ_2 clock periods after the actual falling edge of \overline{CS} . This is implemented to ensure noise immunity of the \overline{CS} signal. Any spikes on \overline{CS} less than one ϕ_2 clock period will be ignored. \overline{CS} must remain low during the complete I/O exchange which takes eight S_{CLK} cycles. Although \overline{CS} is not immediately acknowledged for the purpose of starting a new conversion, the falling edge of \overline{CS} immediately enables DO to output the MSB (D7) of the previous conversion.

The first S_{CLK} rising edge will be acknowledged after a setup time (t_{set-up}) has elapsed from the falling edge of \overline{CS} . This and the following seven S_{CLK} rising edges will shift in the channel address for the analog multiplexer. Since there are 12 channels only four address bits are utilized. The first four S_{CLK} cycles clock in the mux address, during the next four S_{CLK} cycles the analog input is selected and sampled. During

this mux address/sample cycle, data from the last conversion is also clocked out on DO. Since D7 was clocked out on the falling edge of \overline{CS} only data bits D6–D0 remain to be received. The following seven falling edges of S_{CLK} shift out this data on DO.

The 8th S_{CLK} falling edge initiates the beginning of the A/D's actual conversion process which takes between 48 to 64 ϕ_2 cycles (T_C). During this time \overline{CS} can go high to TRI-STATE DO and disable the S_{CLK} input or it can remain low. If \overline{CS} is held low a new I/O exchange will not start until the conversion sequence has been completed, however once the conversion ends serial I/O will immediately begin. Since there is an ambiguity in the conversion time (T_C) synchronizing the data exchange is impossible. Therefore \overline{CS} should go high before the 48th ϕ_2 clock has elasped and return low after the 64th ϕ_2 to synchronize serial communication.

A conversion or I/O operation can be aborted at any time by strobing \overline{CS} . If \overline{CS} is high or low less than one ϕ_2 clock it will be ignored by the A/D. If the \overline{CS} is strobed high or low between 1 to 3 ϕ_2 clocks the A/D may or may not respond. Therefore \overline{CS} must be strobed high or low greater than 3 ϕ_2 clocks to ensure recognition. If a conversion or I/O exchange is aborted while in process the consequent data output will be erroneous until a complete conversion sequence has been implemented.

1.2 DISCONTINUOUS SCLK

Another way to accomplish synchronous serial communication is to tie \overline{CS} low continuously and disable S_{CLK} after its 8th falling edge (see *Figure 2*). S_{CLK} must remain low for



Functional Description (Continued)

at least 64 φ_2 clocks to insure that the A/D has completed its conversion. If S_{CLK} is enabled sooner, synchronizing to the data output on DO is not possible since an end of conversion signal from the A/D is not available and the actual conversion time is not known. With \overline{CS} low during the conversion time (64 φ_2 max) DO will go low after the eighth falling edge of S_{CLK} and remain low until the conversion is completed. Once the conversion is through DO will transmit the MSB. The rest of the data will be shifted out once S_{CLK} is enabled as discussed previously.

If \overline{CS} goes high during the conversion sequence DO is tristated, and the result is not affected so long as \overline{CS} remains high until the end of the conversion.

1.2 MULTIPLEXER ADDRESSING

The four bit mux address is shifted, MSB first, into DI. Input data corresponds to the channel selected as shown in table 1. Care should be taken not to send an address greater than or equal to twelve (11XX) as this puts the A/D in a digital testing mode. In this mode the analog inputs CH0 thru CH3 become digital outputs, for our use in production testing.

2.0 ANALOG INPUT

2.1 THE INPUT SAMPLE AND HOLD

The ADC0811's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for 1 µsec after the

eighth S_{CLK} falling edge. The hold mode is initiated with the start of the conversion process. An acquisition window of 4t_{SCLK}+1 µsec is therefore available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.

In the most simple case, the ladder's acquisition time is determined by the R_{on} (3K) of the multiplexer switches and the total ladder capacitance (90pf). These values yield an acquisition time of about 2 μ sec for a full scale reading. Therefore the analog input must be stable for at least 2 μ sec before and 1 μ sec after the eighth S_{CLK} falling edge to ensure a proper conversion. External input source resistance and capacitance will lengthen the acquisition time and should be accounted for.

Other conventional sample and hold error specifications are included in the error and timing specs of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC0811's total unadjusted error, while the hold setting time is included in the A/D's max conversion time of 64 ϕ_2 clock periods. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is tarted.

Typical Applications



TL/H/5587-21



Ordering Information

Temperature Range		0°C to 70°C	-40°C to +85°C	-55°C to +125°C	
Total	+ 1/4 I SB	ADC0811BCN	ADC0811BCJ	ADC0811BJ	
Unadjusted	= /2 ====		ADC0811BCV		
Error	±1 LSB	ADC0811CCN	ADC0811CCJ ADC0811CCV	ADC0811CJ	
Package	Outline	N20A	J20A, V20A	J20A	

3

National Semiconductor

ADC0816/ADC0817 8-Bit µP Compatible A/D Converters with 16-Channel Multiplexer

General Description

The ADC0816, ADC0817 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 16-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 16-channel multiplexer can directly access any one of 16-single-ended analog signals, and provides the logic for additional channel expansion. Signal conditioning of any analog input signal is eased by direct access to the multiplexer output, and to the input of the 8-bit A/D converter.

The device eliminates the need for external zero and fullscale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0816, ADC0817 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0816, ADC0817 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For similar performance in an 8-channel, 28-pin, 8-bit A/D converter, see the ADC0808, ADC0809 data sheet. (See AN-258 for more information.)

Features

- Easy interface to all microprocessors, or operates "stand alone"
- Operates ratiometrically or with 5 V_{DC} or analog span adjusted voltage reference
- 16-channel multiplexer with latched control logic
- Outputs meet TTL voltage level specifications
- OV to 5V analog input voltage range with single 5V supvla
- No zero or full-scale adjust required
- Standard hermetic or molded 40-pin DIP package
- Temperature range -40°C to +85°C or -55°C to + 125°C
- Latched TRI-STATE output
- Direct access to "comparator in" and "multiplexer out" for signal conditioning
- ADC0816 equivalent to MM74C948
- ADC0817 equivalent to MM74C948-1

Key Specifications

- Resolution
- Total Unadjusted Error \pm 1% LSB and \pm 1 LSB
- Single Supply 5 Vpc
- Low Power 15 mW
- Conversion Time
- 100 µs

8 Bits



Block Diagram

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 3)	6.5V
Voltage at Any Pin Except Control Inputs	-0.3V to (V _{CC} +0.3V)
Voltage at Control Inputs (START, OE, CLOCK, ALE, EXPAI ADD A, ADD B, ADD C, ADD D)	-0.3V to 15V NSION CONTROL,
Storage Temperature Range	-65°C to + 150°C
Package Dissipation at $T_A = 25^{\circ}C$	875 mW
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C

ESD Susceptibility (Note 9)

Operating Conditions (Notes 1 & 2)

Temperature Range (Note 1)	T _{MIN} ≤T _A ≤T _{MAX}
ADC0816CJ	–55°C≤T _A +125°C
ADC0816CCJ, ADC0816CCN, ADC0817CCN	−40°C≤T _A ≤+85°C
Range of V _{CC} (Note 1)	4.5 V_{DC} to 6.0 V_{DC}
Voltage at Any Pin	0V to V _{CC}
Except Control Inputs	
Voltage at Control Inputs	0V to 15V
(START, OE, CLOCK, ALE, EX	PANSION CONTROL,
ADD A. ADD B. ADD C. ADD D))

Electrical Characteristics

Converter Specifications: $V_{CC} = 5 V_{DC} = V_{REF(+)}$, $V_{REF(-)} = GND$, $V_{IN} = V_{COMPARATOR IN}$, $T_{MIN} \le T_{MAX}$ and $f_{CLK} = 640 \text{ kHz}$ unless otherwise stated.

Symbol	Symbol Parameter		Min	Тур	Max	Units
	ADC0816 Total Unadjusted Error (Note 5)	25°C T _{MIN} to T _{MAX}			± 1/2 ± 3/4	LSB LSB
	ADC0817 Total Unadjusted Error (Note 5)	0°C to 70°C T _{MIN} to T _{MAX}			±1 ±1¼	LSB LSB
	Input Resistance	From Ref(+) to Ref(-)	1.0	4.5		kΩ
	Analog Input Voltage Range	(Note 4)V(+) or V(-)	GND-0.10		V _{CC} +0.10	V _{DC}
V _{REF(+)}	Voltage, Top of Ladder	Measured at Ref(+)		V _{CC}	V _{CC} +0.1	V
<u>V_{REF(+)}+V_{REF(−)}</u> 2	Voltage, Center of Ladder		V _{CC} /2-0.1	V _{CC} /2	V _{CC} /2+0.1	v
V _{REF(-)}	Voltage, Bottom of Ladder	Measured at Ref(-)	-0.1	0		V
	Comparator Input Current	f _c =640 kHz, (Note 6)	-2	±0.5	2	μA

Electrical Characteristics

Digital Levels and DC Specifications: ADC0816CJ $4.5V \le V_{CC} \le 5.5V$, $-55^{\circ}C \le T_A \le + 125^{\circ}C$ unless otherwise noted. ADC0816CCJ, ADC0816CCN, ADC0817CCN $4.75V \le V_{CC} \le 5.25V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ANALOG MI	ULTIPLEXER	······································	•			
R _{ON} Analog Multiplexer ON Resistance		(Any Selected Channel) $T_A = 25^{\circ}C, R_L = 10k$ $T_A = 85^{\circ}C$ $T_A = 125^{\circ}C$		1.5	3 6 9	kΩ kΩ kΩ
ΔR _{ON}	∆ON Resistance Between Any 2 Channels	(Any Selected Channel) R _L =10k		75		Ω
IOFF+	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =5V, T _A =25°C T _{MIN} to T _{MAX}		10	200 1.0	nA μA
loff(-)	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =0, T _A =25°C T _{MIN} to T _{Max}	-200 -1.0			nA μA
CONTROLI	NPUTS					
V _{IN(1)}	Logical "1" Input Voltage		V _{CC} -1.5			V
VIN(0)	Logical "0" Input Voltage				1.5	V

400V

Electrical Characteristics (Continued)

Digital Levels and DC Specifications: ADC0816CJ—4.5V \leq V_{CC} \leq 5.5V, -55°C \leq T_A \leq +125°C unless otherwise noted. ADC0816CCJ, ADC0816CCN, ADC0817CCN—4.75V \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq +85°C unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTRO	L INPUTS (Continued)					
IN(1)	Logical "1" Input Current (The Control Inputs)	V _{IN} =15V			1.0	μΑ
IN(0)	Logical "0" Input Current (The Control Inputs)	V _{IN} =0 -1.0				μΑ
lcc	Supply Current	f _{CLK} =640 kHz		0.3	3.0	mA
DATA OU	TPUTS AND EOC (INTERRUPT)					
V _{OUT(1)}	Logical "1" Output Voltage	I _O -360 μA, T _A =85°C I _O =-300 μA, T _A =125°C	V _{CC} -0.4			v
VOUT(0)	Logical "0" Output Voltage	I _O =1.6 mA			0.45	V
V _{OUT(0)}	Logical "0" Output Voltage EOC	I _O =1.2 mA			0.45	v
lout	TRI-STATE Output Current	$V_{O} = V_{CC}$ $V_{O} = 0$	-3.0		3.0	μΑ μΑ

Electrical Characteristics

Timing Specifications: $V_{CC} = V_{REF(+)} = 5V$, $V_{REF(-)} = GND$, $t_r = t_f = 20$ ns and $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tws	Minimum Start Pulse Width	(Figure 5) (Note 7)		100	200	ns
tWALE	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
ts	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
т _н	Minimum Address Hold Time	(Figure 5)		25	50	ns
t _D	Analog MUX Delay Time from ALE	$R_S = O\Omega(Figure 5)$		1	2.5	μS
t _{H1} , t _{H0}	OE Control to Q Logic State	C _L =50 pF, R _L =10k <i>(Figure 8)</i>		125	250	ns
t _{1H} , t _{0H}	OE Control to Hi-Z	C _L =10 pF, R _L =10k <i>(Figure 8)</i>		125	250	ns
t _C	Conversion Time	f _c =640 kHz, <i>(Figure 5)</i> (Note 8)	90	100	116	μs
f _c	Clock Frequency		10	640	1280	kHz
tEOC	EOC Delay Time	(Figure 5)	0		8+2µs	Clock Periods
CIN	Input Capacitance	At Control Inputs		10	15	pF
COUT	TRI-STATE Output Capacitance	At TRI-STATE Outputs (Note 8)		10	15	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: A zener diode exists, internally, from V_{CC} to GND and has a typical breakdown voltage of 7 V_{DC}.

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.900 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, and linearity errors. See *Figure 3*. None of these A/Ds requires a zero or full-scale adjust. However, if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages can be adjusted to achieve this. See *Figure 13*.

Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 6). See paragraph 4.0.

Note 7: If start pulse is asynchronous with converter clock or if $f_c > 640$ kHz, the minimum start pulse width is 8 clock periods plus 2 μ s. For synchronous operation at $f_c \le 640$ kHz take start high within 100 ns of clock going low.

Note 8: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 9: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Description

Multiplexer: The device contains a 16-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table 1 shows the input states for the address line and the expansion control line to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

IADLE I							
Selected	Address Line				Expansion		
Analog Channel	D	С	в	Α	Control		
INO	L	L	L	L	н		
IN1	L	L	L	н	н		
IN2	L	L	н	L	н		
IN3	L	L	н	н	н		
IN4	L	н	L	L	н		
IN5	L	н	L	н	н		
IN6	L	н	н	L	н		
IN7	L	н	н	н	н		
IN8	н	L	L	L	н		
IN9	н	L	L	н	н		
IN10	н	L	н	L	н		
IN11	н	L	н	н	н		
IN12	н	н	L	L	н		
IN13	н	н	L	н	н		
IN14	н	н	н	L	н		
IN15	н	н	н	н	н		
All Channels OFF	Х	X	Х	X	L		

X=don't care

Additional single-ended analog signals can be multiplexed to the A/D converter by disabling all the multiplexer inputs using the expansion control. The additional external signals are connected to the comparator input and the device ground. Additional signal conditioning (i.e., prescaling, sample and hold, instrumentation amplification, etc.) may also be added between the analog input signal and the comparator input.

CONVERTER CHARACTERISTICS

The Converter

The heart of this single chip data acquisition system is its 8bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (*Figure 1*) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure 1* are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached + $1/_2$ LSB and succeeding output transitions occur every 1 LSB later up to full-scale.



FIGURE 1. Resistor Ladder and Switch Tree

TL/H/5277-2

Functional Description (Continued)

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. *Figure 2* shows a typical example of a 3-bit converter. In the ADC0816, ADC0817, the approximation technique is extended to 8 bits using the 256R network.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the endof-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion. The most important section of the A/D converter is the comparator. It is this section which is responsible for the ulimate accuracy of the entire converter. It is also the comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.

Figure 4 shows a typical error curve for the ADC0816 as measured using the procedures outlined in AN-179.







Applications Information OPERATION

1.0 RATIOMETRIC CONVERSION

The ADC0816, ADC0817 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0816 is expressed by the equation

$$\frac{V_{IN}}{V_{fs} - V_Z} = \frac{D_X}{D_{MAX} - D_{MIN}}$$
(1)

V_{IN} = Input voltage into the ADC0816

V_{fs} = Full-scale voltage

V_Z = Zero voltage

D_X = Data point being measured

D_{MAX} = Maximum data limit

$$D_{MIN} = Minimum data limit$$

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0816, ADC0817 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (*Figure 9*). Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if $V_{CC} = V_{REF} = 5.12V$, then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

2.0 RESISTOR LADDER LIMITATIONS

The voltages from the resistor ladder are compared to the selected input 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V reference is used, the supply should be adjusted to the same voltage within 0.1V.



FIGURE 9. Ratiometric Conversion System

ADC0816/ADC0817

Applications Information (Continued)

The ADC0816 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In *Figure 11* a ground references system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in *Figure 12*. The LM301 is overcompensated to insure stability when loaded by the 10 μ F output capacitor. The top and bottom ladder voltages cannot exceed V_{CC} and ground, respectively, but they can be symmetrically less than V_{CC} and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure 13*, a 2.5V reference is symmetrically centered about V_{CC}/2 since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB to be half the size of the LSB in a 5V reference system.



Reference Generating V_{CC} Supply



FIGURE 13. Symmetrically Centered Reference

3.0 CONVERTER EQUATIONS

The transition between adjacent codes N and N $\,+\,$ 1 is given by:

$$V_{IN} = \left\{ (V_{REF(+)} - V_{REF(-)}) \left[\frac{N}{256} + \frac{1}{512} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(2)

The center of an output code N is given by:

$$V_{IN} = \left\{ (V_{REF(+)} - V_{REF(-)}) \left[\frac{N}{256} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(3)

The output code N for an arbitrary input are the integers within the range:

$$N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 \pm Absolute Accuracy$$
(4)

where: $V_{IN} =$ Voltage at comparator input

 $V_{TUE} = Total unadjusted error voltage (typically V_{REF}(+) \div 512)$

3
Applications Information (Continued) 4.0 ANALOG COMPARATOR INPUTS

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances These are connected alternately to the output of the resistor ladder/switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with V_{IN} as shown in *Figure 6.*

Typical Application

If no filter capacitors are used at the analog or comparator inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally. See AN-258 for further discussion.



*Address latches needed for 8085 and SC/MP interfacing the ADC0816, 17 to a microprocessor

Microprocessor Interface Table

PROCESSOR	READ	WRITE	INTERRUPT (COMMENT)
8080	MEMR	MEMW	INTR (Thru RST Circuit)
8085	RD	WR	INTR (Thru RST Circuit)
Z-80	RD	WR	INT (Thru RST Circuit, Mode 0)
SC/MP	NRDS	NWDS	SA (Thru Sense A)
6800	VMA●φ 2●R/W	VMA∙Q₂• R/W	IRQA or IRQB (Thru PIA)

Ordering Information

TEM	PERATURE RANGE	-40°C	to +85°C	−55°C to + 125°C
Error	\pm 1/ ₂ Bit Unadjusted	ADC0816CCN	ADC0816CCJ	ADC0816CJ
End	±1 Bit Unadjusted	ADC0817CCN		
	Package Outline	N40A Molded DIP	J40A Hermetic DIP	J40A Hermetic DIP

8-Bits

National Semiconductor

ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer

General Description

The ADC0819 is an 8-Bit successive approximation A/D converter with simultaneous serial I/O. The serial input controls an analog multiplexer which selects from 19 input channels or an internal half scale test voltage.

An input sample-and-hold is implemented by a capacitive reference ladder and sampled data comparator. This allows the input signal to vary during the conversion cycle.

Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

Features

- Separate asynchronous converter clock and serial data I/O clock.
- 19-Channel multiplexer with 5-Bit serial address logic.
- Built-in sample and hold function.

Connection Diagrams

- Ratiometric or absolute voltage referencing.
- No zero or full-scale adjust required.
- Internally addressable test voltage.
- OV to 5V input range with single 5V power supply.
- TTL/MOS input/output compatible.
- 28-pin molded chip carrier or 28-pin molded DIP

Key Specifications

- Resolution
- Total unadjusted error \pm 1/2LSB and \pm 1LSB
- Single supply 5V_{DC}
- Low Power 15 mW
- 16 µs Conversion Time



Molded Chip Carrier (PCC) Package





Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.3V to V _{CC} +0.3V
$\pm 5 mA$
±20mA
-65°C to +150°C
875 mW

Lead Temperature (Soldering, 10 sec.)	
Dual-In-Line Package (Plastic)	260°C
Surface Mount Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Susceptibility (Note 11)	2000V

Operating Ratings (Notes 1 & 2)

Supply Voltage (V _{CC})	4.5 V_{DC} to 6.0 V_{DC}
Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC0819BCV, ADC0819CCV	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
ADC0819BCN, ADC0819CCN	$0^{\circ}C \le T_{A} \le +70^{\circ}C$

Electrical Characteristics

The following specifications apply for V_{CC} = 5V, V_{REF} = 5V, $\phi_{2 \text{ CLK}}$ = 2.097 MHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C.

		AD AD			
Parameter	Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIPLEXER C	HARACTERISTICS				
Maximum Total Unadjusted Error ADC0819BCV, BCN ADC0819CCV, CCN	V _{REF} = 5.00 V _{DC} (Note 4)		± 1⁄2 ±1	± ½ ± 1	LSB LSB
Minimum Reference Input Resistance		8		5	kΩ
Maximum Reference Input Resistance		8	11	11	kΩ
Maximum Analog Input Range	(Note 5)		V _{CC} +0.05	V _{CC} +0.05	V
Minimum Analog Input Range			GND-0.05	GND-0.05	V
On Channel Leakage Current ADC0819BCV, CCV, BCN, CCN	On Channel = 5V Off Channel = 0V		400	1000	nA
ADC0819BCV, CCV, BCN, CCN	On Channel = 0V Off Channel = 5V (Note 9)		-400	- 1000	nA
Off Channel Leakage Current ADC0819BCV, CCV, BCN, CCN	On Channel = 5V Off Channel = 0V		-400	- 1000	nA
ADC0819BCV, CCV, BCN, CCN	On Channel = 0V Off Channel = 5V (Note 9)		400	1000	nA
Minimum V _{TEST} Internal Test Voltage	V _{REF} = V _{CC} , CH 19 Selected		125	125	(Note 10) Counts
Maximum V _{TEST} Internal Test Voltage	V _{REF} =V _{CC} , CH 19 Selected		130	130	(Note 10) Counts
DIGITAL AND DC CHARACTERISTI	ĊS				
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0	2.0	v
V _{IN(0)} , Logical ''0'' Input Voltage (Max)	V _{CC} =4.75V		0.8	0.8	v
l _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	2.5	2.5	μΑ
I _{IN(0)} , Logical ''0'' Input Current (Max)	V _{IN} =0V	-0.005	-2.5	-2.5	μΑ

Electrical Characteristics (Continued) The following specifications apply for $V_{CC} = 5V$, $V_{REF} = 5V$, $\phi_{2 \ CLK} = 2.097 \ MHz$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

					ADC0819BCV, ADC0819BCN ADC0819CCV, ADC0819CCN				
Parameter		Con	ditions	Typical Note 6)	Test Lim (Note	ed it e 7)	Design Limit (Note 8)	Units	
DIGITAL AND DC CHARACTERISTICS	G (Contir	nued)							
V _{OUT(1)} , Logical "1" V _{CC} = 4.7 Output Voltage (Min) I _{OUT} = -1 Iout = -1 Iout = -1		75V -360 μΑ -10 μΑ			2.4		2.4 4.5	V V	
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{C0}	с=5. _T =1	25V .6 mA			0.4	t	0.4	v
I _{OUT} , TRI-STATE Output Current (Max)	V _O		0V 5V		-0.01 0.01	-3 3	3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	Vo	UT=(V		-14	-6.	.5	-6.5	mA
I _{SINK} , Output Sink Current (Min)	Vo	UT=	V _{CC}		16	8.0)	8.0	mA
I _{CC} , Supply Current (Max)	CS	i=1, \	V _{REF} Open		1	2.5	5	2.5	mA
I _{REF} (Max)	V _{RI}	EF = 5	5V		0.7	1		1	mA
AC CHARACTERISTICS									
Parameter			Condition	S	Typical (Note 6)	Tested Limit (Note 7)		Design Limit (Note 8)	Units
$\phi_{2 CLK}, \phi_{2} Clock Frequency$	L	MIN			0.70			1.0	MHz
	N	MAX			4.0	2.0		2.1	
S _{CLK} , Serial Data Clock	N	MIN						5.0	KH2
Frequency	N	мах			1000	525		525	1112
T _C , Conversion Process Time	Ν	MIN	Not Including Addressing an	MUX nd	26			26	ϕ_2 cycles
	N	MAX	Analog Input Sampling Time	es	32			32	
t_{ACC} , Access Time Delay From \overline{CS}	Ν	MIN						1	ϕ_2 cycles
Falling Edge to DO Data Valid	Ν	MAX						3	
$t_{\text{SET-UP}}$, Minimum Set-up Time of $\overline{\text{CS}}$ Factor Edge to S _{CLK} Rising Edge	alling						4/ φ	2CLK+ <mark>1</mark> 2 S _{CLK}	sec
$t_{H\overline{CS}}$, \overline{CS} Hold Time After the Falling Edge of S _{CLK}								ο	ns
t \overline{CS} , Total \overline{CS} Low Time	N	MIN					t _{set}	-up + 8/S _{CLK}	sec
MAX							t cs (m	in)+26/ ϕ_{2CLK}	sec
t _{HDI} , Minimum DI Hold Time from S _{CLK} Rising Edge					0			0	ns
t _{HDO} , Minimum DO Hold Time from S _{CLK} Falling Edge			$R_L = 30k,$ $C_L = 100 \text{ pF}$					10	ns
t _{SDI} , Minimum DI Set-up Time to S _{CLK} Rising Edge					200			400	ns
t _{DDO} , Maximum Delay From S _{CLK} Falling Edge to DO Data Valid			$R_L = 30k,$ $C_L = 100 \text{ pF}$		180	200		250	ns
t _{TRI} , Maximum DO Hold Time, (CS Rising edge to DO TRI-STATE	E)		R _L =3k, C _L =100 pF		90	150		150	ns

ADC0819

5

Electrical Characteristics The following specifications apply for $V_{CC} = 5V$, $t_r = t_f = 20$ ns, $V_{REF} = 5V$, unless
otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
AC CHARACTERISTIC	S (Continued)					
t _{CA} , Analog Sampling Time	After Address $\overline{CS} = Low$	Is Latched			3/S _{CLK} +1 μs	sec
t_{RDO} , Maximum DO $R_L = 30 k\Omega$, "TRI-STATE" to "HIGH" State			75	150	150	ne
Rise Time	C _L =100 pf	"LOW" to "HIGH" State	150	300	300	113
t _{FDO} , Maximum DO	$R_L = 30 k\Omega$,	"TRI-STATE" to "LOW" State	75	150	150	ne
Fall Time C _L = 100 pf "HIGH" to "LOW" State			150	300	300	113
C _{IN} , Maximum Input Analog Inputs, ANO-AN10 and V _{REF}					55	ъF
Capacitance	All Others		. 5		15	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Under over voltage conditions ($V_{IN} < 0V$ and $V_{IN} > V_{CC}$) the maximum input current at any one pin is ±5 mA. If the voltage at more than one pin exceeds V_{CC} + .3V the total package current must be limited to 20 mA. For example the maximum number of pins that can be over driven at the maximum current level of ±5 mA is four.

Note 4: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

Note 5: Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design Limits are guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 9: Channel leakage current is measured after the channel selection.

Note 10: 1 count = $V_{REF}/256$.

Note 11: Human body model; 100 pF discharged through a 1.5 k Ω resistor.

Test Circuits



D0 Except "TRI-STATE"



Timing Diagrams







Timing Diagrams (Continued)

ADC0819





Channel Addressing Table

		MU	ANALOG CHANNEL					
A7	A ₆	A_5	A ₄	A ₃	A ₂	A ₁	A ₀	SELECTED
0	0	0	0	0	Х	Х	Х	CH0
0	0	0	0	1	Х	X	X	CH1
0	0	0	1	0	X	X	Х	CH2
0	0	0	1	1	X	X	Х	CH3
O I	0	1	0	0	X	X	×.	CH4
0	0	1	0	1	X	X	Х	CH5
0	0	1	1	0	X	X	X	CH6
0	0	1	1	1	X	X	X	CH7
0	1	0	0	0	X	X	X	CH8
0	1	0	0	1	X	Х	X	CH9
0	1	0	1	0	X	Х	X	CH10
0	1	0	1.	1	X	X	X	CH11
0	1	1	0	0	X	X	X	CH12
0	1	1	0	1	X	X	Х	CH13
0	1	1	1	0	X	X	Х	CH14
0	1	1	1	1	X	X	X	CH15
1	0	0	0	0	X	X	X	CH16
1	0	0	0	1	X	X	X	CH17
1	0	0	1	0	X	X	X	CH18
1	0	0	1	1	X	X	X	VTEST
1	0	1	0	0	X	X	X	No Channel Select
1	0	1	0	1	X	X	X	No Channel Select
1	0	1	1	0	X	X	X	No Channel Select
1	0	1	1	1	X	X	X	No Channel Select
1	1	Х	X	X	X	X	X	Logic Test Mode*

TABLE I. ADC 0819 Channel Addressing

*Analog channel inputs CH0 thru CH4 are logic outputs

3-86



ŝ

3-87

ADC0819

Functional Description

1.0 DIGITAL INTERFACE

The ADC0819 uses five input/output pins to implement the serial interface. Taking chip select (\overline{CS}) low enables the I/O data lines (DO and DI) and the serial clock input (S_{CLK}). The result of the last conversion is transmitted by the A/D on the DO line, while simultaneously the DI line receives the address data that selects the mux channel for the next conversion. The mux address is shifted in on the rising edge of S_{CLK} and the conversion data is shifted out on the falling edge. It takes eight S_{CLK} cycles to complete the serial I/O. A second clock (ϕ_2) controls the SAR during the conversion process and must be continuously enabled.

1.1 CONTINUOUS SCLK

With a continuous S_{CLK} input \overline{CS} must be used to synchronize the serial data exchange (see *Figure 1*). The ADC0819 recognizes a valid \overline{CS} one to three ϕ_2 clock periods after the actual falling edge of \overline{CS} . This is implemented to ensure noise immunity of the \overline{CS} signal. Any spikes on \overline{CS} less than one ϕ_2 clock period will be ignored. \overline{CS} must remain low during the complete I/O exchange which takes eight S_{CLK} cycles. Although \overline{CS} is not immediately acknowledged for the purpose of starting a new conversion, the falling edge of \overline{CS} immediately enables DO to output the MSB (D7) of the previous conversion.

The first S_{CLK} rising edge will be acknowledged after a setup time (t_{set-up}) has elapsed from the falling edge of \overline{CS} . This and the following seven S_{CLK} rising edges will shift in the channel address for the analog multiplexer. Since there are 19 channels only five address bits are utilized. The first five S_{CLK} cycles clock in the mux address, during the next three S_{CLK} cycles the analog input is selected and sampled. During this mux address/sample cycle, data from the last conversion is also clocked out on DO. Since D7 was clocked out on the falling edge of \overline{CS} only data bits D6–D0 remain to be received. The following seven falling edges of S_{CLK} shift out this data on DO.

The 8th S_{CLK} falling edge initiates the beginning of the A/D's actual conversion process which takes between 26 and 32 ϕ_2 cycles (T_C). During this time \overline{CS} can go high to TRI-STATE DO and disable the S_{CLK} input or it can remain low. If \overline{CS} is held low a new I/O exchange will not start until the conversion sequence has been completed, however once the conversion ends serial I/O will immediately begin. Since there is an ambiguity in the conversion time (T_C) synchronizing the data exchange is impossible. Therefore \overline{CS} should go high before the 26th ϕ_2 clock has elasped and return low after the 32nd ϕ_2 to synchronize serial communication.

A conversion or I/O operation can be aborted at any time by strobing \overline{CS} . If \overline{CS} is high or low less than one ϕ_2 clock it will be ignored by the A/D. If the \overline{CS} is strobed high or low between 1 to 3 ϕ_2 clocks the A/D may or may not respond. Therefore \overline{CS} must be strobed high or low greater than 3 ϕ_2 clocks to ensure recognition. If a conversion or I/O exchange is aborted while in process the consequent data output will be erroneous until a complete conversion sequence has been implemented.

1.2 DISCONTINUOUS SCLK

Another way to accomplish synchronous serial communication is to tie \overline{CS} low continuously and disable S_{CLK} after its 8th falling edge (see *Figure 2*). S_{CLK} must remain low for



Functional Description (Continued)

at least 32 φ_2 clocks to ensure that the A/D has completed its conversion. If S_{CLK} is enabled sooner, synchronizing to the data output on DO is not possible since an end of conversion signal from the A/D is not available and the actual conversion time is not known. With \overline{CS} low during the conversion time (32 φ_2 max) DO will go high or low after the eighth falling edge of S_{CLK} until the conversion is completed. Once the conversion is through DO will transmit the MSB. The rest of the data will be shifted out once S_{CLK} is enabled as discussed previously.

If \overline{CS} goes high during the conversion sequence DO is tristated, and the result is not affected so long as \overline{CS} remains high until the end of the conversion.

1.2 MULTIPLEXER ADDRESSING

The five bit mux address is shifted, MSB first, into DI. Input data corresponds to the channel selected as shown in table 1. Care should be taken not to send an address greater than or equal to twenty four (11XXX) as this puts the A/D in a digital testing mode. In this mode the analog inputs CH0 thru CH4 become digital outputs, for our use in production testing.

2.0 ANALOG INPUT

2.1 THE INPUT SAMPLE AND HOLD

The ADC0819's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for 1 µsec after the

eighth S_{CLK} falling edge. The hold mode is initiated with the start of the conversion process. An acquisition window of $3t_{S_{CLK}}+1~\mu$ sec is therefore available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.

In the most simple case, the ladder's acquisition time is determined by the R_{on} (3K) of the multiplexer switches and the total ladder capacitance (90pf). These values yield an acquisition time of about 2 μsec for a full scale reading. Therefore the analog input must be stable for at least 2 μsec before and 1 μsec after the eighth S_{CLK} falling edge to ensure a proper conversion. External input source resistance and capacitance will lengthen the acquisition time and should be accounted for.

Other conventional sample and hold error specifications are included in the error and timing specs of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC0819's total unadjusted error, while the hold settling time is included in the A/D's max conversion time of 32 ϕ_2 clock periods. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.

Typical Applications





TL/H/9287-18

ADC0819



Ordering Information

Temperature	Range	0°C to +70°C	-40° C to $+85^{\circ}$ C
Total Unadjusted	±1⁄2 LSB	ADC0819BCN	ADC0819BCV
Error	±1LSB	ADC0819CCN	ADC0819CCV
Package Ou	itline	N28B	V28A

National Semiconductor

ADC0820 8-Bit High Speed μ P Compatible A/D Converter with Track/Hold Function

General Description

By using a half-flash conversion technique, the 8-bit ADC0820 CMOS A/D offers a 1.5 μ s conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820 is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than 100 mV/ μ s.

For ease of interface to microprocessors, the ADC0820 has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

Key Specifications

- Resolution
- Conversion Time 2.5 µs Max (RD Mode) 1.5 µs Max (WR-RD Mode)
- Input signals with slew rate of 100 mV/µs converted without external sample-and-hold to 8 bits
- Low Power 75 mW Max
- **\square** Total Unadjusted Error $\pm \frac{1}{2}$ LSB and ± 1 LSB

Connection and Functional Diagrams



- Built-in track-and-hold function
- No missing codes
- No external clocking
- Single supply—5 V_{DC}
- Easy interface to all microprocessors, or operates stand-alone
- Latched TRI-STATE® output
- Logic inputs and outputs meet both MOS and T²L voltage level specifications
- \blacksquare Operates ratiometrically or with any reference value equal to or less than V_{CC}
- 0V to 5V analog input voltage range with single 5V supply
- No zero or full-scale adjust required
- Overflow output available for cascading
- 0.3" standard width 20-pin DIP
- 20-pin molded chip carrier package
- 20-pin small outline package



8 Bits

ADC0820

microCMOS

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	10V
Logic Control Inputs	$-0.2V$ to $V_{\mbox{CC}}$ $+0.2V$
Voltage at Other Inputs and Output	$-0.2V$ to $V_{\mbox{CC}}$ $+0.2V$
Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A = 25^{\circ}C$	875 mW
Input Current at Any Pin (Note 5)	1 mA
Package Input Current (Note 5)	4 mA
ESD Susceptability (Note 9)	1200V

260°C
300°C
215°C
220°C

Operating Ratings (Notes 1 & 2)

Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0820BD, ADC0820CJ	$-55^\circ\text{C}\!\le\!T_{\text{A}}\!\le\!+125^\circ\text{C}$
ADC0820BCD, ADC0820CCJ	$-40^{\circ}C \le T_A \le +85^{\circ}C$
ADC0820BCN, ADC0820CCN	0°C≤T _A ≤70°C
ADC0820BCV, ADC0820CCV	0°C≤T _A ≤70°C
ADC0820BCWM, ADC0820CCWM	0°C≤T _A ≤70°C
V _{CC} Range	4.5V to 8V

Converter Characteristics The following specifications apply for RD mode (pin 7=0), $V_{CC}=5V$, $V_{REF}(+)=5V$, and $V_{REF}(-)=GND$ unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A=T_j=25^{\circ}C$.

		ADC0820BD, ADC0820CJ ADC0820BCD, ADC0820CCJ			ADC08 ADC08 ADC0820	Limit		
Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Resolution			8			8	8	Bits
Total Unadjusted Error (Note 3)	ADC0820BD, BCD ADC0820BCN ADC0820CD, CCD		±1⁄2 ±1			± 1/2	± 1⁄2	LSB LSB LSB
Minimum Reference Resistance		2.3	1.00		2.3	1.2	<u> </u>	kΩ
Maximum Reference Resistance		2.3	6		2.3	5.3	6	kΩ
Maximum V _{REF} (+) Input Voltage			Vcc			V _{CC}	V _{CC}	v
Minimum V _{REF} () Input Voltage			GND			GND	GND	v
Minimum V _{REF} (+) Input Voltage			V _{REF} ()			V _{REF} (-)	V _{REF} ()	v
Maximum V _{REF} (-) Input Voltage			V _{REF} (+)			V _{REF} (+)	V _{REF} (+)	v
Maximum V _{IN} Input Voltage			V _{CC} +0.1			V _{CC} +0.1	V _{CC} +0.1	V
Minimum V _{IN} Input Voltage			GND-0.1			GND-0.1	GND-0.1	V
Maximum Analog Input Leakage Current	$\overline{CS} = V_{CC}$ $V_{IN} = V_{CC}$ $V_{IN} = GND$		3 3			0.3 0.3	3 - 3	μΑ μΑ
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1⁄16	± 1/4		± 1⁄16	± 1/4	± 1⁄4	LSB

DC Electrical Characteristics	The following specifications apply for $V_{CC} = 5V$, unless otherwise specified.
Boldface limits apply from TMIN to TMAX; all ot	her limits $T_A = T_J = 25^{\circ}C$.

	Conditions		ADC0820BD, ADC0820CJ ADC0820BCD, ADC0820CCJ			ADC0820BCN, ADC0820CCN ADC0820BCV, ADC0820CCV ADC0820BCWM, ADC0820CCWM			Limit
Parameter			Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
V _{IN(1)} , Logical "1"	V _{CC} =5.25V	CS, WR, RD		2.0			2.0	2.0	V
Input Voltage		Mode		3.5			3.5	3.5	ν
V _{IN(0)} , Logical "0"	V _{CC} =4.75V	CS, WR, RD		0.8			0.8	0.8	V
Input Voltage		Mode		1.5			1.5	1.5	v
I _{IN(1)} , Logical "1" Input Current	$V_{IN(1)} = 5V; \overline{CS}, \overline{RD}$ $V_{IN(1)} = 5V; \overline{WR}$ $V_{IN(1)} = 5V; Mode$		0.005 0.1 50	1 3 200		0.005 0.1 50	0.3 170	1 3 200	μΑ μΑ μΑ
l _{IN(0)} , Logical "0" Input Current	V _{IN(0)} =0V; CS, RD, WR, Mode		-0.005	-1		-0.005		-1	μΑ
V _{OUT(1)} , Logical "1" Output Voltage	$V_{CC} = 4.75V, I_{OUT} = -360 \ \mu A;$ DB0-DB7, OFL, INT $V_{CC} = 4.75V, I_{OUT} = -10 \ \mu A;$ DB0-DB7, OFL, INT			2.4 4.5			2.8 4.6	2.4 4.5	v v
V _{OUT(0)} , Logical ''0'' Output Voltage	V _{CC} =4.75V, I _{OUT} =1.6 mA; DB0–DB7, OFL, INT, RDY			0.4			0.34	0.4	V
I _{OUT} , TRI-STATE Output Current	V _{OUT} =5V; DB0-DB7, RDY V _{OUT} =0V; DB0-DB7, RDY		0.1 -0.1	3 -3		0.1 -0.1	0.3 -0.3	3 3	μΑ μΑ
I _{SOURCE} , Output Source Current	V _{OUT} =0V; DB0-DB7, OFL INT		-12 -9	-6 -4.0		-12 -9	-7.2 -5.3	-6 -4.0	mA mA
I _{SINK} , Output Sink Current	V _{OUT} =5V; DB0-DB7, OFL , INT, RDY		14	7		14	8.4	7	mA
I _{CC} , Supply Current	$\overline{CS} = \overline{WR} = \overline{RD} = C$)	7.5	15		7.5	13	15	mA

AC Electrical Characteristics The following specifications apply for $V_{CC}=5V$, $t_r=t_f=20$ ns, $V_{REF}(+)=5V$, $V_{REF}(-)=0V$ and $T_A=25^{\circ}C$ unless otherwise specified.

Paramete	r	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
t _{CRD} , Conversion Time for	or RD Mode	Pin 7 = 0, <i>(Figure 2)</i>	1.6		2.5	μs
t_{ACC0} , Access Time (Dela Falling Edge of \overline{RD} to Ou	ay from tput Valid)	Pin 7 = 0, <i>(Figure 2)</i>	t _{CRD} +20		t _{CRD} +50	ns
t _{CWR-RD} , Conversion Time for WR-RD Mode		Pin 7 = V_{CC} ; t _{WR} = 600 ns, t _{RD} =600 ns; (<i>Figures 3a</i> and <i>3b</i>)			1.52	μs
t _{WR} , Write Time	Min	Pin 7 = V_{CC} ; <i>(Figures 3a</i> and <i>3b)</i>		600		ns
	Max	(Note 4) See Graph	50			μs
t _{RD} , Read Time Min		Pin 7 = V_{CC} ; <i>(Figures 3a</i> and <i>3b)</i> (Note 4) See Graph		[·] 600		ns
$t_{ACC1},$ Access Time (Delay from Falling Edge of \overline{RD} to Output Valid)		$\begin{array}{l} \mbox{Pin 7} = \mbox{V}_{CC}, \mbox{t}_{RD} {<} \mbox{t}_{l}; \\ (\mbox{Figure 3a}) \\ \mbox{C}_L {=} \mbox{15 pF} \end{array}$	190		280	ns
		C _L =100 pF	210		320	ns
t_{ACC2} , Access Time (Delay from Falling Edge of \overline{RD} to Output Valid)		$\begin{array}{l} \mbox{Pin 7} = \mbox{V}_{CC}, \mbox{t}_{RD} \mbox{>} \mbox{t}_{l}; \mbox{(Figure 3b)} \\ \mbox{C}_L \mbox{=} \mbox{15 pF} \end{array}$	70		120	ns
······································		C _L =100 pF	90		150	ns

ADC0820

ADC0820

AC Electrical Characteristics (Continued) The following specifications apply for $V_{CC} = 5V$, $t_r = t_f = 20$ ns, $V_{BFF}(+) = 5V$, $V_{BFF}(-) = 0V$ and $T_A = 25^{\circ}$ C unless otherwise specified.

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
$t_{\rm l}$, Internal Comparison Time	Pin 7 = V_{CC} ; (Figures 3b and 4) C _L = 50 pF	800		1300	ns
t _{1H} , t _{0H} , TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	$R_{L} = 1k, C_{L} = 10 \text{ pF}$	100		200	ns
t _{INTL} , Delay from Rising Edge of WR to Falling Edge of INT	$\begin{array}{l} \text{Pin 7} = \text{V}_{\text{CC}}, \text{C}_{\text{L}} = 50 \text{ pF} \\ \text{t}_{\text{RD}} > \text{t}_{\text{i}}, \textit{(Figure 3b)} \\ \text{t}_{\text{RD}} < \text{t}_{\text{i}}, \textit{(Figure 3a)} \end{array}$	t _{RD} +200		t _l t _{RD} +290	ns ns
t _{INTH} , Delay from Rising Edge of RD to Rising Edge of INT	(<i>Figures 2, 3a</i> and <i>3b)</i> C _L = 50 pF	125		225	ns
t <u>INT</u> HWR, Delay from Rising Edge of WR to Rising Edge of INT	<i>(Figure 4)</i> , C _L = 50 pF	175		270	ns
t _{RDY} , Delay from CS to RDY	<i>(Figure 2)</i> , C _L =50 pF, Pin 7 =0	50		100	ns
t _{ID} , Delay from INT to Output Valid	(Figure 4)	20		50	ns
t_{RI} , Delay from \overline{RD} to \overline{INT}	Pin 7 = V _{CC} , t _{RD} <t<sub>l <i>(Figure 3a)</i></t<sub>	200		290	ns
tp, Delay from End of Conversion to Next Conversion	<i>(Figures 2, 3a, 3b</i> and <i>4)</i> (Note 4) See Graph			500	ns
Slew Rate, Tracking		0.1			V/µs
CVIN, Analog Input Capacitance		45			pF
COUT, Logic Output Capacitance		5			pF
CIN, Logic Input Capacitance		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.

Note 3: Total unadjusted error includes offset, full-scale, and linearity errors.

Note 4: Accuracy may degrade if t_{WR} or t_{RD} is shorter than the minimum value specified. See Accuracy vs t_{WR} and Accuracy vs t_{RD} graphs.

Note 5: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four. Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 9: Human body model, 100 pF discharaged through a 1.5 k Ω resistor.

TRI-STATE Test Circuits and Waveforms





3

Typical Performance Characteristics Power Supply Current vs Logic Input Threshold **Conversion Time (RD Mode)** Temperature (not including Voltage vs Supply Voltage vs Temperature reference ladder) 3 11 1.7 LOGIC INPUT THRESHOLD VOLTAGE (V) $-55^{\circ}C \le T_A \le +125^{\circ}C$ CRD-CONVERSION TIME (µs) 10 ICC-SUPPLY CURRENT (mA) 1.6 9 V_{CC} = 5.25V 1.5 $V_{CC} = 4.75$ 2 8 Vcc = 5V 1.4 7 Vcc=5.0V $V_{CC} = 4.75V$ Vcc = 5.25V 1.3 6 5 1.2 1 4.5 4.75 5.0 5.25 5.5 - 100 - 50 0 50 100 150 - 100 -- 50 0 50 100 150 VCC-SUPPLY VOLTAGE (V) TA-AMBIENT TEMPERATURE (°C) TA-AMBIENT TEMPERATURE (°C) Accuracy vs tp Accuracy vs twR Accuracy vs t_{RD} 2.0 2.0 2.0 $V_{CC} = 5V$ $V_{REF} = 5V$ $T_A = 25^{\circ}C$ V_{CC} = 5V $\dot{V}_{CC} = 5V$ $V_{REF} = 5V$ $T_A = 25^{\circ}C$ V_{REF} = 5V T_A = 25°C LINEARITY ERROR (LSBs) LINEARITY ERROR (LSBs) LINEARITY ERROR (LSBs) 1.5 1.5 1.5 $t_P = 500 \text{ ns}$ twn = 600 ns te = 500 ns t_{RD} = 600 ns t_{RD} = 600 ns twn = 600 ns 1.0 1.0 1.0 0.5 0.5 0.5 0 n 0 400 500 600 700 800 900 300 400 500 600 700 800 900 300 400 500 600 700 800 900 twn (ns) t_{RD} (ns) tp (ns) Accuracy vs V_{REF} t_l, Internal Time Delay vs Output Current vs $[V_{REF} = V_{REF}(+) - V_{REF}(-)]$ Temperature Temperature t_1 -INTERNAL SET COMPARISON TIME (μ sec) 2.0 2.0 10 $V_{CC} = 5V$ $T_A = 25^{\circ}C$ VCC = 5V Linearity Error (LSBs*) 8 (mA) 1.5 1.5 ISOURCE VOUT = 2.4V Vcc = 4.75V **DUTPUT CURRENT** 6 1.0 1.0 Vcc = 5V 4 Vcc = 5.25V ISINK VOUT = 0.4V 0.5 0.5 2 0 ۵ O 2 3 0 1 4 5 - 100 - 50 0 50 100 150 - 100 - 50 0 50 100 150 VREF (V) TA-AMBIENT TEMPERATURE (°C) TA-AMBIENT TEMPERATURE (°C) *1 LSB=VREF TL/H/5501-11 256

De Pin	Description of Pin Functions Pin Name Function							
1	V _{IN}	Analog input; range = $GND \le V_{IN} \le V_{CC}$						
2	DB0	TRI-STATE data outputbit 0 (LSB)						
3	DB1	TRI-STATE data output—bit 1						
4	DB2	TRI-STATE data outputbit 2						
5	DB3	TRI-STATE data outputbit 3						
6	WR/RDY	WR-RD Mode						
		WR : With CS low, the conversion is started on the falling edge of WR. Approximately 800 ns (the preset internal time out, t _i) after the WR rising edge, the result of the conversion will be strobed into the output latch, provided that \overline{RD} does not occur prior to this time out (see <i>Figures 3a</i> and <i>3b</i>). RD Mode RDY: This is an open drain output (no internal pull-up device). RDY will go low after the transmission of transmission of the transmission o						
7	Mode	ter the falling edge of CS; RDY will go TRI-STATE when the result of the conver- sion is strobed into the output latch. It is used to simplify the interface to a micro- processor system (see <i>Figure 2</i>). Mode: Mode selection input—it is inter- nally tied to GND through a 50 μ A current						
		source.						
		RD Mode: When mode is low						
_		WR-RD Mode: When mode is high						
8	HD	WH-HD Mode With \overline{CS} low, the TRI-STATE data outputs (DB0-DB7) will be activated when \overline{RD} goes low (see <i>Figure 4</i>). \overline{RD} can also be used to increase the speed of the con- verter by reading data prior to the preset internal time out (t_1 , ~800 ns). If this is done, the data result transferred to output latch is latched after the falling edge of the \overline{RD} (see <i>Figures 3a</i> and <i>3b</i>). RD Mode With \overline{CS} low, the conversion will start with \overline{RD} going low, also \overline{RD} will enable the						

TRI-STATE data outputs at the completion of the conversion. RDY going TRI-STATE and INT going low indicates the completion of the conversion (see Figure 2).

1.0 Functional Description

1.1 GENERAL OPERATION

The ADC0820 uses two 4-bit flash A/D converters to make an 8-bit measurement (Figure 1). Each flash ADC is made up of 15 comparators which compare the unknown input to a reference ladder to get a 4-bit result. To take a full 8-bit reading, one flash conversion is done to provide the 4 most significant data bits (via the MS flash ADC). Driven by the 4 MSBs, an internal DAC recreates an analog approximation of the input voltage. This analog signal is then subtracted from the input, and the difference voltage is converted by a second 4-bit flash ADC (the LS ADC), providing the 4 least significant bits of the output data word.

Pin	Name	Function		
9	INT	WR-RD Mode		
		INT going low indicates that the conver-		
		sion is completed and the data result is in		
		the output latch. \overline{INT} will go low, ~800 ns		
		(the preset internal time out, t _l) after the		
		rising edge of WR (see Figure 3b); or INT		
		will go low after the falling edge of RD, if		
		RD goes low prior to the 800 ns time out		
		(see Figure 3a). INT is reset by the rising		
		edge of RD or CS (see Figures 3a and		
		<i>3b</i>).		
		RD Mode		
		INT going low indicates that the conver-		
		sion is completed and the data result is in		
		the output latch. INT is reset by the rising		
		edge of RD or CS (see Figure 2).		
10	GND	Ground		
11	$V_{REF}(-)$	The bottom of resistor ladder, voltage		
		range: $GND \le V_{REF}(-) \le V_{REF}(+)$ (Note		
10	V(+)	5) The ten of register ledder veltage range:		
12	VREF(+)	$V_{\text{resc}}(-) \leq V_{\text{resc}}(+) \leq V_{\text{resc}}(N)$		
12	20	\overline{CS} must be low in order for the \overline{PD} or \overline{WP}		
10	03	to be recognized by the converter		
14	DB4	TBLSTATE data output_bit 4		
15	DB5	TBI-STATE data output-bit 5		
16	DB6	TRI-STATE data output—bit 6		
17	DB7	TRI-STATE data output—bit 7 (MSB)		
18	OFL	Overflow output-If the analog input is		
		higher than the $V_{BEE}(+)$, \overline{OFL} will be low		
		at the end of conversion. It can be used to		
		cascade 2 or more devices to have more		
		resolution (9, 10-bit). This output is always		
		active and does not go into TRI-STATE		
		as DB0–DB7 do.		
19	NC	No connection		
20	V _{CC}	Power supply voltage		

The internal DAC is actually a subsection of the MS flash converter. This is accomplished by using the same resistor ladder for the A/D as well as for generating the DAC signal. The DAC output is actually the tap on the resistor ladder which most closely approximates the analog input. In addition, the "sampled-data" comparators used in the ADC0820 provide the ability to compare the magnitudes of several analog signals simultaneously, without using input summing amplifiers. This is especially useful in the LS flash ADC, where the signal to be converted is an analog difference.

1.0 Functional Description (Continued) **1.2 THE SAMPLED-DATA COMPARATOR**

Each comparator in the ADC0820 consists of a CMOS inverter with a capacitively coupled input (*Figure 5*). Analog switches connect the two comparator inputs to the input capacitor (C) and also connect the inverter's input and output. This device in effect now has one differential input pair. A comparison requires two cycles, one for zeroing the comparator, and another for making the comparison.

In the first cycle, one input switch and the inverter's feedback switch (*Figure 5a*) are closed. In this interval, C is charged to the connected input (V1) less the inverter's bias voltage (V_B, approximately 1.2V). In the second cycle (*Figure 5b*), these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The inverter's input (V_B') becomes

$$V_{B} - (V1 - V2) \frac{C}{C + C_{S}}$$

and the output will go high or low depending on the sign of $\mathsf{V}_B{'}{-}\mathsf{V}_B.$



FIGURE 5a. Zeroing Phase

FIGURE 5. Sampled-Data Comparator





The actual circuitry used in the ADC0820 is a simple but important expansion of the basic comparator described above. By adding a second capacitor and another set of switches to the input (*Figure 6*), the scheme can be expanded to make dual differential comparisons. In this circuit, the feedback switch and one input switch on each capacitor (Z switches) are closed in the zeroing cycle. A comparison is then made by connecting the second input on each capacitor and opening all of the other switches (S switches). The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor, will now depend on both input signal differences.

1.3 ARCHITECTURE

In the ADC0820, one bank of 15 comparators is used in each 4-bit flash A/D converter (*Figure* 7). The MS (most significant) flash ADC also has one additional comparator to detect input overrange. These two sets of comparators operate alternately, with one group in its zeroing cycle while the other is comparing.



TL/H/5501-13



FIGURE 5b. Compare Phase



3

1.0 Functional Description (Continued)

When a typical conversion is started, the \overline{WR} line is brought low. At this instant the MS comparators go from zeroing to comparison mode (*Figure 8*). When \overline{WR} is returned high after at least 600 ns, the output from the first set of comparators (the first flash) is decoded and latched. At this point the two 4-bit converters change modes and the LS (least significant) flash ADC enters its compare cycle. No less than 600 ns later, the RD line may be pulled low to latch the lower 4 data bits and finish the 8-bit conversion. When RD goes low, the flash A/Ds change state once again in preparation for the next conversion.

Figure 8 also outlines how the converter's interface timing relates to its analog input (V_{IN}). In WR-RD mode, V_{IN} is measured while \overline{WR} is low. In RD mode, sampling occurs during the first 800 ns of \overline{RD} . Because of the input connections to the ADC0820's LS and MS comparators, the converter has the ability to sample V_{IN} at one instant (Section 2.4), despite the fact that two separate 4-bit conversions are being done. More specifically, when \overline{WR} is low the MS flash is in compare mode (connected to V_{IN}), and the LS flash is in zero mode (also connected to V_{IN}). Therefore both flash ADCs sample V_{IN} at the same time.

1.4 DIGITAL INTERFACE

The ADC0820 has two basic interface modes which are selected by strapping the MODE pin high or low.

RD Mode

With the MODE pin grounded, the converter is set to Read mode. In this configuration, a complete conversion is done by pulling $\overline{\text{RD}}$ low until output data appears. An $\overline{\text{INT}}$ line is provided which goes low at the end of the conversion as well as a RDY output which can be used to signal a processor that the converter is busy or can also serve as a system Transfer Acknowledge signal.



When in RD mode, the comparator phases are internally triggered. At the falling edge of $\overline{\text{RD}}$, the MS flash converter goes from zero to compare mode and the LS ADC's comparators enter their zero cycle. After 800 ns, data from the MS flash is latched and the LS flash ADC enters compare mode. Following another 800 ns, the lower 4 bits are recovered.

WR then RD Mode

With the MODE pin tied high, the A/D will be set up for the WR-RD mode. Here, a conversion is started with the WR input; however, there are two options for reading the output data which relate to interface timing. If an interrupt driven scheme is desired, the user can wait for \overline{INT} to go low before reading the conversion result (*Figure B*). INT will typically go low 800 ns after WR's rising edge. However, if a shorter conversion time is desired, the processor need not wait for \overline{INT} and can exercise a read after only 600 ns (*Figure A*). If this is done, \overline{INT} will immediately go low and data will appear at the outputs.







GURE B. WR-RD Mode (PIN 7 IS

Stand-Alone

For stand-alone operation in WR-RD mode, \overline{CS} and \overline{RD} can be tied low and a conversion can be started with \overline{WR} . Data will be valid approximately 800 ns following \overline{WR} 's rising edge.

WR-RD Mode (Pin 7 is High) Stand-Alone Operation





LS means least significant

FIGURE 8. Operating Sequence (WR-RD Mode)

OTHER INTERFACE CONSIDERATIONS

In order to maintain conversion accuracy, \overline{WR} has a maximum width spec of 50 μ s. When the MS flash ADC's sampled-data comparators (Section 1.2) are in comparison mode (\overline{WR} is low), the input capacitors (C, *Figure 6*) must hold their charge. Switch leakage and inverter bias current can cause errors if the comparator is left in this phase for too long.

Since the MS flash ADC enters its zeroing phase at the end of a conversion (Section 1.3), a new conversion cannot be started until this phase is complete. The minimum spec for this time (t_P, *Figures 2, 3a, 3b,* and *4*) is 500 ns.

2.0 Analog Considerations

2.1 REFERENCE AND INPUT

The two V_{REF} inputs of the ADC0820 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between V_{IN}(+) and V_{IN}(-). By reducing V_{REF}(V_{REF}=V_{REF}(+)-V_{REF}(-)) to less than 5V, the sensitivity of the converter can be increased (i.e., if V_{REF}=2V then 1 LSB=7.8 mV). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the V_{REF} source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at V_{REF}(-) sets the input level which produces a digital output of all zeroes. Though V_{IN} is not itself differential, the reference design affords nearly differential-input capability for most measurement applications. *Figure 9* shows some of the configurations that are possible.

2.2 INPUT CURRENT

Due to the unique conversion techniques employed by the ADC0820, the analog input behaves somewhat differently than in conventional devices. The A/D's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the ADC0820 is shown in *Figure 10a*. When a conversion starts (WR low, WR-RD mode), all input switches close, connecting V_{IN} to thirty-one 1 pF capacitors. Although the two 4-bit flash circuits are not both in their compare cycle at the same time, V_{IN} still sees all input capacitors at once. This is because the MS flash converter is connected to the input during its compare interval and the LS flash is connected to the input during its zeroing phase (Section 1.3). In other words, the LS ADC uses V_{IN} as its zero-phase input.

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about 5 k Ω to 10 k Ω). In addition, about 12 pF of input stray capacitance must also be charged. For large source resistances, the analog input can be modeled as an RC network as shown in *Figure 10b*. As R_S increases, it will take longer for the input capacitance to charge.

In RD mode, the input switches are closed for approximately 800 ns at the start of the conversion. In WR-RD mode, the time that the switches are closed to allow this charging is the time that $\overline{\text{WR}}$ is low. Since other factors force this time to be at least 600 ns, input time constants of 100 ns can be accommodated without special consideration. Typical total input capacitance values of 45 pF allow Rs to be 1.5 kΩ without lengthening $\overline{\text{WR}}$ to give V_{IN} more time to settle.

ADC0820



2.3 INPUT FILTERING

It should be made clear that transients in the analog input signal, caused by charging current flowing into V_{IN}, will not degrade the A/D's performance in most cases. In effect the ADC0820 does not "look" at the input when these transients occur. The comparators' outputs are not latched while WR is low, so at least 600 ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients by putting an external cap on the V_{IN} terminal.

2.4 INHERENT SAMPLE-HOLD

Another benefit of the ADC0820's input mechanism is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain at least $\frac{1}{2}$ LSB stable throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled, and held stationary during the conversion.

Sampled-data comparators, by nature of their input switching, already accomplish this function to a large degree (Section 1.2). Although the conversion time for the ADC0820 is 1.5 μ s, the time through which V_{IN} must be 1/2 LSB stable is much smaller. Since the MS flash ADC uses V_{IN} as its "compare" input and the LS ADC uses V_{IN} as its "zero" input, the ADC0820 only "samples" V_{IN} when \overline{WR} is low (Sections 1.3 and 2.2). Even though the two flashes are not done simultaneously, the analog signal is measured at one instant. The value of V_{IN} approximately 100 ns after the rising edge of \overline{WR} (100 ns due to internal logic prop delay) will be the measured value.

Input signals with slew rates typically below 100 mV/ μ s can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the ADC0820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. An SAR type converter with a conversion time as fast as 1 μ s would still not be able to measure a 5V 1 kHz sine wave without the aid of an external sample-and-hold. The ADC0820, with no such help, can typically measure 5V, 7 kHz waveforms.



3





ω

3-105

ADC0820

Ordering Information

Part Number	Total Unadjusted Error	Package	Temperature Range
ADC0820BD		D20A—Cavity DIP	-55°C to +125°C
ADC0820BCD		D20A—Cavity DIP	-40°C to +80°C
ADC0820BCV	± 1⁄2 LSB	V20A—Molded Chip	0°C to +70°C
		Carrier	
ADC0820BCM		M20B—Wide Body Small	0°C to +70°C
		Outline	
ADC0820BCN		N20A—Molded DIP	0°C to +70°C
ADC0820CJ		J20A—Cerdip	-55°C to +125°C
ADC0820CCJ		J20ACerdip	-40°C to +85°C
ADC0820CCV	±1 LSB	V20A—Molded Chip	0°C to +70°C
		Carrier	
ADC0820CCM		MJ20B—Wide Body Small	0°C to +70°C
		Outline	
ADC0820CCN		N20A—Molded DIP	0°C to +70°C

National Semiconductor

ADC0829 μ P Compatible 8-Bit A/D with 11-Channel MUX/Digital Input

General Description

The ADC0829 is an 8-bit successive approximation A/D converter with an 11-channel multiplexer of which six can be used as digital inputs, as well as, analog inputs.

This A/D is designed to operate from the μP data bus using a single 5V supply.

Channel selection, conversion control, software configuration and bus interface logic are all contained on this monolithic CMOS device.

This device contains three 16-bit registers which are accessed via double byte instructions. The control register is a write only register which controls the start of a new conversion, selects the channel to be converted, configures the 8bit I/O port as input or output, and provides information for the 8-bit output register.

The conversion results register is a read only register which contains the current status and most recent conversion results. The discrete input register is also a read only register which contains the four address bits of the selected channel, and the six discrete inputs which are connected to the analog multiplexer.

Features

- Easy interface to all microprocessors or operates "stand alone"
- Operates ratiometrically or with analog span adjusted voltage reference
- 11-Channel multiplexer with latched control logic of which six can be used as digital inputs
- 0 to 5V analog input range with single 5V supply
- TTL/MOS input/output compatible
- No zero or full scale adjusts required
- Standard 28-pin DIP
- Temperature range -40°C to +85°C
- ADC0829 equivalent to MM74C934

Key Specification

 Resolution
 8 Bits

 Total Unadjusted Error
 ± ½ LSB and ±1 LSB

 Conversion Time
 256 μs

 Single Supply
 5V_{DC}

 Low Power
 50 mW



Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

6.5V
-0.3V to V _{CC} + 0.3V
-0.3V to V _{CC} + 0.3V
-65°C to + 150°C

Package Dissipation	
at $T_A = 25^{\circ}C$ (Board Mount)	875 mW
Lead Temp. (Soldering, 10 seconds)	260°C
ESD Susceptability (Note 8)	2000V
Input Current Per Pin	±5 mA
Package	+ 20 mA

Operating Conditions (Notes 1 and 2)

Supply Voltage, V _{CC}	4.75 V_{DC} to 5.5 V_{DC}
Temperature Range	-40°C to + 85°C

Converter and Multiplexer Electrical Characteristics $v_{CC} = 5v_{DC} = v_{REF}(+), v_{REF}(-) = GND$,

SCLK $\phi_2 = 1.048$ MHz, $-40^{\circ}C \le T_A + 85^{\circ}C$ unless otherwise noted.

Parameter	Conditions		Min	Typ (Notes)	Max	Units
Total Unadjusted Error; (Note 3) ADC0829BCN ADC0829CCN	V _{REF} Forced to 5.000 V _{DC} V _{REF} Forced to 5.000 V _{DC}				± 1⁄2 ± 1	LSB LSB
Reference Input Resistance			1.0	4.5		kΩ
Analog Input Voltage Range	(Note 4) V(+) or V(-)		GND-0.10		V _{CC} +0.10	V
V _{REF} (+) Voltage, Top of Ladder	Measured at REF(+)			V _{CC}	V _{CC} +0.01	v
$\frac{V_{REF}(+) + V_{REF}(-)}{2}$ Voltage, Center of Ladder			V _{CC/2} -0.1	V _{CC/2}	V _{CC/2} +0.01	v
V _{REF} (-) Voltage, Bottom of Ladder	Measured at REF(-)		-0.1	0		ν
I _{OFF,} Off Channel	ON Channel=5V	ADC0829BCN			±400	nA
Leakage Current (Note 6)	OFF Channel=0V	ADC0829CCN			±1	μΑ
I _{ON,} On Channel	ON Channel=0V	ADC0829BCN			±400	nA
Leakage Current (Note 6)	OFF Channel = 5V	ADC0829CCN			±1	μA

AC Characteristics $V_{CC} = V_{REF}(+) = 5V$, $t_r = t_f = 20$ ns and $T_A = 25^{\circ}C$ (Note 7) unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
$t_{CYC}(\phi_2), \phi_2 \text{ Clock Cycle Time (1/f}_{\phi_2})$		0.943		10.0	μs
$PW_H(\phi_2)$, ϕ_2 Clock Pulse Width, High		440			ns
$PW_L(\phi_2)$, ϕ_2 Clock Pulse Width, Low		410			ns
$t_r(\phi_2), \phi_2$ Rise Time				25	ns
$t_{f}(\phi_{2}), \phi_{2}$ Fall Time				30	ns
t _{AS} , Address Set Up Time	RS1, R/W, CS	145			ns
t _{DDR,} Data Delay (Read)	DB0-DB7			335	ns
t _{DSW,} Data Delay Setup (Write)	DB0-DB7	185			ns
t _{AH} , Address Hold Time	RS1, R/W, CE	20			ns
t _{DHW} , Input Data Hold Time	DB0-DB7	20			ns
t _{DHR} , Output Data Hold Time	DB0-DB7	10			ns
Analog Channel Settling Time		32			Clocks
t _c , Conversion Time		256			Clocks

Digital and DC Characteristics V_{CC} = 4.5V to 5.5V and -40°C \leq T _A \leq 85°C unless otherwise noted.									
Parameter	Conditions	Min	Тур	Max	Units				
Bus Control Inputs (R/W, ENABLE RESE	T, RS1, CS) and Peripher	al Inputs (P0-P5)	····, ·····						
V _{IN} (1), Logical "1" Input Voltage		2.0			v				
V _{IN} (0), Logical "0" Input Voltage				0.8	V				
IIN, Input Leakage Current				±1	μΑ				
ϕ_2 CLOCK INPUT									
VIN(1), Logical "1" Input Voltage		V _{CC} -0.8			v				
VIN(0), Logical "0" Input Voltage				0.4	V				
Data Bus (DB0-DB7)									
VIN(1), Logical "1" Input Voltage		2.0			v				
VIN(0), Logical "0" Input Voltage				0.8	V				
	V _{OUT} =0V			-10	μΑ				
	V _{OUT} =5V			10	μΑ				
V _{OUT} (1), Logical "1" Output Voltage	I _{OUT} = −1.6 mA	2.4			V				
V _{OUT} (0), Logical "0" Output Voltage	I _{OUT} = 1.6 mA			0.4	v				
Power Supply Requirements				· · · ·					
I _{CC} , Supply Current				10	mA				

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.

Note 4: For VIN(-)>VIN(+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 100 mV forward bias of either diode. This means that as long as the analog VIN does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.90 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Off channel leakage current is measured after the channel selection.

Note 7: The temperature coefficient is 0.3%/°C.

Note 8: Human Body Model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Timing Diagram



3

ADC0829

Pin Descriptions

ANALOG AND DIGITAL INPUTS

CH0, CH2-CH5—These are dedicated analog inputs. They are fed directly to the internal 12 to 1 multiplexer which feeds the A/D converter.

P0-P5/CH6-CH11—These 6 pins are dual purpose and may be used as either TTL compatible digital inputs, or analog inputs. When used as digital inputs they may be read via the discrete input register. When they are used as analog inputs they function like CH-0, CH2-5.

MICROPROCESSOR INTERFACE SIGNALS

DB0-DB7—The bi-directional data lines for the data bus connect to the μ P's main data bus to enable data transfer to and from the μ P. DB0-DB7 remain in a high impedance state unless the ADC0829 is read.

 ϕ_2 **Clock**—This signal is used for two purposes. First it synchronizes data transfer in and out of the ADC. Second, it is the master clock for the A/D converter logic and all other timing signals are derived from it.

 $\mathbf{R}/\overline{\mathbf{W}}$ —The read/write pin controls the direction of data transfer on D0-D7.

RESET—A low on this pin forces the ADC0829 into a known state. The start bit is cleared, Channel CH0 is selected and the internal byte counter is reset to the MS Byte. The A/D data register is not reset. Reset must be held low for at least 3 clocks.

CS—Chip Select must be low in order for data transfer between the ADC0829 and the μ P to occur.

RS1—The Register Select pin is used to address the internal registers.

POWER SUPPLY PINS

 V_{CC} —This is the positive 5V supply pin. It powers the digital load and the sample data comparator. Care should be exercised to ensure that supply noise on this pin is adequately filtered, by using a bypass capacitor from V_{CC} to D_{GND} .

 $\mathbf{D}_{\mathbf{GND}}$ —Digital ground should be connected to the systems digital ground.

 V_{REF} and A_{GND} —The positive reference pin attaches to the top of the 256R resistor ladder and sets the full scale conversion voltage value. The A_{GND} connects to the bottom of the ladder. The conversion result is ratiometric to V_{REF} - A_{GND} and hence both V_{REF} and A_{GND} should be noise free. Ideally the V_{REF} and A_{GND} should be single point connected to the analog transducer's supply. The V_{REF} and A_{GND} voltages typically are 5V and Ground but they may be varied so long as $(V_{REF}-A_{GND})/2=V_{CC}/2\pm0.1V.$

Functional Description

1.0 CONTROL LOGIC

The Control Logic interprets the microprocessor control signals and decodes these signals to perform the actual functions of selecting, reading, writing, enabling the outputs, etc.

2.0 STATE DESCRIPTIONS

There are three internal states within the A/D converter: the NO OP state; the sample state; and the converting state.

The NO OP state is a stable state since the external stimulus (e.g. start conversion signal) is needed for a state transition.

The first transient state is sampling the input. The first 32 clocks of the conversion are used for acquiring the channel; this settling time allows any transients to decay before conversion begins. The second transient state is the actual conversion. The conversion is completed in 256 clocks and the conversion results register is updated. The converter then returns to the stable NO OP state awaiting further instructions.

The device has no comparator bias current and draws minimal power during the NO OP state.

3.0 INITIALIZATION

The device is initialized by an active low on $\overrightarrow{\text{RESET}}$. All outputs are initialized to the inactive state and the converter placed in its NO OP state. The data register is not affected by $\overrightarrow{\text{RESET}}$. System TRI-STATE outputs are initialized to the high impedance state.

4.0 CONVERSION CONTROL

The program normally initiates a conversion cycle with a double write command. (See control word format.) The control word selects a channel, configures the peripheral I/O, and provides peripheral data information. The conversion is initiated by setting the SC bit in the control word high.

The converter then resets the start conversion bit and begins the conversion cycle.

When the conversion is complete and the new conversion results transferred to the data register, the status bit is set. The status bit is not reset when the conversion status is read. A full double byte write into the control word will reset the status bit, or a low level at master RESET.

If a new conversion command occurs during a conversion, the conversion is aborted and a new channel acquisition phase will immediately begin.

5.0 CONTROL STRUCTURE

The control logic continually monitors the control bus waiting for \overline{CS} to go low and ϕ_2 to go high. When this condition occurs, the internal decoder, which has already selected the proper function, activitates.

The byte counter will always select the most significant (MS) half first, and the least significant (LS) half second. Single byte instructions will always access the MSB portion of any word. After a single byte instruction the byte counter will return to the MSB portion of a word when \overline{CS} is high for a full clock cycle. A 16-bit read or write is accomplished by using a 16-bit load or store instruction which transfers each byte on consecutive clock cycles. This timing is shown in *Figure 1.* A single byte instruction is especially useful for reading the status bit during a polled interrupt. *Figure 2* shows the basic A/D conversion timing sequence and flow.



3

Functional Description (Continued) 6.0 WORD FORMAT

6.1 Control Register Word Format

DB7	DB ₆	← DB ₅	MSB DB4	Woi DB ₃	rd — DB₂	DB1	DB ₀	DB7	DB ₆	← L DB5	SB \ DB ₄	NOR DB3	D → DB ₂	DB1	DB ₀
x	x	x	x	x	x	x	(LSB) SC	x	x	x	х	А3 СН3	A2 CH2	A1 CH1	А0 СН0

X:	Don't Care
SC:	Start Conversion
	1 = Start new conversion
	0 = Do not start new conversion
CH3-CH0:	Channel Address
Hex Value	Definition
0	Select CH0
1	Select V _{ref} (+)
2-5	Select Channels CH2-CH5
6-9	Undefined
А	CH10
в	CH11
С	CH8
D	CH9
Е	CH6
F	CH7

6.2 Conversion Results Register Word Format

DB7	DB ₆	← I DB5	ISB DB4	Wor DB ₃	$d \rightarrow DB_2$	DB1	DB ₀	DB7	DB ₆	← L DB5	SB V DB4	DB3	$D \rightarrow DB_2$	DB1	DB0
s	0	0	0	0	0	0	0	C7	C ₆	C ₅	C4	C3	C ₂	C ₁	C ₀

Status

1 =	Data	is valid
-----	------	----------

(conversion	complete)
-------------	-----------

0 = Data is not valid

8 bit converted result

C7-C0:

6.3 Discrete Input Word Format

DB7	DB ₆	← I DB ₅	MSB DB4	Wor DB3	d → DB ₂	DB1	DB ₀	DB7	DB ₆	← L DB5	SB V DB4	VOR DB3	$D \rightarrow DB_2$	DB1	DB ₀
P5	P4	P3	P2	P1	P0	снз	CH2	CH1	CH0	0	0	0	0	0	0

CH3-CH0:	Status of channel address
P5-P0:	Status of P5-P0 interpreted as
	discrete digital inputs

ADU ADDRESS SELECTION

CSO*	R/W	RSI	Description
1	х	х	Do not respond
0	0	0	Write NO OP
0	0	1	Write Control Word
0	1	0	Read Conversion Results
0	1	1	Read Discrete Inputs

Note: All words are transferred as two 8-bit bytes, MSB transferred first LSB transferred second.

7.0 ANALOG TO DIGITAL CONVERTER

The ADC0829 A/D Converter is composed of three major sections: the successive approximation register (SAR); the 256R ladder and analog decoder; and the sample-data comparator.

7.1 Successive Approximation

The analog signal at the A/D input is compared eight times to various ladder voltages to determine which of the 256 voltages in the ladder most closely approximates the input voltage. This stochastic technique is accomplished by converging on the proper tap in the ladder by simple iterative convergence. There are nine posting registers in the SAR which contain the position of the bit being tested and eight latching registers which remember if the comparison was high or low. Starting with the MSB and continuing downward each bit is set high by the posting register. The analog tree decoder selects the corresponding tap in the ladder and the A/D input is compared to that voltage. If the comparison is positive the latch remains set, so higher voltages in the ladder are checked next. If the comparison is negative the bit is reset so lower ladder voltages are sought.

After all eight comparisons are made, the contents of the latching register are transferred to a data register, thus the A/D can perform a new conversion while the previous results remain available.

7.2 256R Ladder

The ladder is a very accurate voltage divider which divides the reference voltage into 256 equal steps. Special consideration was given to the ladder terminations at each end, and also the center, to ensure consistent and accurate voltage steps. The use of a 256R ladder guarantees monotonicity since only a single voltage gradient across the ladder exists. Shorted or unequal resistors in the ladder may cause non-uniform steps but cannot cause a nonmonotonic response so often fatal in closed loop system applications. (See *Figure 3.*)



FIGURE 3. Resistor Ladder and Switch Tree

Functional Description (Continued)

Actually of the 256 resistors in the ladder, 254 have the same value while the end point resistors are equal to 1-1/2R and 1/2R. This ensures the system output characteristic is symmetrical with the zero and full scale points of its input to output, or transfer curve.

The tree decoder routes the 256 voltages from the ladder to a single point at the comparator input. This allows comparisons between the A/D input and any voltage the SAR directs the decoder to route to the comparator.

Since the ladder is dependent upon only the matching of resistors, the voltages it generates are very stable with temperature and have excellent repeatability and long term drift.

8.0 MULTIPLEXER

8.1 Analog Inputs

The analog multiplexer selects one of 11 channels and directs them to the input of the A/D converter. The multiplexer was designed to minimize the effects of leakage currents and multiplexer output capacitance.

Special input protection is used to prevent damage from static voltages or voltages exceeding the specified range from -0.3V to V_{CC}+0.3V. However, normal precautions are recommended to avoid such situations whenever possible.

8.2 Digital Inputs

Six of the analog inputs can also be used as digital inputs to sense TTL voltage levels. Care must be taken when these inputs are interpreted since TTL levels may not always be present.

8.3 A/D Comparator

Probably the most important section of the A/D converter is the comparator since the comparator's offset voltage and stability determine the converter's ultimate accuracy. The low voltage offset of the chopper-stabilized comparator of this converter optimizes performance by minimizing temperature dependent input offset errors as well as drift.

The dc signal appearing at the amplifier input is converted to an ac signal, amplified by an ac amplifier and restored to a dc signal. The drift of the comparator is minimized since

Application Information

the drift signal is a dc component blocked by the ac amplifier.

The comparator has very high input impedance to dc voltages since it looks like a capacitor. Because the comparator is chopping the dc voltages at the input, the difference between the A/D input voltage and ladder voltage appears on the comparator's input capacitor. The input voltage difference, chopping frequency, and comparator input capacitor causes a CVF current. The CVF current is a small bias current which will not produce any error when the A/D input is connected to a low impedance voltage source. If the voltage source has an output impedance of less than 10k, the error is still insignificant since the bias current exponentially decays.

Adding a capacitor to the input of the comparator integrates the exponential charging current converting it into dc bias current. (See Figure 1.) Two main considerations on the integration capacitor are charge sharing with a filter capacitor and settling time.

9.0 BUS INTERFACE

The ADC0829 communicates to the microprocessor through an 8-bit I/O port. The I/O port is composed of a TTL to CMOS buffer and a TRI-STATE® output driver.

The TTL to CMOS Buffer translates the TTL voltage levels into CMOS levels very rapidly and is quite stable with supply and temperature. The buffer has a small amount of hysteresis (about 100 mV) to improve both noise immunity and internal rise and fall times.

The TRI-STATE bus driver is a bipolar and N-channel pair that easily drive the bus capacitance. Since the bus drivers collectively can sink or source a quarter of an amp total, a non-overlap circuit is used which guarantees that only one of the two drive transistors is on at a time.

Since this output drives the bus capacitance, even the nonoverlapping circuit cannot prevent noise on V_{CC} . The amount of noise depends on the V_{CC} current used to charge the bus capacitance.

The external filter capacitor on V_{CC} provides some of the transient current while the bus is being driven. A capacitor with good ac characteristics and low series resistance is a good choice to prevent V_{CC} transients from affecting accuracy.





Data Bus Test Circuit





National Semiconductor

ADC0831/ADC0832/ADC0834 and ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options

General Description

The ADC0831 series are 8-bit successive approximation A/D converters with a serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE™ serial data exchange standard for easy interface to the COPS™ family of processors, and can interface with standard shift registers or µPs.

The 2-, 4- or 8-channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible—direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand-alone"

- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 2-, 4- or 8-channel multiplexer options with address loaic
- 88 Shunt regulator allows operation with high voltage supplies
- 0V to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- 1 TTL/MOS input/output compatible
- 0.3" standard width, 8-, 14- or 20-pin DIP package
- 20 Pin Molded Chip Carrier Package (ADC0838 only)

Key Specifications

- Resolution 8 Bits Total Unadjusted Error \pm 1/2 LSB and \pm 1 LSB Single Supply 5 V_{DC} 6 15 mW Low Power Conversion Time 32 µs
- Typical Application 5 Vnc POSITION 1 5 Vnr 5 V D C POSITION 2 5 Vnc MICROWIRE COPS ADC0838 BIT STREAM CPH 5 VDC RESSURE LM335 TRANSDUCERS (ANALOG VOLTAGES) DIGITAL A/D СРШ LINK TL/H/5583-1

3-115
Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Current into V+ (Note 3)	15 mA
Supply Voltage, V _{CC} (Note 3)	6.5V
Voltage	
Logic Inputs	-0.3V to V _{CC} + 0.3V
Analog Inputs	-0.3V to V _{CC} + 0.3V
Input Current per Pin (Note 4)	±5 mA
Package	±20 mA
Storage Temperature	-65°C to +150°C
Package Dissipation	
at T _A = 25°C (Board Mount)	0.8W

Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Susceptibility (Note 5)	2000V

Operating Ratings (Notes 1 & 2)

Supply Voltage, V _{CC}	4.5 V_{DC} to 6.3 V_{DC}
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0831/2/4/8BJ	-55°C to +125°C
ADC0831/2/4/8CJ	
ADC0831/2/4/8BCJ	-40°C to +85°C
ADC0831/2/4/8CCJ	
ADC0831/2/4/8BCN	-0°C to +70°C
ADC0838BCV	
ADC0831/2/4/8CCN	
ADC0838CCV	

Converter and Multiplexer Electrical Characteristics

The following specifications apply for $V_{CC} = V + = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} .

		E	3J, CJ, BCJ and CCJ Devices	d	B	CV, CCV, BCI CCN Device	N and es	
Parameter	Conditions	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Units
CONVERTER AND MULTIPLE	KER CHARACTE	RISTICS						
Total Unadjusted Error ADC0838BCV ADC0831/2/4/8BCN ADC0831/2/4/8BJ	V _{REF} =5.00 V (Note 6)		± 1⁄2			± 1/2 ± 1/2	± ½ ± ½	LSB
ADC0831/2/4/8BCJ ADC0838CCV ADC0831/2/4/8CCN ADC0831/2/4/8CJ ADC0831/2/4/8CCJ			± ½ ± 1 ± 1			±1 ±1	±1 ±1	
Minimum Reference Input Resistance (Note 7)		3.5	1.3		3.5	1.3	1.3	kΩ
Maximum Reference Input Resistance (Note 7)		3.5	5.9		3.5	5.4	5.9	kΩ
Maximum Common-Mode Input Range (Note 8)			V _{CC} +0.05			V _{CC} + 0.05	V _{CC} +0.05	V
Minimum Common-Mode Input Range (Note 8)			GND 0.05			GND - 0.05	GND-0.05	v
DC Common-Mode Error		± 1/16	± 1⁄4		± 1/ ₁₆	± 1⁄4	± 1/4	LSB
Change in zero error from V_{CC} =5V to internal zener operation (Note 3)	15 mA into V+ V _{CC} =N.C. V _{REF} =5V		1			1	1	LSB
V _Z , internal MIN diode breakdown MAX (at V ₊) (Note 3)	15 mA into V+		6.3 8.5			6.3 8.5	6.3 8.5	v
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1/16	± 1⁄4	± 1⁄4	± 1/16	± 1/4	± 1⁄4	LSB

Converter and Multiplexer Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = V + = 5V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} .

		B. (l, CJ, BCJ a CCJ Device:	nd s	BCV	, CCV, BCN CCN Device:	and s	
Parameter	Conditions	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Units
CONVERTER AND MULTIPLEX	ER CHARACTERIS	TICS (Conti	nued)					
I _{OFF} , Off Channel Leakage Current (Note 9)	On Channel = 5V, Off Channel = 0V		−0.2 −1			-0.2	-1	μA
	On Channel = 0V, Off Channel = 5V		+ 0.2 + 1			+0.2	+ 1	μΑ
I _{ON} , On Channel Leakage Current (Note 9)	On Channel=0V, Off Channel=5V		−0.2 <i>−</i> 1			-0.2	1	μΑ
	On Channel=5V, Off Channel=0V		+0.2 + 1			+0.2	+ 1	μΑ
DIGITAL AND DC CHARACTER	RISTICS							
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
l _{IN(1)} , Logical ''1'' Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005	1	1	μΑ
I _{IN(0)} , Logical ''0'' Input Current (Max)	V _{IN} =0V	-0.005	- 1		-0.005	-1	- 1	μA
V _{OUT(1)} , Logical "1" Output Voltage (Min)	$V_{CC} = 4.75V$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$		2.4 4.5			2.4 4.5	2.4 4.5	v v
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.4	0.4	v
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.1 0.1	-3 3		-0.1 0.1	-3 +3	3 +3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-14	-6.5		- 14	-7.5	-6.5	mA
ISINK, Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current (Max) ADC0831, ADC0834, ADC0838		0.9	2.5		0.9	2.5	2.5	mA
ADC0832	Includes Ladder Current	2.3	6.5		2.3	6.5	6.5	mA

3

AC Characteristics

The following specifications apply for V_{CC} = 5V, $t_r = t_f = 20$ ns and 25°C unless otherwise specified.

		66 1 1		•		
Parameter		Conditions	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Limit Units
f _{CLK} , Clock Frequency	Min Max			10	400	kHz kHz
t _C , Conversion Time		Not including MUX Addressing Time		8		1/f _{CLK}
Clock Duty Cycle (Note 10)	Min Max				40 60	% %
t _{SET-UP} , CS Falling Edge or Data Input Valid to CLK Rising Edge					250	ns
t _{HOLD} , Data Input Valid after CLK Rising Edge					90	ns
t _{pd1} , t _{pd0} —CLK Falling Edge to Output Data Valid (Note 11)		C _L = 100 pF Data MSB First Data LSB First	650 250		1500 600	ns ns
t _{1H} , t _{0H} ,—Rising Edge of CS to Data Output and		C _L =10 pF, R _L =10k (see TRI-STATE® Test Circuits)	125		250	ns
SARS Hi-Z		$C_{L} = 100 \text{ pf}, R_{L} = 2k$		500		ns
C _{IN} , Capacitance of Logic Input			5			pF
C _{OUT} , Capacitance of Logic Outputs			5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground plugs.

Note 3: Internal zener diodes (6.3 to 8.5V) are connected from V + to GND and V_{CC} to GND. The zener at V + can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D's breakdown voltage, the diode insures that V_{CC} will be below breakdown when the device is powered from V +. Functionality is therefore guaranteed for V + operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max of 6.5V. It is recommended that a resistor be used to limit the max current into V +. (See *Figure 3* in Functional Description Section 6.0)

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 5: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 6: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

Note 7: Cannot be tested for ADC0832.

Note 8: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater then the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog input (s(5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 1 μ s. The maximum time the clock can be high is 60 μ s. The clock can be stopped when low so long as the analog input voltage remains stable.

Note 11: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.

Note 12: Typicals are at 25°C and represent most likely parametric norm.

Note 13: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 14: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.

ADC0831/ADC0832/ADC0834/ADC0838







3





* Make sure clock edge #18 clocks in the LSB before $\overline{\text{SE}}$ is taken low





Connection Diagrams

ADC0831/ADC0832/ADC0834/ADC0838



Functional Description

1.0 MULTIPLEXER ADDRESSING

The design of these converters utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, differential, or a new pseudo-differential option which will convert the difference between the voltage at any analog input and a common terminal. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differen-

tial. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a different pair but channel 0 or 1 cannot act differentially with any other channel. In addition to selecting differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following tables for the various product options.

The MUX address is shifted into the converter via the DI line. Because the ADC0831 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line on the ADC0838 can be used as a pseudo-differential input. In this mode, the voltage on this pin is treated as the "--" input for any of the other input channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single-supply application where the analog circuitry may be biased up to a potential other than ground and the output signals are all referred to this potential.

TABLE I. Multiplexer/Package Options

Part	Number of Ana	Number of		
Number	Single-Ended	Differential	Package Pins	
ADC0831	1	1	8	
ADC0832	2	1	8	
ADC0834	4	2	14	
ADC0838	8	4	20	

Functional Description (Continued) TABLE II. MUX Addressing: ADC0838

	MUX Ad	dress				Anale	og Sing	gle-En	ded Ch	annel	#	
SGL/ DIF	ODD/ SIGN	SEL	ECT 0	0	1	2	3	4	5	6	7	сом
1	0	0	0	+								-
1	0	0	1			+						-
1	0	1	0					+				-
1	0	1	1							+		-
1	1	0	0		+							-
1	1	0	1				+					_
1	1	1	0						+			-
1	1	1	1.								+	-

Single-Ended MUX Mode

Differential MUX Mode

	MUX Address				Ana	alog Dif	ferenti	al Char	nel-Pa	ir #	
SGL/	SGL/ ODD/	SEL	.ECT		0		1		2	3	
DIF	SIGN	1	0	0	1	2	3	4	5	6	7
0	0	0	0	+	-						
0	0	0	1			+	-				
0	0	1	0					+	-		
0	0	1	1							+	-
0	1	0	0	-	+						
0	1	.0	1			-	+				
0	1	1	0					-	+		
0	1	1	1							-	+

TABLE III. MUX Addressing: ADC0834

Single-Ended MUX Mode

	MUX Addre	SS		Chan	nel #		
SGL/	ODD/	SELECT					
DIF	SIGN	1 0		1	2	3	
1	0	0	+				
1	0	1			+		
1	1	0		+			
1	1	1				+	

COM is internally tied to A GND

Differential MUX Mode

	MUX Addre	SS		Chan	nel #	
SGL/	ODD/	SELECT	SELECT 0			
DIF	SIGN	1			2	3
0	0	0	+	-		
0	0	1			+	-
0	1	0	-	+		
0	1	1			-	+

TABLE IV. MUX Addressing: ADC0832

Single-Ended MUX Mode

MUX A	ddress	Channel #		
SGL/ DIF	ODD/ SIGN	0	1	
1	0	+		
1	1		+	

COM is internally tied to A GND

Differential MUX Mode

MUX Address		Channel #		
SGL/ DIF	ODD/ Sign	0	1	
0	0	+	-	
0	1	-	+	

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor. To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity a separate diagram is shown of each device.

1. A conversion is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.

3. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 2 to 4 bits to be the MUX assignment word.



4. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of $\frac{1}{2}$ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SAR status line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

5. The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

6. When the conversion begins, the output of the SAR comparator, which indicates whether the analog input is greater than (high) or less than (low) each successive voltage from the internal resistor ladder, appears at the DO line on each falling edge of the clock. This data is the result of the conversion being shifted out (with the MSB coming first) and can be read by the processor immediately.

7. After 8 clock periods the conversion is completed. The SAR status line returns low to indicate this $1_{\!/\!2}$ clock cycle later.

8. If the programmer prefers, the data can be provided in an LSB first format [this makes use of the shift enable (\overline{SE}) control line]. All 8 bits of the result are stored in an output shift register. On devices which do not include the \overline{SE} control line, the data, LSB first, is automatically shifted out the DO line, after the MSB first data stream. The DO line then goes low and stays low until \overline{CS} is returned high. On the ADC0838 the \overline{SE} line is brought out and if held high, the value of the LSB remains valid on the DO line. When \overline{SE} is forced low, the data is then clocked out LSB first. The ADC0831 is an exception in that its data is only output in MSB first format.

9. All internal registers are cleared when the $\overline{\text{CS}}$ line is high. If another conversion is desired, $\overline{\text{CS}}$ must make a high to low transition followed by address information.

Vcc

ADC0834 VREF

CND

a) Ratiometric

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

3.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input to these converters defines the voltage span of the analog input (the difference between $V_{\text{IN}(\text{MAX})}$ and $V_{\text{IN}(\text{MIN})}$) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance of typically 3.5 k Ω . This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} (done internally on the ADC0832). This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF}/ 256).





4.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $1/_2$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}}\right)$$

where f_{CM} is the frequency of the common-mode signal,

V_{PEAK} is its peak voltage value

and f_{CLK}, is the A/D clock frequency.

For a 60 Hz common-mode signal to generate a $\frac{1}{4}$ LSB error (\approx 5 mV) with the converter running at 250 kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Due to the sampling nature of the analog inputs short spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

This source resistance limitation is important with regard to the DC leakage currents of input multiplexer as well. The worst-case leakage current of $\pm 1~\mu A$ over temperature will create a 1 mV input error with a 1 k\Omega source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.0 OPTIONAL ADJUSTMENTS

5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN(MIN)}, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any V_{IN} (-) input at this V_{IN(MIN)} value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN}(-) input and applying a small magnitude positive voltage to the V_{IN}(+) input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal 1_{2}^{\prime} LSB value (1_{2}^{\prime} LSB=9.8 mV for V_{REF}=5.000 V_{DC}).

5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $^{\prime}_{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input (or V_{CC} for the ADC0832) for a digital output code which is just changing from 1111 1110 to 1111 111.

5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, using 1 LSB= analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{IN}(-)$ voltage applied] by forcing a voltage to the $V_{IN}(+)$ input which is given by:

$$V_{IN}(+)$$
 fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where:

and

 V_{MAX} = the high end of the analog input range

 V_{MIN} = the low end (the offset zero) of the analog range.

(Both are ground referenced.)

The V_{REF} (or $V_{CC})$ voltage is then adjusted to provide a code change from ${\sf FE}_{HEX}$ to ${\sf FF}_{HEX}.$ This completes the adjustment procedure.

6.0 POWER SUPPLY

A unique feature of the ADC0838 and ADC0834 is the inclusion of a zener diode connected from the V⁺ terminal to ground which also connects to the V_{CC} terminal (which is the actual converter supply) through a silicon diode, as shown in *Figure 3*. (See Note 3)



FIGURE 3. An On-Chip Shunt Regulator Diode

This zener is intended for use as a shunt voltage regulator to eliminate the need for any additional regulating components. This is most desirable if the converter is to be remotely located from the system power source. *Figures 4 and 5* illustrate two useful applications of this on-board zener when an external transistor can be afforded.

An important use of the interconnecting diode between V⁺ and V_{CC} is shown in *Figures 6 and 7*. Here, this diode is used as a rectifier to allow the V_{CC} supply for the converter

Applications

to be derived from the clock. The low current requirements of the A/D and the relatively high clock frequencies used (typically in the range of 10k-400 kHz) allows using the small value filter capacitor shown to keep the ripple on the V_{CC} line to well under 1/4 of an LSB. The shunt zener regulator can also be used in this mode. This requires a clock voltage swing which is in excess of V_Z. A current limit for the zener is needed, either built into the clock generator or a resistor can be used from the CLK pin to the V⁺ pin.



Applications (Continued)

Digital Link and Sample Controlling Software for the Serially Oriented COP420 and the Bit Programmable I/O INS8048





TL/H/5583~13

ADC0831/ADC0832/ADC0834/ADC0838

8048 CODING EXAMPLE

	Mnemo	nic	Instruction			
START:	ANL	P1, #0F7H	;SELECT A/D ($\overline{CS} = 0$)			
	MOV	B, #5	;BIT COUNTER ← 5			
	MOV	A, #ADDR	;A ← MUX ADDRESS			
LOOP 1:	RRC	А	;CY ← ADDRESS BIT			
	JC	ONE	;TEST BIT			
			;BIT=0			
ZERO:	ANL	P1, #0FEH	;DI ← 0			
	JMP	CONT	;CONTINUE			
			;BIT=1			
ONE:	ORL	P1, #1	;DI ← 1			
CONT:	CALL	PULSE	;PULSE SK 0 \rightarrow 1 \rightarrow 0			
	DJNZ	B, LOOP 1	CONTINUE UNTIL DONE			
	CALL	PULSE	;EXTRA CLOCK FOR SYNC			
	MOV	B, #8	;BIT COUNTER - 8			
LOOP 2:	CALL	PULSE	;PULSE SK 0 \rightarrow 1 \rightarrow 0			
	IN	A, P1	;CY ← DO			
	RRC	А				
	RRC	А				
	MOV	A, C	;A ← RESULT			
	RLC	А	;A(0) ← BIT AND SHIFT			
	MOV	C, A	;C ← RESULT			
	DJNZ	B, LOOP 2	;CONTINUE UNTIL DONE			
RETR						
			;PULSE SUBROUTINE			
PULSE:	ORL	P1, #04	;SK ← 1			
	NOP		;DELAY			
	ANL	P1, #0FBH	;SK ← 0			
	RET					

COP CODING EXAMPLE

OGI

LEI

Mnemonic	Instruction
LEI	ENABLES SIO'S INPUT AND OUTPUT
SC	C = 1
OGI	$G0=0$ ($\overline{CS}=0$)
CLR A	CLEARS ACCUMULATOR
AISC 1	LOADS ACCUMULATOR WITH 1
XAS	EXCHANGES SIO WITH ACCUMULATOR
	AND STARTS SK CLOCK
LDD	LOADS MUX ADDRESS FROM RAM
	INTO ACCUMULATOR
NOP	-
XAS	LOADS MUX ADDRESS FROM
	ACCUMULATOR TO SIO REGISTER
↑	
8 INSTR	UCTIONS
\downarrow	
XAS	READS HIGH ORDER NIBBLE (4 BITS)
	INTO ACCUMULATOR
XIS	PUTS HIGH ORDER NIBBLE INTO RAM
CLR A	CLEARS ACCUMULATOR
RC	C = 0
XAS	READS LOW ORDER NIBBLE INTO
	ACCUMULATOR AND STOPS SK
XIS	PUTS LOW ORDER NIBBLE INTO RAM

G0 = 1 ($\overline{CS} = 1$)

DISABLES SIO's INPUT AND OUTPUT

3





Operating with Ratiometric Transducers



*V_IN(-) = 0.15 V_{CC} \$\$15\% of V_{CC} \leq V_XDR \leq 85% of V_{CC} \$\$

3-133

ADC0831/ADC0832/ADC0834/ADC0838

Applications (Continued)



Zero-Shift and Span Adjust: $2V\!\leq\!V_{IN}\!\leq\!5V$



TL/H/5583-16



Controller performs a routine to determine which input polarity (9-bit example) or which channel pair (10-bit example) provides a non-zero output code. This information provides the extra bits.

a) 9-Bit A/D







ADC0831/ADC0832/ADC0834/ADC0838

Applications (Continued)



TL/H/5583-38





TL/H/5583-19

· Uses one more wire than load cell itself

• Two mini-DIPs could be mounted inside load cell for digital output transducer

• Electronic offset and gain trims relax mechanical specs for gauge factor and offset

· Low level cell output is converted immediately for high noise immunity



ADC0831/ADC0832/ADC0834/ADC0838

ADC0831/ADC0832/ADC0834/ADC0838





 ±1
 Molded (N)
 0°C to +70°C

 Molded (N)
 0°C to +70°C
 Hermetic (J)
 -55°C to +125°C

 ±1/2
 Hermetic (J)
 -40°C to +85°C
 PCC (V)
 0°C to +70°C

 8
 Molded (N)
 0°C to +70°C
 PCC (V)
 0°C to +70°C

 8
 Hermetic (J)
 -40°C to +85°C
 PCC (V)
 0°C to +70°C

See NS Package Number J08A, J14A, J20A, N08E, N14A, N20A or V20A

±1

ADC0838BCJ

ADC0838BCV

ADC0838BCN

ADC0838CCJ

ADC0838CCV

ADC0838CCN

0°C to +70°C

0°C to + 70°C

PCC (V)

Molded (N)

3

National Semiconductor

ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer

General Description

The ADC0833 series is an 8-bit successive approximation A/D converter with a serial I/O and configurable input multiplexer with 4 channels. The serial I/O is configured to comply with the NSC MICROWIRETM serial data exchange standard for easy interface to the COPSTM family of processors, as well as with standard shift registers or μ Ps.

The 4-channel multiplexer is software configured for singleended or differential inputs when channel assigned by a 4bit serial word.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible-direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand alone"
- Works with 2.5V (LM336) voltage reference
- No full-scale or zero adjust required
- Differential analog voltage inputs
- 4-channel analog multiplexer
- Shunt regulator allows operation with high voltage supplies
- 0V to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- TTL/MOS input/output compatible
- 0.3" standard width 14-pin DIP package

Key Specifications

Resolution	8 Bits
Total Unadjusted Error	\pm 1/ ₂ LSB and \pm 1 LSB
Single Supply	5 V _{DC}
Low Power	23 mW
Conversion Time	32 μs

Connection and Functional Diagrams



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Current into V + (Note 3)	15 mA
Supply Voltage, V _{CC} (Note 3)	6.5V
Voltage	
Logic Inputs	-0.3V to V _{CC} + 0.3V
Analog Inputs	-0.3V to V _{CC} + 0.3V
Input Current per Pin (Note 4)	±5 mA
Package Input Current (Note 4)	± 20 mA
Storage Temperature	-65°C to + 150°C

Package Dissipation at $T_{\Delta} = 25^{\circ}C$ (Board Mount)	0.8W
Lead Temperature (Soldering, 10 sec.)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
ESD Susceptibility (Note 5)	2000V

Operating Conditions (Notes 1 & 2)

Supply Voltage, V _{CC}	4.5 V _{DC} to 6.3 V _{DC}
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0833BJ, ADC0833CJ	–55°C≤T _A ≤125°C
ADC0833BCJ, ADC0833CCJ	−40°C≤T _A ≤85°C
ADC0833BCN, ADC0833CCN	0°C≤T _A ≤70°C

Electrical Characteristics The following specifications apply for V_{CC} = V⁺ = 5V, f_{CLK} = 250 kHz and V_{REF}/2 \leq (V_{CC} + 0.1V) unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX};** all other limits T_A = T_j = 25°C.

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units		
CONVERTER AND MULTIPLEXER CHARACTERISTICS							
Total Unadjusted Error ADC0833BCN ADC0883BJ, BCJ ADC0833CCN ADC0833CJ, CCJ	V_{REF} /2 Forced to 2.500 V_{DC}		± ½ ± ½ ± 1 ± 1	± ½ ± 1	LSB LSB LSB LSB		
Minimum Total Ladder Resistance (Note 9) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN		7.0 7.0	2.6 2.6	2.6	kΩ kΩ		
Maximum Total Ladder Resistance (Note 9) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN		7.0 7.0	11.8 10.8	11.8	kΩ kΩ		
Minimum Common-Mode Input Range (Note 10) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	All MUX Inputs and COM Input		GND -0.05 GND-0.05	GND-0.05	vv		
Maximum Common-Mode Input Range (Note 10) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	All MUX Inputs and COM Input		V _{CC} +0.05 V _{CC} +0.05	V _{CC} +0.05	vv		
DC Common-Mode Error ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN		± 1/16 ± 1/16	± ¼ ± ¼	± 1⁄4	LSB LSB		
Change In Zero Error From V _{CC} =5V To Internal Zener Operation (Note 3) ADC0833BCJ/CCJ/BJ/CJ	15mA Into V + V _{CC} =N.C. V _{REF} /2 = 2.500V		1		LSB		
ADC0833BCN/CCN			1	1	LSB		

3

Electrical Characteristics The following specifications apply for $V_{CC} = V^+ = 5V$, $f_{CLK} = 250$ kHz and $V_{REF}/2 \le (V_{CC} + 0.1V)$ unless otherwise specified. **Boldface limits apply from t_{MIN} to t_{MAX}**; all other limits $T_A = T_j = 25^{\circ}C$. (Continued)

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units			
CONVERTER AND MULTIPLEXER CHARACTERISTICS (Continued)								
V _Z , Minimum Internal Diode Breakdown (At V +) (Note 3) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	15mA Into V+		6.3 6.3	6.3	V V			
V _Z , Maximum Internal Diode Breakdown (At V +) (Note 3) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	15mA Into V +		8.5 8.5	8.5	v v			
Power Supply Sensitivity ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{CC} =5V±5%	± 1/16 ± 1/16	± ¼ ± ¼	± 1⁄4	LSB LSB			
I _{OFF} , Off Channel Leakage Current (Note 11) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	On Channel = 5V, Off Channel = 0V		1 200 200	-1	μA nA μA nA			
ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	On Channel=0V, Off Channel=5V		1 200 200	1	μA nA μA nA			
I _{ON} , On Channel Leakage Current (Note 11) ADC083BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	On Channel = 5V, Off Channel = 0V		1 200 200	1	μA nA μA			
ADC083BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	On Channel=0V, Off Channel=5V		1 200 200	-1	μΑ nA μA nA			
DIGITAL AND DC CHARACTERI	STICS							
V _{IN(1)} , Logical "1" Input Voltage ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{CC} =5.25V		2.0 2.0	2.0	v v			
V _{IN(0)} , Logical "0" Input Voltage ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{CC} =4.75V		0.8 0.8	0.8	v v			
I _{IN(1)} , Logical "1" Input Current ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{IN} =V _{CC}	0.005 0.005	1 1	1	μΑ μΑ			

Electrical Characteristics The following specifications apply for $V_{CC} = V^+ = 5V$, $f_{CLK} = 250$ kHz and $V_{REF}/2 \le (V_{CC} + 0.1V)$ unless otherwise specified. **Boldface limits apply from t_{MIN} to t_{MAX}**; all other limits $T_A = T_j = 25^{\circ}C$. (Continued)

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units		
DIGITAL AND DC CHARACTERISTICS (Continued)							
I _{IN(0)} , Logical "0" Input Current ADC0833BCJ/CCJ/BJ/CJ	V _{IN} =0V	-0.005	-1	4	μA A		
V _{OUT(1)} , Logical "1" Output Voltage ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	$V_{CC} = 4.75V$ $I_{OUT} = -360\mu A$	0.003	2.4 2.4	2.4	μ ν ν		
ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	$I_{OUT} = -I0\mu A$		4.5 4.5	4.5	v v		
V _{OUT(0)} , Logical "0" Output Voltage ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	I_{OUT} = 1.6mA, V_{CC} = 4.75V		0.4 0.4	0.4	v v		
I _{OUT} , TRI-STATE Output Current (DO, SARS) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN ADC0833BCJ/CCJ/BJ/CJ ADC0833BCJ/CCJ/BJ/CJ	V _{OUT} =0.4V V _{OUT} =5V	-0.1 -0.1 0.1 0.1	- 3 -3 3 3	-3 3	μΑ μΑ μΑ μΑ		
ISOURCE ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{OUT} Short to GND	-14 -14	- 6.5 -7.5	-6.5	mA mA		
I _{SINK} ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{OUT} Short to V _{CC}	16 16	8.0 9.0	8.0	mA mA		
I _{CC} , Supply Current (Note 3) ADC0833BCJ/CCJ/BJ/CJ ADC0833BCN/CCN	V _{REF} /2 Open Circuit	0.9 0.9	4.5 4.5	4.5	mA mA		

ADC0833

AC Electrical Characteristics The following specifications apply for $V_{CC} = V^+ = 5V$ and $t_r = t_f = 20$ ns unless otherwise specified. These limits apply for $T_A = T_i = 25^{\circ}C$.

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
f _{CLK} , Clock Frequency M	/lin lax		10	400	kHz kHz
T _C , Conversion Time	Not including MUX Addressing Time		8		1/f _{CLK}
Clock Duty Cycle (Note 12) M	/lin lax			40 60	% %
t _{SET-UP} , CS Falling Edge or Data Input Valid to CLK Rising Edge				250	ns
t _{HOLD} , Data Input Valid after CLK Rising Edge				90	ns
t _{pd1} , t _{pd0} —CLK Falling Edge to Output Data Valid (Note 13)	C _L = 100 pF Data MSB First Data LSB First	650 250		1500 600	ns ns
t _{1H} , t _{OH} —Rising Edge of CS to Data Output and SARS Hi-Z	$\begin{array}{l} C_L = 10 \ \text{pF}, \ \text{R}_L = 10 \text{k} \\ C_L = 100 \ \text{pF}, \ \text{R}_L = 2 \text{k} \\ \text{(see TRI-STATE Test Circuits)} \end{array}$	125	500	250 500	ns ns
C _{IN} , Capacitance of Logic Input		5			pF
C _{OUT} , Capacitance of Logic Outputs		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground pins.

Note 3: Internal zener diodes (approx. 7V) are connected from V⁺ to GND and V_{CC} to GND. The zener at V⁺ can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D° breakdown voltage, the diode insures that V_{CC} will be below breakdown when the device is powered from V⁺. Functionality is therefore guaranteed for V⁺ operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max. of 6.5V. It is recommended that a resistor be used to limit the max. current into V⁺.

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < V⁻ or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 9: See Applications, section 3.0.

Note 10: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog input (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 11: Leakage current is measured with the clock not switching.

Note 12: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum time the clock is high or the minimum time the clock is low must be at least 1 µs. The maximum time the clock can be high is 60 µs. The clocked can be stopped when low so long as the analog input voltage remains stable.

Note 13: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.

Timing Diagrams



Data Output Timing



TRI-STATE Test Circuits and Waveforms









Leakage Current Test Circuit





TL/H/5607-2

3-145





3-147

ADC0833



TL/H/5607-5

Functional Description

1.0 MULTIPLEXER ADDRESSING

ADC0833

The design of the ADC0833 utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended (ground referred) or differential inputs. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differential. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a differential pair. Channel 0 or 1 cannot act differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following table. The MUX address is shifted into the converter through the DI line.

TABLE I. MUX Addressing

Address					Chan	nel #	
SGL/	ODD/	DD/ SELECT		0	4	2	2
DIF	SIGN	1	0		•	2	5
1,	0	0	1	+			
1	0	1	1			+	
1	1	0	1		+		
1	1	1	1				÷

Single-Ended MUX Mode

COM is internally ties to a GND

Differential MUX Mode

Address				Channel #			
SGL/	ODD/	SELECT		0	1	2	3
DIF	SIGN	1	0		•	-	
0	0	0.	1	+	-		
0	0	1	1			+	-
0	1	0	1	-	+		
0	1	1	1			-	+

3-148

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagram and Functional Block Diagram and to follow a complete conversion sequence.

1. A conversion is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.

3. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 4 bits to be the MUX assignment word.



4. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of $\frac{1}{2}$ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SAR status line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

6. When the conversion begins, the output of the SAR comparator, which indicates whether the analog input is greater than (high) or less than (low) each successive voltage from the internal resistor ladder, appears at the DO line on each falling edge of the clock. This data is the result of the conversion being shifted out (with the MSB coming first) and can be read by the processor immediately.

7. After 8 clock periods the conversion is completed. The SAR status line returns low to indicate this $\frac{1}{2}$ clock cycle later.

8. If the programmer prefers, the data can be read in an LSB first format. All 8 bits of the result are stored in an output shift register. The conversion result, LSB first, is automatically shifted out the DO line, after the MSB first data stream. The DO line then goes low and stays low until \overline{CS} is returned high.

9. All internal registers are cleared when the $\overline{\text{CS}}$ line is high. If another conversion is desired, $\overline{\text{CS}}$ must make a high to low transition followed by address information.

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

3.0 REFERENCE CONSIDERATIONS

The ADC0833 is intended primarily for use in circuits requiring absolute accuracy. In this type of system, the analog inputs vary between very specific voltage limits and the reference voltage for the A/D converter must remain stable with time and temperature. For ratiometric applications, an ADC0834 is a pin-for-pin compatible alternative since it has a V_{REF} input (note the ADC0834 needs one less bit of mux addressing information).

The voltage applied to the V_{REF}/2 pin defines the voltage span of the analog input [the difference between V_{IN}(+) and V_{IN}(-)] over which the 256 possible output codes apply. A full-scale conversion (an all 1s output code) will result when the voltage difference between a selected "+" input and "-" input is approximately *twice* the voltage at the V_{REF}/2 pin. This internal gain of 2 from the applied reference to the full-scale input voltage allows biasing a low voltage reference diode from the 5V_{DC} converter supply. To accommodate a 5V input span, only a 2.5V reference is required. The LM385 and LM336 reference diodes are good low current devices to use with these converters. The output code changes in accordance with the following equation:

$$Output Code = 256 \left(\frac{V_{IN}(+) - V_{IN}(-)}{2(V_{REF}/2)} \right)$$

where the output code is the decimal equivalent of the 8-bit binary output (ranging from 0 to 255) and the term $V_{\text{REF}}/2$ is the voltage from pin 9 to ground.

The V_{REF}/2 pin is the center point of a two resistor divider (each resistor is 3.5 k Ω) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors. As shown in *Figure 2*, a reference diode with a voltage less than V_{CC}/2 can be connected without requiring an external biasing resistor if its current requirements meet the indicated level.

The minimum value of V_{REF}/2 can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{BEF}/256).



4.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the inputs be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $\frac{1}{2}$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}}\right)$$

where f_{CM} is the frequency of the common-mode signal,

V_{PEAK} is its peak voltage value

and f_{CLK} is the A/D clock frequency.

For a 60 Hz common-mode signal to generate a $\frac{1}{4}$ LSB error (\approx 5 mV) with the converter running at 250 kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Due to the sampling nature of the analog inputs short spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

This source resistance limitation is important with regard to the DC leakage currents of input multiplexer as well. The worst-case leakage current of \pm 1 μA over temperature will create a 1 mV inut error with a 1 k\Omega source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.0 OPTIONAL ADJUSTMENTS

5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN(MIN)}, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any V_{IN} (-) input at this V_{IN(MIN)} value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the $V_{IN}(-)$ input and applying a small magnitude positive voltage to the $V_{IN}(+)$ input. Zero error is the difference between the actual DC input voltage which

is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal 1_2 LSB value ($1_2'$ LSB=9.8 mV for V_{REF}/2=2.500 V_{DC}).

5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $^{\prime}_{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input or V_{CC} for a digital output code which is just changing from 1111 1110 to 1111 1111.

5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN}(+) voltage which equals this desired zero reference plus $\frac{1}{2}$ LSB (where the LSB is calculated for the desired analog span, using 1 LSB=analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{\text{IN}}(-)$ voltage applied] by forcing a voltage to the $V_{\text{IN}}(+)$ input which is given by:

$$V_{IN} (+) \text{ fs adj} = V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$$

where:

 $V_{\mbox{MAX}}{=}$ the high end of the analog input range and

 $\ensuremath{\mathsf{V_{MIN}}}\xspace =$ the low end (the offset zero) of the analog range.

(Both are ground referenced.)

The $V_{REF}/2$ voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX}. This completes the adjustment procedure.

6.0 POWER SUPPLY

A unique feature of the ADC0833 is the inclusion of a 7V zener diode connected from the V⁺ terminal to ground which also connects to the V_{CC} terminal (which is the actual converter supply) through a silicon diode, as shown in *Figure 3*.



TL/H/5607-8


Functional Description (Continued)

This zener is intended for use as a shunt voltage regulator to eliminate the need for any additional regulating components. This is most desirable if the converter is to be remotely located from the system power source. Figures 4 and 5 illustrate two useful applications of this on-board zener when an external transistor can be afforded.

An important use of the interconnecting diode between V⁺ and V_{CC} is shown in *Figures 6* and *7*. Here, this diode is used as a rectifier to allow the V_{CC} supply for the converter

Applications

to be derived from the clock. The low current requirements of the A/D (~3 mA) and the relatively high clock frequencies used (typically in the range of 10k-400 kHz) allows using the small value filter capacitor shown to keep the ripple on the V_{CC} line to well under 1/4 of an LSB. The shunt zener regulator can also be used in this mode. This requires a clock voltage swing which is in excess of V_Z. A current limit for the zener is needed, either built into the clock generator or a resistor can be used from the CLK pin to the V⁺ pin.



Applications (Continued)

Digital Link and Sample Controlling Software for the Serially Oriented COP420 and the Bit Programmable I/O INS8048





TL/H/5607-10

COP CODING EXAMPLE

•

Mnemonic	Instruction				
LEI	ENABLES SIO'S INPUT AND OUTPUT				
SC	C = 1				
OGI	$G0=0$ ($\overline{CS}=0$)				
CLR A	CLEARS ACCUMULATOR				
AISC 1	LOADS ACCUMULATOR WITH 1				
XAS	EXCHANGES SIO WITH ACCUMULATOR				
	AND STARTS SK CLOCK				
LDD	LOADS MUX ADDRESS FROM RAM				
	INTO ACCUMULATOR				
NOP	_				
XAS	LOADS MUX ADDRESS FROM				
	ACCUMULATOR TO SIO REGISTER				
Ť					
8 INSTR	UCTIONS				
\downarrow					
XAS	READS HIGH ORDER NIBBLE (4 BITS)				
	INTO ACCUMULATOR				
XIS	PUTS HIGH ORDER NIBBLE INTO RAM				
CLR A	CLEARS ACCUMULATOR				
RC	C = 0				
XAS	READS LOW ORDER NIBBLE INTO				
	ACCUMULATOR AND STOPS SK				
XIS	PUTS LOW ORDER NIBBLE INTO RAM				
OGI	$G0=1$ ($\overline{CS}=1$)				
LEI	DISABLES SIO'S INPUT AND OUTPUT				

8048 CODING EXAMPLE

	Mnemo	nic	Instruction
START:	ANL	P1, #0F7H	;SELECT A/D ($\overline{CS} = 0$)
	MOV	B, #5	;BIT COUNTER ← 5
	MOV	A, #ADDR	;A - MUX ADDRESS
LOOP 1:	RRC	A	;CY ← ADDRESS BIT
	JC	ONE	;TEST BIT
			;BIT=0
ZERO:	ANL	P1, #0FEH	
	JMP	CONT	CONTINUE •
		D1 #1	
CONT:		F1, #1 DIII SE	$O_1 \leftarrow 1$
00111		B LOOP 1	
	CALL	PULSE	EXTRA CLOCK FOR SYNC
	MOV	B. #8	BIT COUNTER ← 8
LOOP 2:	CALL	PULSE	; PULSE SK 0 \rightarrow 1 \rightarrow 0
	IN	A, P1	;CY ← DO
	RRC	А	
	RRC	Α	
	MOV	A, C	;A ← RESULT
	RLC	A	;A(0) ← BIT AND SHIFT
	MOV	C, A	;C ← RESULT
DETD	DJNZ	B, LOOP 2	CONTINUE UNTIL DONE
REIR			
		D1 #04	
FULUL.	NOP	F1, #04	
	ANI	P1 #0FBH	;SK ← 0
	RET	, . 01 BH	,

3



Applications (Continued)

Digitizing a Current Flow



ADC0833



Zero-Shift and Span Adjust: 2V \leq V_{IN} \leq 5V



TL/H/5607-19



Ordering Information

Part Number	Temperature Range	Total Unadjusted Error
ADC0833BCJ	-40°C to +85°C	
ADC0833BCN	0°C to +70°C	\pm 1/2 LSB
ADC0833BJ	-55°C to +125°C	
ADC0833CCJ	-40°C to +85°C	
ADC0833CCN	0°C to +70°C	±1 LSB
ADC0833CJ	-55°C to +125°C	

National Semiconductor

ADC0841 8-Bit µP Compatible A/D Converter

General Description

The ADC0841 is a CMOS 8-bit successive approximation A/D converter. Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/D is designed to operate with the control bus of a variety of microprocessors. TRI-STATE® output latches that directly drive the data bus permit the A/D to be configured as a memory location or I/O device to the microprocessor with no interface logic necessary.

Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- Internal clock
- 0V to 5V input range with single 5V power supply
- 0.3" standard width 20-pin package
- 20 Pin Molded Chip Carrier Package

Key Specifications

- Resolution
- Total Unadjusted Error ±1/2 LSB and ± 1 LSB

8 Bits

- Single Supply 5 V_{DC}
 - Low Power 15 mW
- I Conversion Time 40 µs





Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.5V
Voltage	
Logic Control Inputs	-0.3V to V _{CC} $+0.3V$
At Other Inputs and Outputs	-0.3V to V _{CC} $+0.3V$
Input Current Per Pin (Note 3)	±5 mA
Input Current Per Package (Note 3)	\pm 20 mA
Storage Temperature	-65°C to +150°C
Package Dissipation at TA = 25°C	875 mW

Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 10)	V008

Operating Conditions (Notes 1 and 2)

Supply Voltage (V _{CC})	4.5 V _{DC} to 6.0 V _{DC}
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0841BCN, ADC0841CCN	0°C≤T _A ≤70°C
ADC0841BCJ, ADC0841CCJ,	−40°C≤T _A ≤85°C
ADC0841BCV, ADC0841CCV	
ADC0841BJ, ADC0841CJ	−55°C≤T _A ≤125°C

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_j = 25^{\circ}C$.

		ADC0841BJ, ADC0841BCJ ADC0841CJ, ADC0841CCJ			ADC0 ADC0			
Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIF	PLEXER CHARACT	ERISTICS						
Maximum Total Unadjusted Error	V _{REF} =5.00 V _{DC} (Note 4)					-		
ADC0841BCN, BCV ADC0841BJ, BCJ			± 1/2			± 1⁄2	± 1⁄2	LSB LSB
ADC0841CCN, CCV ADC0841CJ, CCJ			± 1			±1	± 1	LSB LSB
Minimum Reference Input Resistance		2.4	1.1		2.4	1.2	1.1	kΩ
Maximum Reference Input Resistance		2.4	5.9		2.4	5.4	5.9	kΩ
Maximum Common-Mode Input Voltage	(Note 5)		V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V
Minimum Common-Mode Input Voltage	(Note 5)		GND-0.05			GND-0.05	GND-0.05	v
DC Common-Mode Error	Differential Mode	± 1/16	± 1/4		± 1/16	± 1/4	± 1⁄4	LSB
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1⁄16	± 1/8		± 1⁄16	± 1⁄8	± 1⁄8	LSB

3

ADC0841

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_j = 25^{\circ}C$. (Continued)

Donanao		IN to I MAX, an other							
			ADC084 ADC084	11BJ, ADCO 11CJ, ADCO	841BCJ 841CCJ	ADC0841 ADC084	IBCN, ADC IBCV, ADC	0841CCN 0841CCV	
Symbol	Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
DIGITAL A	ND DC CHARACTERIS	TICS							
V _{IN(1)}	Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V
V _{IN(0)}	Logical "0" Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
l _{IN(1)}	Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005		1	μΑ
I _{IN(0)}	Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1		-0.005		- 1	μΑ
V _{OUT(1)} Logical "1" Output Voltage (Min)		V _{CC} =4.75V I _{OUT} =-360 μA I _{OUT} =-10 μA		2.4 4.5			2.8 4.6	2.4 4.5	v v
V _{OUT(0)}	Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.34	0.4	v
lout	TRI-STATE Output Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.01 0.01	-3 3		-0.01 0.01	-0.3 0.3	-3 3	μΑ μΑ
ISOURCE Output Source Vo Current (Min) Vo ISINK Output Sink Vo Current (Min)		V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
		V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
Icc	Supply Current (Max)	$\overline{CS} = 1, V_{REF}$ Open	1	2.5		1	2.3	2.5	mA

AC Characteristics The following specifications apply for $V_{CC} = 5V_{DC}$, $t_r = t_f = 10$ ns unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
t _C	Maximum Conversion Time (See Graph)		30	40	60	μs
tw(WR)	Minimum WR Pulse Width	(Note 9)	50	150		ns
tACC	Maximum Access Time (Delay from Falling Edge of $\overline{\text{RD}}$ to Output Data Valid)	C _L = 100 pF (Note 9)	145	225		ns
t _{1H} , t _{0H}	TRI-STATE Control (Maximum Delay from Rising Edge of RD to Hi-Z State)	$C_{L} = 10 \text{ pF}, R_{L} = 10 \text{ k},$ $t_{r} = 20 \text{ ns} (\text{Note 9})$	125		200	ns
t _{WI} , t _{RI}	Maximum Delay from Falling Edge of \overline{WR} or \overline{RD} to Reset of \overline{INTR}	(Note 9)	200	400		ns
C _{IN}	Capacitance of Logic Inputs		5			pF
COUT	Capacitance of Logic Outputs		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground pins.

Note 3: During over-voltage conditions (V_{IN} < 0V and V_{IN} > V_{CC}) the maximum input current at any one pin is ±5 mA. If the current is limited to ±5 mA at all the pins no more than four pins can be in this condition in order to meet the Input Current Per Package (±20 mA) specification.

Note 4: Total undajusted error includes offset, full-scale, and linearity.

Note 5: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Design limits are guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 9: The temperature coefficient is 0.3%/°C.

Note 10: Human body model, 100 pF discharged through 1.5 k Ω resistor.

Timing Diagram



TL/H/8557-9

Note 1: Read strobe must occur at least 600 ns after the assertion of interrupt to guarantee reset of INTR.

Typical Performance Characteristics

ADC0841



3-162

Functional Block Diagram V_{REF} AGND 9 **Q Q** 8 DGND Q 10 v_{cc} 20 START F/F V_{CC} 8 CLK GEN LADDER AND DECODER i**∢-**7 CLK o DAC 6 V_{IN}(+) 0-COMP 9-BIT Shift register 8 SAR LATCH Σ 8 ONE SHOT XFER TRI-STATE OUTPUT LATCHES 🗕 600 nS TRI "1"=OUTPUT ENABLE DELAY -0 WR MSB LSB 0 11 о 12 **o** 13 00 14 15 0 16 00 1718 $-\frac{1}{0}\overline{cs}$ DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 TL/H/8557-10 DIGITAL OUTPUTS

3-163

ADC0841

Functional Description

A conversion is initiated via the \overline{CS} and \overline{WR} lines. If the data from a previous conversion is not read, the \overline{INTR} line will be low. The falling edge of \overline{WR} will reset the \overline{INTR} line high and ready the A/D for a conversion cycle. The rising edge of \overline{WR} starts a conversion. After the conversion cycle ($t_C \leq 60$ μ sec), which is set by the internal clock frequency, the digital data is transferred to the output latch and the \overline{INTR} is asserted low. Taking \overline{CS} and \overline{RD} low resets \overline{INTR} output data lines (DB0–DB7).

Applications Information

1.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of this converter defines the voltage span of the analog input (the difference between V_{IN(MAX)} and V_{IN(MIN)}) over which the 256 possible output codes apply. The device can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 kΩ. This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 1a*), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} . This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 1b*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with this converter.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF}/256).

2.0 THE ANALOG INPUTS

2.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential inputs of this converter actually reduce the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $\frac{1}{2}$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{ERROR}(\text{MAX})} = V_{\text{peak}} (2\pi \text{ f}_{\text{CM}}) \times 0.5 \times \left(\frac{\text{t}_{\text{C}}}{8}\right)$$

where f_{CM} is the frequency of the common-mode signal, Vpeak is its peak voltage value and t_{C} is the conversion time.

For a 60 Hz common-mode signal to generate a 1/4 LSB error (\approx 5 mV) with the converter running at 40 μ S, its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

2.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω . An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

3.0 OPTIONAL ADJUSTMENTS

3.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN(MIN)}, is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the V_{IN} (-) input at this V_{IN(MIN)} value.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V⁻ input and applying a small magnitude positive voltage to the V⁺ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal $\frac{1}{2}$ LSB value ($\frac{1}{2}$ LSB=9.8 mV for V_{REF}=5.000 V_{DC}).

3.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code changing from 1111 1110 to 1111 1111.

3.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A voltage which equals this desired zero reference plus $\frac{1}{2}$ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to the "+" input (V_{IN}(⁺)) and the zero reference voltage at the "-" input (V_{IN}(⁻))should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.





The full-scale adjustment should be made [with the proper V_{IN} (-) voltage applied] by forcing a voltage to the $V_{IN}(+)$ input which is given by:

$$V_{IN}$$
 (+) fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where V_{MAX} = the high end of the analog input range and

 $V_{\mbox{MIN}}{=}\mbox{the low end}$ (the offset zero) of the analog range. (Both are ground referenced.)

The V_{REF} (or $V_{CC})$ voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX}. This completes the adjustment procedure.

For an example see the Zero-Shift and Span Adjust circuit below.







TL/H/8557-19

L.E.D. XC1017 (8)





3

ADC0841

SAMPLE PROGRAM FOR ADC0841—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS

			ORG	он	
0000	04 10		JMP	BEGIN	START PROGRAM AT ADDR 10
			ORG	10H	;MAIN PROGRAM
0010	B9 FF	BEGIN:	MOV	R1,#0FFH	;LOAD R1 WITH A UNUSED ADDR ;LOCATION
0012	B8 20		MOV	R0,#20H	;A/D DATA ADDRESS
0014	89 FF	2. B	ORL	P1,#0FFH	;SET PORT 1 OUTPUTS HIGH
0016	23 00		MOV	A,00H	;LOAD THE ACC WITH 00
0018	14 50	· · · · ·	CALL	CONV	;CALL THE CONVERSION SUBROUTINE
		•	;CONTINU	E MAIN PROGRAI	M
		*	:CONVER	SION SUBBOUTIN	E '
			ENTRY:A	CC-A/D MUX DA	TA ·
			;EXIT: AC	C-CONVERTED	DATA
			ORG	50H	
0050	99 FE	CONV:	ANL	P1,#0FEH	;CHIP SELECT THE A/D
0052	91		MOVX	@R1,A	START CONVERSION
0053	09	LOOP:	IN	A,P1	INPUT INTR STATE
0054	32 53		JB1	LOOP	; IF $\overline{INTR} = 1$ GOTO LOOP
0056	81		MOVX	A,@R1	; IF $\overline{INTR} = 0$ INPUT A/D DATA
0057	89 01		ORL	P1,&01H	;CLEAR THE A/D CHIP SELECT
0059	AO		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		RETURN TO MAIN PROGRAM





TL/H/8557-20



TL/H/8557-21

1

SAMPLE PROGRAM FOR ADC0841-NSC800 INTERFACE

0010		NCONV	EQU	16	;TWICE THE NUMBER OF REQUIRED ;CONVERSIONS
000F		DEL	EQU	15	;DELAY 60 μsec CONVERSION
001F		CS	EQU	1FH	;THE BOARD ADDRESS
3C00		ADDTA	EQU	003CH	;START OF RAM FOR A/D
					;DATA
0000'	00	DTA:	DB	08H	; DATA
0001'	0E 1F	START:	LD	C,CS	
0003'	06 16		LD	B,NCONV	
0005′	21 0000'		LD	HL,DTA	
0008′	11 003C		LD	DE,ADDTA	
000B'	ED A3	STCONV:	OUTI		;START A CONVERSION
000D'	EB		EX	DE,HL	;HL = RAM ADDRESS FOR THE
					;A/D DATA
000E'	3E 0F		LD	A,DEL	
0010′	3D	WAIT:	DEC	Α	;WAIT 60 μsec FOR THE
0011′	C2 0013'		JP	NZ,WAIT	;CONVERSION TO FINISH
0014′	ED A2		INI		;STORE THE A/D'S DATA
					;THE REQUIRED CONVERSIONS COMPLETED?
0016′	EB		EX	DE,HL	
0017′	C2 000E'		JP	NZ,STCONV	;IF NOT GOTO STCONV

END

Note: A conversion is started, then a 60 μ s wait for the A/D to complete a conversion and the data is stored at address ADDTA for the first conversion, ADDTA + 1 for the second conversion, etc. for a total of 8 conversions.

Ordering Information

Temperature	Total Unad	justed Error	Package	
Range	±1⁄2 LSB	±1 LSB	Outline	
0°C to +70°C	ADC0841BCN	ADC0841CCN	N20A Molded Dip	
-40°C to +85°C	ADC0841BCJ	ADC0841CCJ	J20A Cerdip	
	ADC0841BCV	ADC0841CCV	V20A Molded Chip Carrier	
-55°C to +125°C	ADC0841BJ	ADC0841CJ	J20A Cerdip	

National Semiconductor ADC0844/ADC0848 8-Bit µP Compatible A/D Converters with Multiplexer Options **General Description** Features

The ADC0844 and ADC0848 are CMOS 8-bit successive approximation A/D converters with versatile analog input multiplexers. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The differential mode provides low frequency input common mode rejection and allows offsetting the analog range of the converter. In addition, the A/D's reference can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/Ds are designed to operate from the control bus of a wide variety of microprocessors. TRI-STATE® output latches that directly drive the data bus permit the A/Ds to be configured as memory locations or I/O devices to the microprocessor with no interface logic necessary.

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 4-channel or 8-channel multiplexer with address logic
- Internal clock
- 0V to 5V input range with single 5V power supply
- 0.3" standard width 20-pin or 24-pin DIP
- 28 Pin Molded Chip Carrier Package

Key Specifications

- Resolution
- Total Unadjusted Error \pm 1/2 LSB and \pm 1 LSB

8 Bits

- Single Supply 5 V_{DC}
- Low Power 15 mW
- Conversion Time 40 µs



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.5V
Voltage Logic Control Inputs	-0.3V to +15V
At Other Inputs and Outputs	-0.3V to V _{CC} +0.3V
Input Current at Any Pin (Note 3)	5 mA
Package Input Current (Note 3)	20 mA
Storage Temperature	-65°C to +150°C
Package Dissipation at $T_A = 25^{\circ}C$	875 mW
ESD Susceptibility (Note 4)	800V

Lead Temperature (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Conditions (Notes 1 & 2)

Supply Voltage (V _{CC})	4.5 V _{DC} to 6.0 V _{DC}
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0844BCN, ADC0844CCN,	0°C≤T _A ≤70°C
ADC0848BCN, ADC0848CCN	
ADC0844BCJ, ADC0844CCJ,	–40°C≤T _A ≤85°C
ADC0848BCJ, ADC0848CCJ	
ADC0848BCV, ADC0848CCV	
ADC0844BJ, ADC0844CJ,	−55°C≤T _A ≤125°C
ADC0848BJ, ADC0848CJ	

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	ADC08 ADC08 ADC08 ADC08	344BJ, ADC08 344CJ, ADC08 348BJ, ADC08 348CJ, ADC08	44BCJ 44CCJ 48BCJ 48CCJ	ADC08 ADC08 ADC08	Limit		
		Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
CONVERTER AND MULTIPLEXER CH	IARACTERISTICS							
Maximum Total Unadjusted Error ADC0844BCN, ADC0848BCN, BCV ADC0844BJ, BCJ, ADC0848BJ, BCJ ADC0844CCN, ADC0848CCN, CCV ADC0844CL CCL ADC0848CL CCV	V _{REF} =5.00 V _{DC} (Note 8)		± ½			± 1⁄2 ± 1	± ½ ± 1	LSB LSB LSB
Minimum Reference Input Resistance		2.4	1.1		2.4	1.2	1.1	kΩ
Maximum Reference Input Resistance		2.4	5.9		2.4	5.4	5.9	kΩ
Maximum Common-Mode Input Voltage	(Note 9)		V _{CC} +0.05			V _{CC} +0.05	Vcc+0.05	V
Minimum Common-Mode Input Voltage	(Note 9)		GND-0.05			GND-0.05	GND-0.05	V
DC Common-Mode Error	Differential Mode	± 1⁄16	± 1⁄4		± 1/16	± 1⁄4	± 1/4	LSB
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1⁄16	± 1⁄8		±1⁄16	± 1⁄8	± 1⁄8	LSB
Off Channel Leakage Current	(Note 10) On Channel = 5V, Off Channel = 0V		- 1			-0.1	- 1	μA
	On Channel = 0V, Off Channel = 5V		1			0.1	1	μΑ
DIGITAL AND DC CHARACTERISTIC	S							
V _{IN(1)} , Logical ''1'' Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V
V _{IN(0)} , Logical ''0'' Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
I _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005		1	μA

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_j = 25^{\circ}C$. (Continued)

20.0.000 millio appij			· M · J ·		1404)			
Parameter	Conditions	ADC08 ADC08 ADC08 ADC08	44BJ, ADC0 44CJ, ADC0 48BJ, ADC0 48CJ, ADC0	9844BCJ 9844CCJ 9848BCJ 9848CCJ	ADC084 ADC084 ADC084	Limit		
		Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
DIGITAL AND DC CHARAC	TERISTICS (Continued	(k						
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1		-0.005		-1	μΑ
V _{OUT(1)} , Logical "1" Output Voltage (Min)	$V_{CC} = 4.75V$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$		2.4 4.5			2.8 4.6	2.4 4.5	v v
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.34	0.4	V
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.01 0.01	-3 3		-0.01 001	-0.3 0.3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
I _{SNK} , Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current (Max)	CS=1, V _{REF} Open	1	2.5		1	2.3	2.5	mA

AC Electrical Characteristics The following specifications apply for $V_{CC} = 5V_{DC}$, $t_r = t_f = 10$ ns unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
t _C , Maximum Conversion Time (See Graph)		30	40	60	μs
t _{W(WR)} , Minimum WR Pulse Width	(Note 11)	50	150		ns
$t_{ACC}, Maximum Access Time$ (Delay from Falling Edge of \overline{RD} to Output Data Valid)	C _L = 100 pF (Note 11)	145		225	ns
$t_{1\text{H}}, t_{0\text{H}}, \text{TRI-STATE}$ Control (Maximum Delay from Rising Edge of $\overline{\text{RD}}$ to Hi-Z State)	C _L = 10 pF, R _L = 10k (Note 11)	125		200	ns
$t_{WI}, t_{RI},$ Maximum Delay from Falling Edge of \overline{WR} or \overline{RD} to Reset of \overline{INTR}	(Note 11)	200	400		'ns
t _{DS} , Minimum Data Set-Up Time	(Note 11)	50	100		ns
t _{DH} , Minimum Data Hold Time	(Note 11)	0	50		ns
CIN, Capacitance of Logic Inputs		5			рF
C _{OUT} , Capacitance of Logic Outputs		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground pins.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < V^-$ or $V_{IN} > V^+$) the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 4: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Design limits are guaranteed by not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 8: Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.

ADC0844/ADC0848

Note 9: For V_{IN} (-) $\geq V_{IN}$ (+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5%), as high level analog inputs (5%) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The specially at elevated temperatures, and cause errors for analog inputs near full-scale. The specially at elevated temperatures, and cause errors for analog inputs near full-scale. The specially at elevated temperatures, and cause errors for analog inputs near full-scale. The specially at elevated temperatures and to ather diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 10: Off channel leakage current is measured after the channel selection.

Note 11: The temperature coefficient is 0.3%/°C.

Typical Performance Characteristics



TRI-STATE Test Circuits and Waveforms







Leakage Current Test Circuit





Note 1: Read strobe must occur at least 600 ns after the assertion of interrupt to guarantee reset of INTR. Note 2: MA stands for MUX address.





3

ADC0844/ADC0848



Functional Description

The ADC0844 and ADC0848 contain a 4-channel and 8channel analog input multiplexer (MUX) respectively. Each MUX can be configured into one of three modes of operation differential, pseudo-differential, and single ended. These modes are discussed in the Applications Information Section. The specific mode is selected by loading the MUX address latch with the proper address (see Table I and Table II). Inputs to the MUX address latch (MA0-MA4) are common with data bus lines (DB0-DB4) and are enabled when the \overline{RD} line is high. A conversion is initiated via the \overline{CS} and WR lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of WR will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR, with RD high, strobes the data on the MA0/DB0-MA4/DB4 inputs into the MUX address latch to select a new input configuration and start a conversion. If the RD line is held low during the entire low period of WR the previous MUX configuration is retained, and the data of the previous conversion is the output on lines DB0-DB7. After the conversion cycle (t_C \leq 40 μ s), which is set by the internal clock frequency, the digital data is transferred to the output latch and the $\overline{\text{INTR}}$ is asserted low. Taking $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low resets $\overline{\text{INTR}}$ output high and outputs the conversion result on the data lines (DB0-DB7).

Applications Information

1.0 MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single-



TABLE I. ADC0844 MUX ADDRESSING

ended, or pseudo-differential. Figure 1 shows the three modes using the 4-channel MUX ADC0844. The eight inputs of the ADC0848 can also be configured in any of the three modes. In the differential mode, the ADC0844 channel inputs are grouped in pairs, CH1 with CH2 and CH3 with CH4. The polarity assignment of each channel in the pair is interchangeable. The single-ended mode has CH1-CH4 assigned as the positive input with the negative input being the analog ground (AGND) of the device. Finally, in the pseudodifferential mode CH1-CH3 are positive inputs referenced to CH4 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input commonmode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between V_{IN(MAX)} and V_{IN(MIN)}) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 k Ω . This pin is the top of a resistor

divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 2a*), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC}. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 2b*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{\text{REF}}/256$).

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the

	MU	X Addr	ess			WD		Channel				мцх					
MA4	МАЗ	MA2	MA1	MA0	63	Wn	שח	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	СН8	AGND	Mode
Х	L	L	L	L	۰ L		н	+	-								
х	L	L	L	н	L		н	-	+								
х	L	L	н	L	L		н			+	-						
х	L	L	н	н	L	15	н				+						Differential
х	L	н	L	L	L		н					+	-			1	Differentia
х	L	н	L	н	L		н					-	+				
х	L	н	н	L	L		н							+	-		
х	L	н	н	н	L		н							-	+		
L	н	L	L	L	L		н	+									
L	н	L	L	н	L		н		+		1					_	
L	н	L	н	L	L		н			+						_	
L	н	L	н	н	L		н				+					-	Olarata Fadad
L	н	н	L	L	L	Ъ	н					+				-	Single-Ended
L	н	н	L	н	L		н						+			-	
L	н	н	н	L	L		н							+		-	
L	н	н	н	н	L		н								+	-	
Н	н	L	L	L	L		н	+							_		
н	н	L	L	н	L		н		+						_		
н	н	L	н	L	L		н			+					-		
н	н	L	н	Η ́	L	ਿਯ	н				+				-		Pseudo-
н	н	н	L	L	L		н					+			-		Differential
н	н	н	L	н	L		н						+		-		
н	н	н	н	L	L		н							+	-		
х	x	x	x	x	L	ъ	L	L Previous Channel Configuration									

TABLE II. ADC0848 MUX Addressing

"+" input and then the "-" inputs is 1/2 of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{ERROR(MAX)}} = V_{\text{peak}} (2\pi f_{\text{CM}}) \times 0.5 \times \left(\frac{t_{\text{C}}}{8}\right)$$

where f_{CM} is the frequency of the common-mode signal, V_{peak} is its peak voltage value and t_C is the conversion time. For a 60 Hz common-mode signal to generate a $^{1}\!\!/_4$ LSB error (≈ 5 mV) with the converter running at 40 μS , its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

3.3 Input Source Resistance

The limitation of the input source resistance due to the DC leakage currents of the input multiplexer is important. A worst-case leakage current of \pm 1 μA over temperature will create a 1 mV input error with a 1 k\Omega source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

4.0 OPTIONAL ADJUSTMENTS

4.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (-) input at this $V_{\rm IN(MIN)}$ value. This is useful for either differential or pseudo-differential modes of input channel configuration.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V⁻ input and applying a small magnitude positive voltage to the V⁺ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB=9.8 mV for V_{REF}=5.000 V_{DC}).

4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code changing from 1111 1110 to 1111 1111.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.







b) Absolute with a Reduced Span



The full-scale adjustment should be made [with the proper V_{IN} (-) voltage applied] by forcing a voltage to the V_{IN} (+) input which is given by:

$$V_{IN}(+)$$
 fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where $V_{\mbox{MAX}}{=}\,\mbox{the high end of the analog input range and}$

 V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced.)

The V_{REF} (or $V_{CC})$ voltage is then adjusted to provide a code change from ${\sf FE}_{HEX}$ to ${\sf FF}_{HEX}.$ This completes the adjustment procedure.

For an example see the Zero-Shift and Span Adjust circuit below.

Zero-Shift and Span Adjust ($2V \le V_{IN} \le 5V$)



TL/H/5016-18



3

3-181



DO=all 1s if $V_{IN}(+) > V_{IN}(-)$ DO=all 0s if $V_{IN}(+) < V_{IN}(-)$

Operating with Automotive Ratiometric Transducers



 $V_{IN}(-)=0.15 V_{CC}$ 15% of $V_{CC} \le V_{XDR} \le 85\%$ of V_{CC}



TL/H/5016-25

Note: DUT pin numbers in parentheses are for ADC0844, others are for ADC0848.

Start a Conversion without Updating the Channel Configuration



TL/H/5016-26

 $\overline{\text{CS}}\mbox{W}\overline{\text{W}}$ will update the channel configuration and start a conversion. $\overline{\text{CS}}\mbox{W}\overline{\text{D}}$ will read the conversion data and start a new conversion without updating the channel configuration.

Waiting for the end of this conversion is not necessary. A $\overline{\text{CS-WR}}$ can immediately follow the $\overline{\text{CS-RD}}.$

ADC0844/ADC0848

Applications Information (Continued) ADC0844—INS8039 Interface 5V 5V ۸N 20 Vcc Vcc 12 17 DBO DB0/MA0 VREF 3 13 16 (+)CH1 ψ_1 DB1 DB1/MA1 15 (--)CH2 14 DB2 DB2/MA2 15 14 DB3 DB3/MA3 16 13 DB4 DB4 12 17 ADC0844 DB5 DB5 INS8039 11 18 DB6 DB6 ψz 19 9 DB7 DB7 8 19 WR WR 1 10 RD RD 6 2 PIO CS с +)СНЗ 5 6 18 . 27 PI1 INTR (-)CH4

TL/H/5016-27

SAMPLE PROGRAM FOR ADC0844—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS

AGND

DGND

Ъ

			ORG	0H	
0000	04 10		JMP	BEGIN	START PROGRAM AT ADDR 10
	•		ORG	10H	;MAIN PROGRAM
0010	B9 FF	BEGIN:	MOV	R1,#0FFH	LOAD R1 WITH A UNUSED ADDR
					LOCATION
0012	B8 20		MOV	R0,#20H	A/D DATA ADDRESS
0014	89 FF		ORL	P1,#0FFH	SET PORT 1 OUTPUTS HIGH
0016	23 00		MOV	A.00H	LOAD THE ACC WITH A/D MUX DATA
					CH1 AND CH2 DIFFERENTIAL
0018	14 50		CALL	CONV	CALL THE CONVERSION SUBROUTINE
001A	23 02		MOV	A,#02H	LOAD THE ACC WITH A/D MUX DATA
					CH3 AND CH4 DIFFERENTIAL
001C	18		INC	R0	INCREMENT THE A/D DATA ADDRESS
001D	14 50		CALL	CONV	CALL THE CONVERSION SUBROUTINE
			;CONTINUE	MAIN PROGRAM	
		-	;CONVERSI	ON SUBROUTINE	
			;ENTRY:AC	C-A/D MUX DAT	A
			;EXIT: ACC-	-CONVERTED DA	TA
			ORG	50H	
0050	99 FE	CONV:	ANL	P1,#0FEH	;CHIP SELECT THE A/D
0052	91		MOVX	@R1,A	;LOAD A/D MUX & START CONVERSION
0053	09	LOOP:	IN	A,P1	;INPUT INTR STATE
0054	32 53		JB1	LOOP	; IF $\overline{INTR} = 1$ GOTO LOOP
0056	81		MOVX	A,@R1	; IF $\overline{INTR} = 0$ INPUT A/D DATA
0057	89 01		ORL	P1,&01H	;CLEAR THE A/D CHIP SELECT
0059	A0		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		;RETURN TO MAIN PROGRAM



END

Note: This routine sequentially programs the MUX data latch in the signal-ended mode. For CH1-CH8 a conversion is started, then a 50 µs wait for the A/D to complete a conversion and the data is stored at address ADDTA for CH1, ADDTA + 1 for CH2, etc.

3-185

ADC0844/ADC0848

Ordering Information

Temperature	Total Unad	justed Error	MUX	Package	
Range	±½ LSB	±1 LSB	Channels	Outline	
0°C to + 70°C	ADC0844BCN	ADC0844CCN	4	N20A Molded Dip	
	ADC0848BCN	ADC0848CCN	8	N24C Molded Dip	
	ADC0844BCJ	ADC0844CCJ	4	J20A Cerdip	
-40°C to +85°C	ADC0848BCJ	ADC0848CCJ	8	J24F Cerdip	
	ADC0848BCV	ADC0848CCV	8	V28A Molded Chip Carrier	
- EE°C to + 12E°C	ADC0844BJ	ADC0844CJ	4	J20A Cerdip	
	ADC0848BJ	ADC0848CJ	8	J24F Cerdip	

National Semiconductor

ADC0852/ADC0854 Multiplexed Comparator with 8-Bit Reference Divider

General Description

The ADC0852 and ADC0854 are CMOS devices that combine a versatile analog input multiplexer, voltage comparator, and an 8-bit DAC which provides the comparator's threshold voltage (V_{TH}). The comparator provides a "1-bit" output as a result of a comparison between the analog input and the DAC's output. This allows for easy implementation of set-point, on-off or "bang-bang" control systems with several advantages over previous devices.

The ADC0854 has a 4 input multiplexer that can be software configured for single ended, pseudo-differential, and full-differential modes of operation. In addition the DAC's reference input is brought out to allow for reduction of the span.

The ADC0852 has a two input multiplexer that can be configured as 2 single-ended or 1 differential input pair. The DAC reference input is internally tied to $V_{CC}.$

The multiplexer and 8-bit DAC are programmed via a serial data input word. Once programmed the output is updated

once each clock cycle up to a maximum clock rate of 400 kHz.

Features

- 2 or 4 channel multiplexer
- Differential or Single-ended input, software controlled
- Serial digital data interface
- 256 programmable reference voltage levels
- Continuous comparison after programming
- Fixed, ratiometric, or reduced span reference capability (ADC 0854)

Key Specifications

- Accuracy, $\pm \frac{1}{2}$ LSB or ± 1 LSB of Reference (0.2%)
- Single 5V power supply
- Low Power, 15 mW



3
Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Current into V+ (Note 3)	15 mA
Supply Voltage, V _{CC} (Note 3)	6.5V
Voltage	
Logic and Analog Inputs	-0.3V to V _{CC} $+0.3V$
Input Current per Pin	$\pm 5 \text{mA}$
Input Current per Package	\pm 20 mA
Storage Temperature	-65°C to +150°C
Package Dissipation at $T_A = 25^{\circ}C$ (Board Mount)	0.8W

Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
ESD Susceptibility (Note 14)	2000V

Operating Conditions

Supply Voltage, V _{CC}	4.5V _{DC} to 6.3V _{DC}
Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC0854BJ, ADC0854CJ	$-55^{\circ}C \le T_{A} \le 125^{\circ}C$
ADC0852BJ, ADC0852CJ	
ADC0854BCJ, ADC0854CCJ	$-40^{\circ}C \le T_A \le 85^{\circ}C$
ADC0852BCJ, ADC0852CCJ	
ADC0854BCN, ADC0854CCN	$0^{\circ}C \le T_A \le 70^{\circ}C$
ADC0852BCN, ADC0852CCN	

Electrical Characteristics The following specifications apply for $V_{CC} = V^+ = 5V$ (no V⁺ on ADC0852), $V_{REF} \le V_{CC} + 0.1V$, $f_{CLK} = 250$ kHz unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits T_A = T_J = 25°C.

		ADC0852BCJ/CCJ/BJ/CJ ADC0854BCJ/CCJ/BJ/CJ			ADC0852BCN ADC0854BCN	/CCN /CCN		
Parameter	Conditions	Typ (Note 4)	Tested Limit (Note 5)	Design Limit (Note 6)	Typ (Note 4)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
CONVERTER AND MULTIPLEXER CHARACTERISTICS								
Total Unadjusted Error (Note 7) ADC0852/4/BCN ADC0852/4/BJ/BCJ ADC0852/4/CCN ADC0852/4/CJ/CCJ	V _{REF} Forced to 5.000 V _{DC}		± ½ ± 1			± 1⁄2 ± 1	± ½ ± 1	LSB LSB LSB LSB
Comparator Offset ADC0852/4/BCN ADC0852/4/BJ/BCJ ADC0852/4/CCN ADC0852/4/CCJ		2.5 2.5 2.5 2.5	10 20		2.5 2.5 2.5 2.5		10 20	mV mV mV mV
Minimum Total Ladder Resistance	ADC0854 (Note 15)	3.5	1.3		3.5	1.3	1.3	kΩ
Maximum Total Ladder Resistance	ADC0854 (Note 15)	3.5	5.9		3.5	5.4	5.9	kΩ
Minimum Common-Mode Input (Note 8)	All MUX Inputs and COM Input		GND-0.05			GND-0.05	GND-0.05	v
Maximum Common-Mode Input (Note 8)	All MUX Inputs and COM Input		V _{CC} + 0.05			$V_{CC} + 0.05$	V _{CC} + 0.05	v
DC Common-Mode Error		± 1⁄16	± 1⁄4		±1⁄16	±1⁄4	± 1⁄4	LSB
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1⁄16	± 1⁄4		± 1⁄16	± 1/4	± 1⁄4	LSB
V _Z , Internal diode MIN breakdown MAX at V ⁺ (Note 3)	15 mA into V +		6.3 8.5			6.3 8.5		v v
I _{OFF} , Off Channel Leakage Current (Note 9)	On Channel = 5V, Off Channel = 0V		- 1 -200			-200	- 1	μA nA
	On Channel = $0V$, Off Channel = $5V$		+ 1 + 200			+ 200	+ 1	μA nA
	L		1	I	·····	L	L	1

Electrical Characteristics (Continued) The following specifications apply for $V_{CC} = V^+ = 5V$ (no V⁺ on ADC0852), f_{CLK} = 250 kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C.

	ADC0852BCJ/CCJ/BJ/CJ ADC0854BCJ/CCJ/BJ/CJ			ADC ADC	0852BCN/	CCN CCN		
Parameter	Conditions	Typ (Note 4)	Tested Limit (Note 5)	Design Limit (Note 6)	Typ (Note 4)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
CONVERTER AND MULTIPI	LEXER CHARACTERIST	ICS (Contin	ued)					
I _{ON} , On Channel Leakage Current (Note 9)	On Channel $= 5V$, Off Channel $= 0V$		+ 1 + 200			+ 200	+ 1	μA nA
	On Channel = 0V, Off Channel = 5V		1 200			-200	-1	μA nA
DIGITAL AND DC CHARAC	TERISTICS							
V _{IN(1)} , Logical "1" Input Voltage	$V_{CC} = 5.25V$		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage	$V_{CC} = 4.75V$		0.8			0.8	0.8	v
I _{IN(1)} , Logical "1" Input Current	$V_{IN} = V_{CC}$	0.005	1		0.005	1	1	μA
I _{IN(0)} , Logical "0" Input Current	$V_{IN} = 0V$	-0.005	1		-0.005	-1	- 1	μΑ
V _{OUT(1)} , Logical "1" Output Voltage	$V_{CC} = 4.75V$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$		2.4 4.5			2.4 4.5	2.4 4.5	v v
V _{OUT(0)} , Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA},$ $V_{CC} = 4.75 \text{V}$		0.4			0.4	0.4	v
I _{OUT} , TRI-STATE® Output Current (DO)	$\overline{CS} = Logical "1" V_{OUT} = 0.4V V_{OUT} = 5V$	0.1 0.1	-3 3		0.1 0.1	-3 3	-3 3	μΑ μΑ
ISOURCE	V _{OUT} Short to GND	-14	-6.5		-14	-7.5	-6.5	mA
ISINK	V _{OUT} Short to V _{CC}	16	8.0		16	9.0	8.0	mA
I _{CC} Supply Current ADC0852	Includes DAC Ladder Current	2.7	6.5		2.7	6.5	6.5	mA
I _{CC} Supply Current ADC0854 (Note 3)	Does not Include DAC Ladder Current	0.9	2.5		0.9	2.5	2.5	mA

ADC0852/ADC0854

AC Characteristics $t_r = t_f = 20 \text{ ns}, T_A = 25^{\circ}C$

Symbol	Parameter		Conditions	Typ (Note 4)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
^f CLK	Clock Frequency (Note 12)	MIN MAX			10	400	kHz kHz
^t D1	Rising Edge of Clock to "DO" Enabled		C _L = 100 pF	650		1000	ns
tr	Comparator Response Time (Note 13)		Not Including Addressing Time			2 + 1 µs	1/f _{CLK}
*	Clock Duty Cycle (Note 10)	MIN MAX			40 60		% %
^t SET-UP	CS Falling Edge or Data Input Valid to CLK Rising Edge	MAX				250	ns
^t HOLD	Data Input Valid after CLK Rising Edge	MIN				90	ns
t _{pd1} , t _{pd0}	CLK Falling Edge to Output Data Valid (Note 11)	MAX	C _L = 100 pF	650		1000	ns
t _{1H} , t _{0H}	Rising Edge of CS to Data Output Hi-Z	MAX	$\begin{array}{l} C_L = 10 \ \text{pF}, R_L = 10 \text{k} \\ C_L = 100 \ \text{pF}, R_L = 2 \text{k} \\ (\text{see TRI-STATE Test Circuits}) \end{array}$	125	500	250 500	ns ns
C _{IN}	Capacitance of Logic Input			5			pF
COUT	Capacitance of Logic Outputs			5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Internal zener diodes (approx. 7V) are connected from V+ to GND and V_{CC} to GND. The zener at V+ can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D's breakdown voltage, the diode ensures that V_{CC} will be below breakdown when the device is powered from V+. Functionality is therefore guaranteed for V+ operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max of 6.5V. It is recommended that a resistor be used to limit the max current into V+.

Note 4: Typicals are at 25°C and represent most likely parametric norm.

Note 5: Tested and guaranteed to National AOQL (Average Outgoing Quality Level).

Note 6: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 7: Total unadjusted error includes comparator offset, DAC linearity, and multiplexer error. It is expressed in LSBs of the threshold DAC's input code.

Note 8: For $V_{IN}(-) \ge V_{IN}(+)$ the output will be 0. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop product drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range ensures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits then 1.6 μ S \leq CLK Low \leq 60 μ S and 1.6 μ S \leq CLK HIGH $\leq \infty$.

Note 11: With CS low and programming complete, D0 is updated on each falling CLK edge. However, each new output is based on the comparison completed 0.5 clock cycles prior (see Figure 5).

Note 12: Error specs are not guaranteed at 400 kHz (see graph: Comparator Error vs. f_{CLK}).

Note 13: See text, section 1.2.

Note 14: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 15: Because the reference ladder of the ADC0852 is internally connected to V_{CC}, ladder resistance cannot be directly tested for the ADC0852. Ladder current is included in the ADC0852's supply current specification.



3-191

3

Timing Diagrams





TRI-STATE Test Circuits and Waveforms







TL/H/5521-5

Leakage Test Circuit



TL/H/5521-6



ω

3-193

ADC0852/ADC0854

ADC0852/ADC0854



Functional Description

1. 1 The Sampled-data Comparator

The ADC0852 and ADC0854 utilize a sampled-data comparator structure to compare the analog difference between a selected "+" and "-" input to an 8-bit programmable threshold.

This comparator consists of a CMOS inverter with a capacitively coupled input (*Figure 4*). Analog switches connect the two comparator inputs to the input capacitor and also connect the inverter's input and output. This device in effect now has one differential input pair. A comparison requires two cycles, one for zeroing the comparator and another for making the comparison. In the first cycle (*Figure 4a*), one input switch and the inverter's feedback switch are closed. In this interval, the input capacitor (C) is charged to the connected input (V1) less the inverter's bias voltage (V_B, approx. 1.2 volts). In the second cycle (*Figure 4b*) these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The

inverter input (V_B') becomes V_B - (V1 - V2) $\frac{C}{C + C_S}$ and the output will go high or low depending on the sign of V_B'-V_R.

FIGURE 4. Sampled-Data Comparator





- C_S = Stray Input Node Cap.
- V_B = Inverter Input Bias Voltage







•
$$V_{B'}-V_B = (V_2-V_1)\frac{C}{C+C_S}$$

• $V_0 = \frac{-A}{C+C_S}[CV_2-CV_1]$
• V_0 is dependent on V_2-V_1

TL/H/5521-9







* Comparator Reads VTH from Internal DAC Differentially

TL/H/5521-14



In actual practice, the devices used in the ADC0852/4 are a simple but important expansion of the basic comparator described above. As shown in *Figure 4c*, multiple differential comparisons can be made. In this circuit, the feedback switch and one input switch on each capacitor (A switches) are closed in the first cycle. Then the other input on each capacitor is connected while all of the first switches are opened. The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor (C1, C2), will now depend on both input signal differences.

1.2 Input Sampling and Response Time

The input phases of the comparator relate to the device clock (CLK) as shown in *Figure 5*. Because the comparator is a sampling device, its response characteristics are somewhat different from those of linear comparators. The V_{IN}(+) input is sampled first (CLK high) followed by V_{IN}(-) (CLK low). The output responds to those inputs, one half cycle later, on CLK's falling edge.

The comparator's response time to an input step is dependent on the step's phase relation to the CLK signal. If an input step occurs too late to influence the most imminent comparator decision, one more CLK cycle will pass before the output is correct. In effect, the response time for the $V_{IN}(+)$ input has a minimum of 1 CLK cycle + 1 μ S and a maximum of 2 CLK cycles + 1 μ S. The $V_{IN}(-)$ input's delay will range from 1/2 CLK cycle + 1 μ S to 1.5 CLK cycles + 1 μ S since it is sampled after $V_{IN}(+)$.

The sampled inputs also affect the device's response to pulsed signals. As shown in the shaded areas in *Figure 5*, pulses that rise and/or fall near the latter part of a CLK half-cycle may be ignored.

1.3 Input Multiplexer

A unique input multiplexing scheme has been utilized to pro-

vide multiple analog channels with software-configurable single-ended, differential, or pseudo-differential operation. The analog signal conditioning required in transducer-input and other types of data acquisition systems is significantly simplified with this type of input flexibility. One device package can now handle ground referenced inputs as well as signals with some arbitrary reference voltage.

On the ADC0854, the "common" pin (pin 6) is used as the "-" input for all channels in single-ended mode. Since this input need not be at analog ground, it can be used as the common line for pseudo-differential operation. It may be tied to a reference potential that is common to all inputs and within the input range of the comparator. This feature is especially useful in single-supply applications where the analog circuitry is biased to a potential other than ground.

A particular input configuration is assigned during the MUX addressing sequence which occurs prior to the start of a comparison. The MUX address selects which of the analog channels is to be enabled, what the input mode will be, and the input channel polarity. One limitation is that differential inputs are restricted to adjacent channel pairs. For example, channel 0 and 1 may be selected as a differential pair but they cannot act differentially with any other channel.

The channel and polarity selection is done serially via the DI input. A complete listing of the input configurations and corresponding MUX addresses for the ADC0852 and ADC0854 is shown in tables I and II. *Figure 6* illustrates the analog connections for the various input options.

The analog input voltage for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading accuracy.



TABLE I. MUX Addressing: ADC0854 Single-Ended MUX Mode

MUX Address					Chan	nel	
SGL/ DIF	ODD/ SIGN	SELECT	0	1	2	3	сом
1	0	0	+				_
1	0	1			+		-
1	1	0		+			-
1	1	1				+	-

Differential MUX Mode

MUX Address				Cha	nnel	
SGL/ DIF	ODD/ SIGN	SELECT	0	1	2	3
0	0	0	+	-		
0	0	1			+	-
0	1	0	-	+		
0	1	1			_	+

0

2

0, 1

2, 3

-)

+)+(-)

-(+)

TABLE II. MUX Addressing: ADC0852 Single Ended MUX Mode

MUX A	ddress	Cha	nnel
SGL/ DIF	ODD/ SIGN	0	1
1	0	+	
1	1		+

COM is internally tied to A GND

Differential MUX Mode

MUX	Address	Cha	nnel
SGL/ DIF	ODD/ SIGN	0	1
0	0	+	-
0	1	_	+

4 Single-Ended 4 Pseudo-Differential n 2 COM (-) COM (-) 2 Differential Mixed Mode 0, 1 2 3 COM (-) VBIAS FIGURE 6. Analog Input Multiplexer Options for the ADC0854

3

ADC0852/ADC0854

TL/H/5521-15

2.0 THE DIGITAL INTERFACE

An important characteristic of the ADC0852 and ADC0854 is their serial data link with the controlling processor. A serial communication format eliminates the transmission of low level analog signals by locating the comparator close to the signal source. Thus only highly noise immune digital signals need to be transmitted back to the host processor.

To understand the operation of these devices it is best to refer to the timing diagrams (*Figure 3*) and functional block diagram (*Figure 2*) while following a complete comparison sequence.

1. A comparison is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire addressing sequence and comparison. The comparator then waits for a start bit, its MUX assignment word, and an 8-bit code to set the internal DAC which supplies the comparator's threshold voltage (V_{TH}).

2. An external clock is applied to the CLK input. This clock can be applied continuously and need not be gated on and off.

3. On each rising edge of the clock, the level present on the DI line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line. All leading zeroes are ignored. After the start bit, the ADC0852 expects the next 2 bits to be the MUX assignment word while the ADC0854, with more MUX configurations, looks for 3 bits.

4. Immediately after the MUX assignment word has been clocked in, the shift register then reads the next eight bits as the input code to the internal DAC. This eight bit word is read LSB first and is used to set the voltage applied to the comparator's threshold input (internal).

5. After the rising edge of the 11th or 12th clock (ADC0852 or ADC0854 respectively) following the start bit, the comparator and DAC programming is complete. At this point the DI line is disabled and ignores further inputs. Also at this time the data out (DO) line comes out of TRI-STATE and enters a don't care state (undefined output) for 1.5 clock cycles.

6. The result of the comparison between the programmed threshold voltage and the difference between the two selected inputs (V_{IN} (+)-V_{IN} (-)) is output to the DO line on each subsequent high to low clock transition.

7. After programming, continuous comparison on the same selected channel with the same programmed threshold can

be done indefinitely, without reprogramming the device, as long as \overline{CS} remains low. Each new comparator decision will be shifted to the output on the falling edge of the clock. However, the output will, in effect, "lag" the analog input by 0.5 to 1.5 clock cycles because of the time required to make the comparison and latch the output (see *Figure 5*).

8. All internal registers are cleared when the \overline{CS} line is brought high. If another comparison is desired \overline{CS} must make a high to low transition followed by new address and threshold programming.

3.0 REFERENCE CONSIDERATIONS / RATIOMETRIC OPERATION

The voltage applied to the "V_{REF}" input of the DAC defines the voltage span that can be programmed to appear at the threshold input of the comparator. The ADC0854 can be used in either ratiometric applications or in systems with absolute references. The V_{REF} pin must be connected to a source capable of driving the DAC ladder resistance (typ. 2.4 kΩ) with a stable voltage.

In ratiometric systems, the analog input voltage is normally a proportion of the DAC's or A/D's reference voltage. For example, a mechanical position servo using a potentiometer to indicate rotation, could use the same voltage to drive the reference as well as the potentiometer. Changes in the value of V_{REF} would not affect system accuracy since only the relative value of these signals to each other is important. This technique relaxes the stability requirements of the system reference since the analog input and DAC reference move together, thus maintaining the same comparator output for a given input condition.

In the absolute case, the V_{REF} input can be driven with a stable voltage source whose output is insensitive to time and temperature changes. The LM385 and LM336 are good low current devices for this purpose.

The maximum value of V_{REF} is limited to the V_{CC} supply voltage. The minimum value can be quite small (see typical performance curves) allowing the effective resolution of the comparator threshold DAC to also be small (V_{REF} = 0.5V, DAC resolution = 2.0 mV). This in turn lets the designer have finer control over the comparator trip point. In such instances however, more care must be taken with regard to noise pickup, grounding, and system error sources.



4.0 ANALOG INPUTS

4. 1 Differential Inputs

The serial interface of the ADC0852 and ADC0854 allows them to be located right at the analog signal source and to communicate with a controlling processor via a few fairly noise immune digital lines. This feature in itself greatly reduces the analog front end circuitry often needed to maintain signal integrity. Nevertheless, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common mode voltage.

The differential input of the comparator actually reduces the effect of common-mode input noise, i.e. signals common to both selected "+" and "-" inputs such as 60 Hz line noise. The time interval between sampling the "+" input and then the "-" input is $\frac{1}{2}$ of a clock period (see *Figure 5*).

The change in the common-mode voltage during this short time interval can cause comparator errors. For a sinusoidal common-mode signal this error is:

 V_{ERROR} (MAX) = V_{PEAK} (2 π f_{CM}/2 f_{CLK})

where f_{CM} is the frequency of the common-mode signal, V_{peak} is its peak voltage value, and f_{CLK} is the DAC clock frequency.

For example, 1 V_{PP} 60 Hz noise superimposed on both sides of a differential input signal would cause an error (referred to the input) of 0.75 mV. This amounts to less than $1/_{25}$ of an LSB referred to the threshold DAC, (assuming V_{REF} = 5V and f_{CLK} = 250 kHz).

4. 2 Input Currents and Filtering

Due to the sampling nature of the analog inputs, short spikes of current enter the "+" input and leave the "-" at the clock edges during a comparison. These currents decay rapidly and do not cause errors as the comparator is strobed at the end of the clock period (see *Figure 5*).

The source resistance of the analog input is important with regard to the DC leakage currents of the input multiplexer. The worst-case leakage currents of $\pm 1 \mu A$ over temperature will create a 1 mV input error with a 1 k Ω source

Typical Applications



resistance. An op-amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance source be required.

4. 3 Arbitrary Analog Input/Reference Range

The total span of the DAC output and hence the comparator's threshold voltage is determined by the DAC reference. For example, if V_{REF} is set to 1 volt then the comparator's threshold can be programmed over a 0 to 1 volt range with 8 bits of resolution. From the analog input's point of view, this span can also be shifted by applying an offset potential to one of the comparator's selected analog input lines (usually "-"). This gives the designer greater control of the ADC0652/4's input range and resolution and can help simplify or eliminate expensive signal conditioning electronics.

An example of this capability is shown in the "Load Cell Limit Comparator" of *Figure 15.* In this circuit, the ADC0852 allows the load-cell signal conditioning to be done with only one dual op-amp and without complex, multiple resistor matching.

5.0 POWER SUPPLY

A unique feature of the ADC0854 is the inclusion of a 7 volt zener diode connected from the "V+" terminal to ground (*Figures 2* and *B*) "V+" also connects to "V_{CC}" via a silicon diode. The zener is intended for use as a shunt voltage regulator to eliminate the need for additional regulating components. This is especially useful if the ADC0854 is to be remotely located from the system power source.

An important use of the interconnecting diode between V+ and V_{CC} is shown in *Figures 10* and *11*. Here this diode is used as a rectifier to allow the V_{CC} supply for the converter to be derived from the comparator clock. The low device current requirements and the relatively high clock frequencies used (10 kHz–400 kHz) allows use of the small value filter capacitor shown. The shunt zener regulator can also be used in this mode however this requires a clock voltage swing in excess of 7 volts. Current limiting for the zener is also needed, either built into the clock generator or through a resistor connected from the clock to V+.



Typical Applications (Continued)







TL/H/5521-20

FIGURE 11. Remote Sensing—Clock and Power on One Wire



TL/H/5521-21

TL/H/5521-22



FIGURE 13. One Component Window Comparator

Requires no additional parts. Window comparisons can be accomplished by inputting the upper and lower window limits into DI on successive comparisons and observing the two outputs:

Two high outputs \rightarrow input > window

Two low outputs \rightarrow input < window

One low and one high \rightarrow input is within window



ADC0852/ADC0854

· Differential Input elliminates need for instrumentation amplifier

· A total of 4 load cells can be monitored by ADC0854





National Semiconductor

ADC1001/ADC1021 10-Bit µP Compatible A/D Converters

General Description

The ADC1001 and ADC1021 are CMOS. 10-bit successive approximation A/D converters. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family. The 10-bit data word is read in two 8-bit bytes, formatted left justified and high byte first. The six least significant bits of the second byte are set to zero, as is proper for a 16-bit word.

The 24-pin ADC1021 outputs 10 bits parallel and is intended for interface to a 16-bit data bus.

Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 10bit resolution.

Features

- ADC1001 is pin compatible with ADC0801 series 8-bit A/D converters
- Compatible with NSC800 and 8080 µP derivatives-no interfacing logic needed

Connection Diagrams





- Differential analog voltage inputs .
- Logic inputs and outputs meet both MOS and TTL volt-age level specifications
- Works with 2.5V (LM336) voltage reference .
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supvla
- Operates ratiometrically or with 5 V_{DC}, 2.5 V_{DC}, or analog span adjusted voltage reference
- . 0.3" standard width 20-pin DIP package or 24 pins with 10-bit parallel output

Key Specifications

- Resolution 10 bits ±1 LSB Linearity error
- Conversion time

200µS



Top View

*TRI-STATE output buffers which output 0 during RD.

Ordering Information

Temperature Range	0°C to	+ 70°C	−40°C t	o + 85°C
Order Number	ADC1001CCJ-1	ADC1021CCJ-1	ADC1001CCJ	ADC1021CCJ
Package Outline	J20A	J24A	J20A	J24A

ADC1001/ADC1021

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	•
Supply Voltage (V _{CC}) (Note 3)	6.5V
Logic Control Inputs	-0.3V to +18V
Voltage at Other Inputs and Outputs	$-0.3V$ to (V_{CC}+0.3V)
Storage Temperature Range	-65°C to +150°C
Package Dissipation at TA = 25°C	875 mW
Lead Temp. (Soldering, 10 seconds)	300°C
ESD Susceptibility (Note 10)	800V

Operating Conditions (Notes 1 & 2)

Temperature Range ADC1001CCJ ADC1021CCJ ADC1001CCJ-1 ADC1021CCJ-1 Range of V_{CC} $T_{MIN} \le T_A \le T_{MAX}$ -40°C $\le T_A \le +85°$ C

0°C≤T_A≤+70°C

4.5 V_{DC} to 6.3 V_{DC}

Converter Characteristics

 $\textbf{Converter Specifications: V_{CC} = 5 V_{DC}, V_{REF}/2 = 2.500 V_{DC}, T_{MIN} \leq T_A \leq T_{MAX} \text{ and } f_{CLK} = 410 \text{ kHz unless otherwise specified.}$

Parameter Conditions		Min	Тур	Max	Units
ADC1001C, ADC1021C:					
Linearity Error				±1	LSB
Zero Error				±2	LSB
Full-Scale Error				±2	LSB
Total Ladder Resistance (Note 9)	Input Resistance at Pin 9	2.2	4.8		ΚΩ
Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.05		V _{CC} +0.05	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		± 1⁄8		LSB
Power Supply Sensitivity	$V_{CC} = 5 V_{DC} \pm 5\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		± 1/8		LSB

AC Electrical Characteristics

Timing Specifications: V_{CC} = 5 V_{DC} and T_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T _c	Conversion Time	(Note 5) f _{CLK} =410 kHz	80 196		90 219	1/f _{CLK} μS
fCLK	Clock Frequency	(Note 8)	100		1260	kHz
	Clock Duty Cycle		40		60	%
CR	Conversion Rate In Free-Running Mode	$\frac{\text{INTR tied to WR with}}{\text{CS}=0 \text{ V}_{\text{DC}}, \text{ f}_{\text{CLK}}=410 \text{ kHz}}$			4600	conv/s
^t w(₩R)L	Width of WR Input (Start Pulse Width)	$\overline{CS} = 0 V_{DC}$ (Note 6)	150			ns
t _{ACC}	Access Time (Delay from Falling Edge of RD to Output Data Valid)	C _L =100 pF		170	300	ns
t _{1H} , t _{0H}	TRI-STATE® Control (Delay from Rising Edge of RD to Hi-Z State)	C _L =10 pF, R _L =10k (See TRI-STATE Test Circuits)		125	200	ns
t _{WI} , t _{RI}	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
t _{1rs}	INTR to 1st Read Set-Up Time		550	400		ns
C _{IN}	Input Capacitance of Logic Control Inputs			5	7.5	pF
C _{OUT}	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF

DC Electrical Characteristics

The following specifications apply for V_{CC}=5 V_{DC} and $T_{MIN} \le T_A \le T_{MAX}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTROL	INPUTS [Note: CLK IN is the input	t of a Schmitt trigger circuit and is the	refore spec	cified separate	ely]	
V _{IN} (1)	Logical "1" Input Voltage (Except CLK IN)	V _{CC} =5.25 V _{DC}	2.0		15	V _{DC}
V _{IN} (0)	Logical "0" Input Voltage (Except CLK IN)	V _{CC} =4.75 V _{DC}			0.8	V _{DC}
l _{IN} (1)	Logical "1" Input Current (All Inputs)	V _{IN} =5V _{DC}		0.005	1	μA _{DC}
I _{IN} (0)	Logical "0" input Current (All Inputs)	V _{IN} =0 V _{DC}	-1	-0.005		μA _{DC}
CLOCK IN						
V _T +	CLK IN Positive Going Threshold Voltage		2.7	3.1	3.5	V _{DC}
V _T -	CLK IN Negative Going Threshold Voltage		1.5	1.8	2.1	V _{DC}
V _H	CLK IN Hysteresis $(V_T+)-(V_T-)$		0.6	1.3	2.0	V _{DC}
OUTPUTS	AND INTR					
V _{OUT} (0)	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{CC} = 4.75 \text{ V}_{DC}$			0.4	V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	$I_{O} = -360 \ \mu A$, $V_{CC} = 4.75 \ V_{DC}$ $I_{O} = -10 \ \mu A$, $V_{CC} = 4.75 \ V_{DC}$	2.4 4.5			V _{DC} V _{DC}
lout	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0.4 V_{DC}$ $V_{OUT} = 5 V_{DC}$		0.1 0.1	-100 3	μΑ _{DC} μΑ _{DC}
SOURCE		V _{OUT} Short to GND, T _A =25°C	4.5	6		mA _{DC}
ISINK		V _{OUT} Short to V _{CC} , T _A =25°C	9.0	16		mA _{DC}
POWER SL	JPPLY					
Icc	Supply Current (Includes Ladder Current)	$f_{CLK} = 410 \text{ kHz},$ $V_{REF}/2 = NC, T_A = 25^{\circ}C$ and $\overline{CS} = 1$		2.5	5.0	mA
Note 1: Absolution the device bey	ute Maximum Ratings indicate limits beyond yond its specified operating conditions.	which damage to the device may occur. DC an	d AC electric	al specifications d	o not apply whe	en operating
Note 2: All vol	Itages are measured with respect to GND,	unless otherwise specified. The separate A G	ND point sho	uld always be wir	ed to the D GN	D.

conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near fullscale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 1.

Note 6: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see Timing Diagrams).

Note 7: All typical values are for $T_A = 25^{\circ}$ C.

Note 8: Accuracy is guaranteed at f_{CLK}=410 kHz. At higher clock frequencies accuracy can degrade.

Note 9: The V_{REF/2} pin is the center point of a two resistor divider (each resistor is 2.4kΩ) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors.

Note 10: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



ADC1001/ADC1021



Byte	8-Bit Data Bus Connection									
Order	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
1st	MSB Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		
2nd	Bit 1	LSB Bit 0	0	0	0	0	0	0		

3-208

Functional Description

The ADC1001, ADC1021 use an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network, are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog difference input voltage $[V_{IN}(+) - V_{IN}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s=full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). The device may be operated in the free-running mode by connecting \overline{INTR} to the \overline{WR} inut with $\overline{CS}=0$. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle. A conversion in process can be interrupted by issuing a second start command.

On the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. *Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.*

A functional diagram of the A/D converter is shown in *Figure 1*. All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

The conversion is initialized by taking \overline{CS} and \overline{WR} simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1"



that $V_{IN}(-) \ge -0.05V$ when potention wiper is set at most negative voltage position.

FIGURE 2. Zero Adjust Circuit

clocked in, which allows the conversion process to continue. If the set signal were to still be present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide \overline{CS} and \overline{WR} signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When this XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for aproximately 400 ns. If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low), the $\overline{\text{INTR}}$ output will still signal the end of the conversion (by a high-to-low transition), because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This $\overline{\text{INTR}}$ output will therefore stay low for the duration of the $\overline{\text{SET}}$ signal.

When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.

Zero and Full-Scale Adjustment

Zero error can be adjusted as shown in *Figure 2*. V_{IN}(+) is forced to +2.5 mV (+ $\frac{1}{2}$ LSB) and the potentiometer is adjusted until the digital output code changes from 00 0000 0000 0000 to 00 0000 0001.

Full-scale is adjusted as shown in *Figure 3*, with the V_{REF}/2 input. With V_{IN} (+) forced to the desired full-scale voltage less 1½ LSBs (V_{FS}-1½ LSBs), V_{REF}/2 is adjusted until the digital output code changes from 11 1111 1110 to 11 1111 1111.



TL/H/5675-10

FIGURE 3. Full-Scale Adjust







National Semiconductor

ADC1005/ADC1025 10-Bit μ P Compatible A/D Converters

General Description

The ADC1005 and ADC1025 are CMOS 10-bit successive approximation A/D converters. The 20-pin ADC1005 outputs 10-bit data in a two-byte format for interface with 8-bit microprocessors.

The 24-pin ADC1025 outputs 10 bits in parallel and is intended for 16-bit data buses or stand-alone applications.

Both A-to-Ds have differential inputs to permit rejection of common-mode signals, allow the analog input range to be offset, and also to permit the conversion of signals not referred to ground. In addition, the reference voltage can be adjusted, allowing smaller voltage spans to be measured with 10-bit resolution.

Features

- Easy interface to all microprocessors
- Differential analog voltage inputs

Connection Diagrams

ADC1005 (for an 8-bit data bus)



Top View

ADC 1005 Molded Chip Carrier Package





- Operates ratiometrically or with 5 V_{DC} voltage reference or analog span adjusted voltage reference
- 0V to 5V analog input voltage range with single 5V supply
- On-chip clock generator
- TLL/MOS input/output compatible
- 0.3" standard width 20-pin DIP or 24-pin DIP with 10bit parallel output
- Available in 20-pin or 28-pin molded chip carrier package

Key Specifications

Resolution

- 10 bits
- Linearity Error $\pm \frac{1}{2}$ LSB and ± 1 LSB
- Conversion Time 50 μs



ADC 1025 Molded Chip Carrier Package



See Ordering Information

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.5V
Logic Control Inputs	-0.3V to +15V
Voltage at Other Inputs and Outputs	$-0.3V$ to V_{CC} $+0.3V$
Input Current Per Pin	±5 mA
Input Current Per Package	\pm 20 mA
Storage Temperature Range	-65°C to +150°C
Package Dissipation at TA = 25°C	875 mW
Lead Temperature (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic) Surface Mount Package	300°C
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 8)	800V

Supply Voltage (V _{CC})	4.5V to 6.0V
Temperature Range	T _{MN} ≤T _A ≤T _{MAX}
ADC1005BJ, ADC1005CJ	$-55^{\circ}C{\leq}T_{A}{\leq}+125^{\circ}C$
ADC1025BJ, ADC1025CJ	
ADC1005BCJ, ADC1005CCJ	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
ADC1025BCJ, ADC1025CCJ	
ADC1005BCJ-1, ADC1005CCJ	-1 0°C≤T _A ≤70°C
ADC1025BCJ-1, ADC1025CCJ	-1
ADC1005BCN, ADC1005CCN	
ADC1025BCN, ADC1025CCN	
ADC1005BCV, ADC1005CCV	
ADC1025BCV, ADC1025CCV	

Electrical Characteristics The following specifications apply for $V_{CC} = 5V$, $V_{REF} = 5V$, $f_{CLK} = 1.8$ MHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} ; All other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	ADC10X5BJ, ADC10X5BCJ ADC10X5CJ, ADC10X5CCJ			ADC10X ADC10 ADC10	Limit			
			Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
Converter Characteristics									
Linearity Error (Note 3) ADC10X5BJ, ADC10X5BCJ ADC10X5BCJ-1, BCN, BCV ADC10X5CJ, ADC10X5CCJ ADC10X5CCJ-1, CCN, CCV				± 0.5 ± 1			±0.5 ±1	±0.5 ±1	LSB LSB LSB LSB
Zero Error ADC10X5BJ, ADC10X5BCJ ADC10X5BCJ-1, BCN, BCV ADC10X5CJ, ADC10X5CCJ ADC10X5CCJ-1, CCN, CCV				± 0.5 ± 1			±0.5 ±1	±0.5 ±1	LSB LSB LSB LSB
Fullscale Error ADC10X5BJ, ADC10X5BCJ ADC10X5BCJ-1, BCN, BCV ADC10X5CJ, ADC10X5CCJ ADC10X5CCJ-1, CCN, CCV				± 0.5 ± 1			±0.5 ±1	± 0.5 ± 1	LSB LSB LSB LSB
Reference Input Resistance	MIN MÁX		4.8 4.8	2.2 8.3		4.8 4.8	2.4 7.6	2.2 8.3	kΩ kΩ
Common-Mode Input (Note 4)	MIN MAX	$V_{IN}(+)$ or $V_{IN}(-)$		V _{CC} +0.05 GND-0.05			V _{CC} +0.05 GND-0.05	V _{CC} +0.05 GND-0.05	V V
DC Common-Mode Error		Over Common-Mode Input Range	± 1⁄8	± 1⁄4		± 1⁄8	± 1/4	± 1/4	LSB
Power Supply Sensitivity		$V_{CC} = 5 V_{DC} \pm 5\%$ $V_{REF} = 4.75V$	± 1/8	± 1⁄4		± 1⁄8	± 1/4	± 1⁄4	LSB

Electrical Characteristics (Continued) The following specifications apply for $V_{CC} = 5V$, $V_{REF} = 5V$, $f_{CLK} = 1.8$ MHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} ; All other limits $T_A = T_j = 25^{\circ}C$.									
Parameter		Conditions	ADC10X5BJ, ADC10X5BCJ ADC10X5CJ, ADC10X5CCJ			ADC10X5E ADC10X ADC10X	Limit		
i alameter		Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
DC Characteristics									
V _{IN(1)} Logical ''1'' Input Voltage MIN		V _{CC} =5.25V (except CLK _{IN})		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage MAX		V _{CC} =4.75V (Except CLK _{IN})		0.8			0.8	0.8	v
I _{IN} , Logical "1" Input Current MAX		V _{IN} =5.0V	0.005	1		0.005	1	1	μΑ
I _{IN} , Logical "0" Input Current MAX		V _{IN} =0V	-0.005	- 1		-0.005	-1	-1	μΑ
V _{T + (MIN)} , Minimum CLK _{IN} Positive going Threshold Voltage	1		3.1	2.7		3.1	2.7	2.7	v
V _{T(MAX)} , Maximum CLK _{IN} Positive going Threshold Voltage			3.1	3.5		3.1	3.5	3.5	v
V _{T – (MIN)} , Minimum CLK _{IN} Negative going Threshold Voltage	I		1.8	1.5		1.8	1.5	1.5	v
V _{T – (MAX)} , Maximum CLK _I Negative going Threshold Voltage	N		1.8	2.1		1.8	2.1	2.1	,V
V _{H(MIN)} , Minimum CLK _{IN} Hysteresis (V _{T +} -V _{T -})			1.3	0.6		1.3	0.6	0.6	v
$V_{H(MAX)}$, Maximum CLK _{IN} Hysteresis (V_{T+} - V_{T-})			1.3	2.0		1.3	2.0	2.0	v
V _{OUT(1)} , Logical "1" Output Voltage	MIN	V _{CC} =4.75V I _{OUT} =-360 μA I _{OUT} =-10 μA		2.4 4.5			2.8 4.6	2.4 4.5	v v
V _{OUT(0)} , Logical ''0'' Output Voltage	MAX	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.34	0.4	v
I _{OUT} , TRI-STATE Output Current	MAX	$V_{OUT} = 0V$ $V_{OUT} = 5V$	-0.01 0.01	-3 3		-0.01 0.01	-0.3 0.3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current	MIN	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
I _{SINK} , Output Sink Current	MIN	V _{OUT} =5V	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current	MAX	$\frac{f_{CLK}=1.8 \text{ MHz}}{CS}="1"$	1.5	3		1.5	2.5	3	mA

AC Electrical Characteristics The following specifications apply for $V_{CC} = 5V$, $V_{REF} = 5V$, $t_r = t_f = 20$ ns unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX};** All other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Limit Units
f _{CLK} , Clock FrequencyMIN MAX			0.2 2.6	0.2 2.6	MHz MHz
Clock Duty Cycle MIN MAX			40 60	40 60	% %

ADC1005/ADC1025

AC Electrical Characteristics	The following specifications apply for	$V_{CC} = 5V, V_{REF} = 5V, t_r = t_f =$	20 ns
unless otherwise specified. Boldface limits app	ly from T _{MIN} to T _{MAX} ; All other limits	$T_A = T_i = 25^{\circ}C.$ (Continued)	

•			·· ,	· ·	
Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Limit Units
t _C , Conversion Time MIN MAX MIN MAX	f _{CLK} = 1.8 MHz f _{CLK} = 1.8 MHz		80 90 45 50	80 90 45 50	1/f _{CLK} 1/f _{CLK} μs μs
$t_{W(\overline{WR})L}$, Minimum \overline{WR} Pulse Width	CS=0	100	150	150	ns
t_{ACC} , Access Time (Delay from falling edge of \overline{RD} to Output Data Valid)	$\overline{CS} = 0$ C _L = 100 pF, R _L = 2k	170	300	300	ns
t _{1H} , t _{0H} , TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	$R_L = 10k, C_L = 10 pF$ $R_L = 2k, C_L = 100 pF$	125 145	230	200 230	ns ns
t _{WI} , t _{RI} , Delay from Falling Edge of WR or RD to Reset of INTR		300	450	450	ns
t _{IRS} , INTR to 1st Read Set-up Time		400	550	550	ns
CIN, Capacitance of Logic Inputs		5		7.5	pF
C _{OUT} , Capacitance of Logic Outputs		5		7.5	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line which passes through the end points of the transfer characteristic.

Note 4: For V_{IN(-)} ≥V_{IN(+)} the digital output code will be 00 0000 0000. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one dided drop below ground or one diode drop greater than V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 8: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Diagram





3

Timing Diagrams (Continued)

Byte		8-Bit Data Bus Connection						
Order	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1st	MSB Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
	2	LSB		2.1.0		<u>DR</u>		
2nd	Bit 1	Bit 0	0	0	0	0	0	0



Block Diagram



ADC1005/ADC1025

Functional Description

1.0 GENERAL OPERATION

A block diagram of the A/D converter is shown in *Figure 1* All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

1.1 Converter Operation

The ADC1005, ADC1025 use an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog input voltage $[V_{IN}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s = full-scale) is transferred to an output latch.

1.2 Starting a Conversion

The conversion is initialized by taking \overline{CS} and \overline{WR} simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 10-bit shift register, resets the interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q ouput of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1" clocked in, allowing the conversion process to continue. If the set signal were still present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals. The converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

To summarize, on the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. *Conversion will start after at least one of these inputs makes a low-to-high transition.*

1.3 Output Control

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When the XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for approximately 400 ns. If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low) the INTR output will still signal the end of the conversion (by a high-to-low transition). This is because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This INTR output will therefore stay low for the duration of the SET signal.

When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.

1.4 Free-Running and Self-Clocking Modes

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the \overline{CS} input is grounded and the \overline{WR} input is tied to the \overline{INTR} output. This \overline{WR} and \overline{INTR} node should be momentarily forced to logic low following a power-up cycle to ensure start up.

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN makes use of a Schmitt trigger as shown in *Figure 2*.



TL/H/5261-12

 $f_{CLK} \simeq \frac{1}{1.1 \text{ RC}}$ FIGURE 2. Self-Clocking the A/D

2.0 REFERENCE VOLTAGE

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between $V_{\rm IN(MAX)}$ and $V_{\rm IN(MIN)}$) over which the 1024 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance of typically 4.8 k Ω . This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 3a*) the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC}. This technique relaxes the stability requirements of the system references as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 3b*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be small to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout, and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF} /1024).





FIGURE 3b. Absolute with a Reduced Span

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential inputs of these converters reduce the effects of common-mode input noise, which is defined as noise common to both selected "+" and "-" inputs (60 Hz is most typical). The time interval between sampling the "+" input and the "-" input is half of an internal clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal, this error is:

$$V_{\text{ERROR(MAX)}} = V_{\text{PEAK}} (2\pi f_{\text{CM}}) \times \frac{4}{f_{\text{CLK}}}$$

where f_{CM} is the frequency of the common-mode signal, V_{PEAK} is its peak voltage value and f_{CLK} is the clock frequency at the CLK IN pin.

For a 60 Hz common-mode signal to generate a 1/4 LSB error (1.2 mV) with the converter running at 1.8 MHz, its peak value would have to be 1.46V. A common-mode signal this large is much greater than that generally found in data aquisition systems.

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock rising edges during the conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period.

3.3 Input Bypass Capacitors

Bypass capacitors at the inputs will average the current spikes noted in 3.2 and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the V_{IN}(+) input voltage at full scale. For continuous conversions with a 1.8 MHz clock frequency with the V_{IN}(+)

input at 5V, this DC current is at a maximum of approximately 5 μ A. Therefore, *bypass capacitors should not be used at the analog inputs or the V_{REF} pin* for high resistance sources (>1 kΩ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a linear function of the differential input voltage.

3.4 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, *will not cause errors* if the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ($\leq 1 \text{ k}\Omega$) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications ($\leq 0.1 \text{ k}\Omega$) a 4700 pF bypass capacitor at the inputs will prevent pickup due to series lead induction of a long wire. A 100 Ω series resistor can be used to isolate this capacitor – both the R and the C are placed outside the feedback loop – from the output of an op amp, if used.

3.5 Noise

The leads to the analog inputs (pins 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 1 k Ω . Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, can reduce system noise pickup but can create analog scale errors. See section 3.2, 3.3, and 3.4 if input filtering is to be used.

4.0 OFFSET AND REFERENCE ADJUSTMENT

4.1 Zero Offset

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V(-) input and applying a small magnitude positive voltage to the V(+) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 00 0000 0000 to 00 0000 0001 and the ideal 1/2 LSB value (1/2 LSB = 2.45 mV for V_{REF} = 5.0 V_{DC}).

The zero of the A/D normally does not require adjustment. However, for cases where V_{IN(MIN)} is not ground and in reduced span applications (V_{REF} < 5V), an offset adjustment may be desired. The converter can be made to output an all zero digital code for an arbitrary input by biasing the A/D's V_{IN}(-) input at that voltage. This utilizes the differential input operation of the A/D.

4.2 Full Scale

The full-scale adjustment can be made by applying a differential input voltage that is 1½ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code that is just changing from 11 1111 1110 to 11 1111 1110.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground), this new zero reference should be properly adjusted first. A $V_{IN}(+)$ voltage that equals this desired zero reference plus 1/2 LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/1024) is applied to selected "+" input and the

zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 000_{HEX} 001_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{IN}(-)$ voltage applied] by forcing a voltage to the $V_{IN}(+)$ input given by:

$$V_{IN}(+) \text{ FS adj} = V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{1024} \right]$$

where V_{MAX} = the high end of the analog input range and V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced).

The V_{REF} (or V_{CC}) voltage is then adjusted to provide a code change from $3FF_{HEX}$ to $3FE_{HEX}$. This completes the adjustment procedure.

For an example see the Zero-Shift and Span-Adjust circuit below.

5.0 POWER SUPPLIES

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and the other analog circuitry) will greatly reduce digital noise on the V_{CC} supply.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to the digital ground. Any V_{REF} bypass capacitors, analog input filters capacitors, or input signal shielding should be returned to the analog ground point.



TL/H/5261-16



Ordering Information

Part Number	Package Outline	Temperature Range	Linearity Error	
ADC1005BCN	N20A			
ADC1025BCN	N24C			
ADC1005BCV	V20A	0° C to $\pm 70^{\circ}$ C		
ADC1025BCV	V28A	00101700	±1⁄2 LSB	
ADC1005BCJ-1	J20A			
ADC1025BCJ-1	J24F			
ADC1005BCJ	J20A	-40° C to $+85^{\circ}$ C		
ADC1025BCJ	J24F	40 0 10 1 00 0		
ADC1005BJ	J20A	-55° C to $\pm 125^{\circ}$ C		
ADC1025BJ	J24F	00 0 10 1 120 0		

Part Number	Package Outline	Temperature Range	Linearity Error	
ADC1005CCN	N20A			
ADC1025CCN	N24C			
ADC1005CCV	V20A	0° C to $\pm 70^{\circ}$ C	±1 LSB	
ADC1025CCV	V28A	00101700		
ADC1005CCJ-1	J20A			
ADC1025CCJ-1	J24F			
ADC1005CCJ	J20A	-40° C to $\pm 85^{\circ}$ C		
ADC1025CCJ	J24F			
ADC1005CJ	J20A	-55° C to $\pm 125^{\circ}$ C		
ADC1025CJ	J24F	00 0 10 1 120 0		

National Semiconductor

ADC1205/ADC1225 12-Bit Plus Sign μ P Compatible A/D Converters

General Description

The ADC1205 and ADC1225 are CMOS, 12-bit plus sign successive approximation A/D converters. The 24-pin ADC1205 outputs the 13-bit data result in two 8-bit bytes, formatted high-byte first with sign extended. The 28-pin ADC1225 outputs a 13-bit word in parallel for direct interface to a 16-bit data bus.

Negative numbers are represented in 2's complement data format. All digital signals are fully TTL and MOS compatible.

A unipolar input (0V to 5V) can be accommodated with a single 5V supply, while a bipolar input (-5V to +5V) requires the addition of a 5V negative supply.

The ADC1205B and ADC1225B have a maximum non-linearity over temperature of 0.012% of Full Scale, and the ADC1205C and ADC1225C have a maximum non-linearity of 0.0224% of Full Scale.

Connection and Functional Diagrams

Key Specifications

- Resolution—12 bits plus sign
- Linearity Error—±1/2 LSB and ±1 LSB
- Conversion Time—100 µs

Features

- Compatible with all µPs
- True differential analog voltage inputs
- 0V to 5V analog voltage range with single 5V supply
- TTL/MOS input/output compatible
- Low power-25 mW max
- Standard 24-pin or 28-pin DIP



ADC1205/ADC1225

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (DV _{CC} and AV _{CC})	6.5V
Negative Supply Voltage (V $^-$)	-15V to GND
Logic Control Inputs	-0.3V to +15V
Voltage at Analog Inputs	
$[V_{IN(+)}, V_{IN(-)}]$	(V^{-}) - 0.3V to V _{CC} + 0.3V
Voltage at All Outputs, V _{REF} , V _{OS}	-0.3V to (V _{CC} $+0.3$)V
Input Current per Pin	$\pm 5 mA$
Input Current per Package	±20mA
Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A\!=\!25^\circ C$	875 mW
Lead Temp. (Soldering, 10 second	is) 300°C
ESD Susceptibility (Note 12)	800V

Operating Conditions (Notes 1 & 2) Temperature Range T_{MIN} < T_A

 $T_{MIN} \le T_A \le T_{MAX}$

ADC1205BCJ, ADC1205CCJ	
ADC1225BCJ, ADC1225CCJ	$-40^{\circ}C \le T_A \le +85^{\circ}C$
ADC1205BCJ-1, ADC1205CCJ-1	
ADC1225BCJ-1, ADC1225CCJ-1	0°C≤T _A ≤70°C
Supply Voltage (DV _{CC} and AV _{CC})	4.5 V_{DC} to 6.0 V_{DC}
Negative Supply Voltage (V $^-$)	- 15V to GND

Electrical Characteristics

The following specifications apply for DV_{CC} = AV_{CC} = 5V, V_{REF} = 5V, f_{CLK} = 1.0 MHz, V⁻ = -5V for bipolar input range, or V⁻ = GND for unipolar input range unless otherwise specified. Bipolar input range is defined as $-5.05V \le V_{IN(+)} \le 5.05V$; $-5.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Unipolar input range is defined as $-0.05V \le V_{IN(+)} \le 5.05V$; $-0.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C (Notes 3, 4, 5, 6, 7).

		ADC1205BCJ, ADC1205CCJ ADC1225BCJ, ADC1225CCJ			ADC1205BCJ-1, ADC1205CCJ-1 ADC1225BCJ-1, ADC1225CCJ-1			Limit
Parameter	Conditions	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
CONVERTER CHARACTERISTIC	S							-
Linearity Error ADC1205BCJ, ADC1225BCJ ADC1205BCJ-1, ADC1225BCJ-1 ADC1205CCJ, ADC1225CCJ ADC1205CCJ-1, ADC1225CCJ-1	Unipolar Input Range (Note 11)		± 1/2 ± 1			± 1/2 ± 1	± ½ ± 1	LSB LSB LSB LSB
Unadjusted Zero Error	Unipolar Input Range		±2			±2	±2	LSB
Unadjusted Positive and Negative Full-Scale Error	Unipolar Input Range		± 30			±30	± 30	LSB
Negative Full-Scale Error	Unipolar Input Range, Full Scale Adj. to Zero			± 1⁄2			± 1⁄2	LSB
Linearity Error ADC1205BCJ, ADC1225BCJ ADC1205BCJ-1, ADC1225BCJ-1 ADC1205CCJ, ADC1225CCJ ADC1205CCJ-1, ADC1225CCJ-1	Bipolar Input Range (Note 11)		± 1.5 ± 2			±1.5	± 1.5	LSB LSB LSB LSB
Unadjusted Zero Error	Bipolar Input Range		±2			±2	±2	LSB
Unadjusted Positive and Negative Full-Scale Error	Bipolar Input Range		± 30			±30	± 30	LSB
Negative Full-Scale Error	Bipolar Input Range, Full Scale Adj. to Zero		±2			±2	±2	LSB
Maximum Gain Temperature Coefficient		6		15	6		15	ppm/°C
Maximum Offset Temperature Coefficient		0.5		1.5	0.5		1.5	ppm/°C
Minimum V _{REF} Input Resistance		4.0	2		4.0	2	2	kΩ
Maximum V _{REF} Input Resistance		4.0	8		4.0	8	8	kΩ

3
Electrical Characteristics (Continued)

The following specifications apply for $DV_{CC} = AV_{CC} = 5V$, $V_{REF} = 5V$, $f_{CLK} = 1.0$ MHz, $V^- = -5V$ for bipolar input range, or $V^- = GND$ for unipolar input range unless otherwise specified. Bipolar input range is defined as $-5.05V \le V_{IN(+)} \le 5.05V$; $-5.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Unipolar input range is defined as $-0.05V \le V_{IN(+)} \le 5.05V$; $-0.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Boldface limits apply from T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$ (Notes 3, 4, 5, 6, 7).

		ADC120 ADC122	5BCJ, ADC12 5BCJ, ADC12	205CCJ 225CCJ	ADC1208 ADC1228	l imit		
Parameter	Conditions	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
CONVERTER CHARACTERIST	ICS (Continued)							
Minimum Analog Input Voltage	Unipolar Input Range Bipolar Input		GND-0.05 V _{CC} 0.05			GND-0.05 V _C 0.05	GND-0.05	v v
	Range							
Maximum Analog Input Voltage	Unipolar Input Range Bipolar input Range	V _{CC} +0.05	V _{CC} +0.05			V _{CC} +0.05 V _{CC} +0.05	V _{CC} +0.05 V _{CC} +0.05	v v
DC Common-Mode Error		± 1⁄8	±1⁄2		± 1⁄8	±1⁄2	±1⁄2	LSB
Power Supply Sensitivity	$AV_{CC} = DV_{CC} =$ 5V±5%, V ⁻ = -5V±5%							
Zero Error Positive and Negative Full-Scale Error			± 3/4 ± 3/4			±3⁄4 ±3⁄4	± 3/4 ± 3/4	LSB LSB
Linearity Error			±1⁄4			± 1⁄4	±1⁄4	LSB
DIGITAL AND DC CHARACTE	RISTICS	r						·
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V, All Inputs except CLK IN		2.0			2.0	2.0	
V _{IN(0)} , Logical "0" Input Voltage (Max)	V _{CC} =4.75V, All Inputs except CLK IN		0.8			0.8	0.8	V
I _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5V	0.005	1		0.005		1	μΑ
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1		-0.005		-1	μΑ
V _T ⁺ (Min), Minimum Positive- Going Threshold Voltage	CLK IN	3.1	2.7		3.1	2.7	2.7	v
V _T ⁺ (Max), Maximum Positive- Going Threshold Voltage	CLK IN	3.1	3.5		3.1	3.5	3.5	v
V _T ⁻ (Min), Minimum Negative- Going Threshold Voltage	CLK IN	1.8	1.4		1.8	1.4	1.4	V
V _T ⁻ (Max), Maximum Negative- Going Threshold Voltage	CLK IN	1.8	2.1		1.8	2.1	2.1	V
V _H (Min), Minimum Hysteresis [V _T ⁺ (Min) – V _T ⁻ (Max)]	CLK IN	1.3	0.6		1.3	0.6	0.6	V
V _H (Max), Maximum Hysteresis [V _T ⁺ (Max) – V _T ⁻ (Min)]	CLK IN	1.3	2.1		1.3	2.1	2.1	V

ADC1205/ADC1225

Electrical Characteristics (Continued)

The following specifications apply for $DV_{CC} = AV_{CC} = 5V$, $V_{REF} = 5V$, $f_{CLK} = 1.0$ MHz, $V^- = -5V$ for bipolar input range, or $V^- = GND$ for unipolar input range unless otherwise specified. Bipolar input range is defined as $-5.05V \le V_{IN(+)} \le 5.05V$; $-5.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Unipolar input range is defined as $-0.05V \le V_{IN(+)} \le 5.05V$; $-0.05V \le V_{IN(-)} \le 5.05V$ and $|V_{IN(+)} - V_{IN(-)}| \le 5.05V$. Boldface limits apply from T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$ (Notes 3, 4, 5, 6, 7).

		ADC1205BCJ, ADC1205CCJ ADC1225BCJ, ADC1225CCJ			ADC1205BCJ-1, ADC1205CCJ-1 ADC1225BCJ-1, ADC1225CCJ-1			
Parameter	Conditions	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
DIGITAL AND DC CHARACTERIS	STICS (Continued)							
V _{OUT(1)} , Logical "1" Output Voltage (Min)	V _{CC} =4.75V I _{OUT} =-360 μA I _{OUT} =-10 μA		2.4 4.5			2.4 4.5	2.4 4.5	v v
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.4	0.4	V
I _{OUT} , TRI-STATE Output Leakage Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.01 0.01	-3 3		-0.01 0.01	-0.3 0.3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-12	-6.0		-12	-7.0	-6.0	mA
I _{SINK} , Output Sink Current (Min)	V _{OUT} =5V	16	8.0		16	9.0	8.0	mA
DI _{CC} , DV _{CC} Supply Current (Max)	f _{CLK} =1 MHz, CS =1	1	3		1	2.5	3	mA
AI _{CC} , AV _{CC} Supply Current (Max)	$f_{CLK} = 1 \text{ MHz}, \overline{CS} = 1$	1	3		1	2.5	3	mA
I-, V- Supply Current (Max)	f _{CLK} =1 MHz, CS =1	10	100		10	100	100	μA

AC Electrical Characteristics

The following specifications apply for $DV_{CC} = AV_{CC} = 5.0V$, $t_r = t_f = 20$ ns and $T_A = 25^{\circ}C$ unless otherwise specified.

Parameter		Conditions	Typ (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Limit Units
f _{CLK} , Clock Frequency	MIN MAX		1.0 1.0	0.3 1.5		MHz MHz
Clock Duty Cycle	MIN MAX				40 60	% %
T _C , Conversion Time	MIN MAX MIN MAX	f _{CLK} = 1.0 MHz f _{CLK} = 1.0 MHz			108 109 108 109	1/f _{CLK} 1/f _{CLK} μs μs
t _{W(WR)L} , WR Pulse Width	MAX		220		350	ns
t _{ACC} , Access Time (Delay Falling Edge of RD to Output Data Valid) (Max)	from	C _L =100 pF	210		340	ns
t _{1H} , t _{0H} , TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State) (Max)		$R_L = 2k, C_L = 100 pF$	170		290	ns
t _{PD(READYOUT)} , RD or WR READYOUT Delay (Max)	to		250		400	ns
t _{PD(INT),} RD or WR to Rese (Max)	et of INT		250		400	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings.

Note 2: All voltages are measured with respect to ground, unless otherwise specified.

Note 3: A parasitic zener diode exists internally from AV_{CC} and DV_{CC} to ground. This parasitic zener has a typical breakdown voltage of 7 V_{DC}.





3

Timing Diagrams

ADC1205/ADC1225

Transfer Characteristic for ADC1205 and ADC1225 Unipolar Input Range and Bipolar Input Range (digital output codes vs the difference of the analog inputs [$V_{IN(+)} - V_{IN(-)}$])





ADC1205/ADC1225

Functional Description

1.0 THE A/D CONVERSION

1.1 STARTING A CONVERSION

When using the ADC1225 or ADC1205 with a microprocessor, starting an A-to-D conversion is like writing to an external memory location. The \overline{WR} and \overline{CS} lines are used to start the conversion. The simplified logic (*Figure 6*) shows that the falling edge of \overline{WR} with \overline{CS} low clocks the D-type flipflop and initiates the conversion sequence. A new conversion can therefore be restarted before the end of the previous sequence. INT going low indicates the conversion's end.

1.2 THE CONVERSION PROCESS (Numbers designated by [] refer to portions of *Figure 6.***)**

The SARS LOGIC [2] controls the A-to-D conversion process. When 'sars' goes high the clock (clk) is gated to the TIMING GENERATOR [9]. One of the outputs of the TIM-ING GENERATOR, T_z, provides the clock for the Successive Approximation Register, SAR LOGIC [5]. The T_z clock rate is 1% of the CLK IN frequency.

Inputs to the 12-BIT DAC [11] and control of the SAMPLED DATA COMPARATOR [10] sign logic are provided by the SAR LOGIC. The first step in the conversion process is to set the sign to positive (logic '0') and the input of the DAC to 000 (HEX notation). If the differential input, $V_{IN(+)} - V_{IN(-)}$, is positive the sign bit will remain low. If it is negative the sign bit will be set high. Differential inputs of only a few hundred microvolts are enough to provide full logic swings at the output of the SAMPLED DATA COMPARATOR.

The sign bit indicates the polarity of the differential input. If it is set high, the negative input must have been greater than the positive input. By reversing the polarity of the differential input, $V_{IN(+)}$ and $V_{IN(-)}$ are interchanged and the DAC sees the negative input as positive. The input polarity reversal is done digitally by changing the timing on the input sampling switches of the SAMPLED DATA COMPARATOR. Thus, with almost no additional circuitry, the A/D is extended from a unipolar 12-bit to a bipolar 12-bit (12-bit plus sign) device.

After determining the input polarity, the conversion proceeds with the successive approximation process. The SAR LOGIC successively tries each bit of the 12-BIT DAC. The most significant bit (MSB), B11, has a weight of $\frac{1}{2}$ of V_{REF}. The next bit, B10, has a weight of $\frac{1}{4}$ V_{REF}. Each successive bit is reduced in weight by a factor of 2 which gives the least significant bit (LSB) a weight of $\frac{1}{4096}$ V_{REF}.

When the MSB is tried, the comparator compares the DAC output, V_{REF}/2, to the analog input. If the analog input is greater than V_{REF}/2 the comparator tells the SAR LOGIC to set the MSB. If the analog input is less than V_{REF}/2 the comparator tells the SAR LOGIC to reset the MSB. On the next bit-test the DAC output will either be $\frac{3}{4}$ V_{REF} or $\frac{1}{4}$ V_{REF} depending on whether the MSB was set or not. Following this sequence through for each successive bit will approximate the analog input to within 1-bit (one part in 4096).

On completion of the LSB bit-test the conversion-complete flip-flop (CC) is set, signifying that the conversion is finished. The end-of-conversion (EOC) and interrupt (\overline{INT}) lines are not changed at this time. Some internal housekeeping tasks must be completed before the outside world is notified that the conversion is finished.

Setting CC enables the UPDATE LOGIC [12]. This logic controls the transfer of data from the SAR LOGIC to the OUTPUT LATCH [6] and resets the internal logic in preparation for a new conversion. This means that when EOC goes high, a new conversion can be immediately started since the internal logic has already been reset. In the same way, data is transferred to the OUTPUT LATCH prior to issuing an interrupt. This assures that data can be read immediately after INT goes low.

2.0 READING THE A/D

The ADC 1225 makes all thirteen bits of the conversion result available in parallel. Taking \overline{CS} and \overline{RD} low enables the TRI-STATE® output buffers. The conversion result is represented in 2's complement format.

The ADC1205 makes the conversion result available in two eight-bit bytes. The output format is 2's complement with extended sign. Data is right justified and presented high byte first. With \overline{CS} low and \overline{STATUS} high, the high byte (DB12–DB8) will be enabled on the output buffers the first time RD goes low. When RD goes low a second time, the low byte (DB7–DB0) will be enabled. On each read operation, the 'byst' flip-flop is toggled so that on successive reads alternate bytes will be available on the outputs. The 'byst' flip-flop is always reset to the high byte at the end of a conversion. Table 1 below shows the data bit locations on the ADC1205.

The ADC1205's STATUS pin makes it possible to read the conversion status and the state of the 'byst' flip-flop. With RD, STATUS and CS low, this information appears on the data bus. The 'byst' status appears on pin 18 (DB2/DB10). A low output on pin 18 indicates that the next data read will be the high byte. A high output indicates that the next data read will be the low byte. A high status bit on pin 22 (DB6/ DB12) indicates that the conversion is in progress. A high output appears on pin 17 (DB1/DB9) when the conversion is completed and the data has been transferred to the output latch. A high output on pin 16 (DB0/DB8) indicates that the conversion has been completed and the data is ready to read. This status bit is reset when a new conversion is initiated, data is read, or status is read. When reading status or a conversion result, STATUS should always change states at least 600 ns before RD goes low. If the conversion status information is not needed, the STATUS pin should be hardwired to V⁺. Table 2 summarizes the meanings of the four status bits.

TABLE I. Data Bit Locations, ADC1205

HIGH BYTE	DB12	DB12	DB12	DB12	DB11	DB10	DB9	DB8
LOW BYTE	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

TABLE II. Status Bit Locations and Meanings

Status Bit Location	Status Bit	Meaning	Condition to Clear Status Bit
DB6	SARS	"High" indicates that the conversion is in progress	
DB2	BYST	"Low" indicates that the next data read is the high byte. "High" indicates that the next data read is the low byte	Status write or toggle it with data read

Functional Description (Continued)

TABLE II. Status Bit Locations and Meanings

Status Bit Location	Status Bit	Meaning	Condition to Clear Status Bit
DB1	EOC	"High" indicates that the conversion is completed and data is transferred to the output latch.	
DB0	INT	"High" indicates that it is the end of the conversion and the data is ready to read	Data read or status read or status write

3.0 INTERFACE

3.1 RESET OF INTERRUPT

 $\overline{\text{INT}}$ goes low at the end of the conversion and indicates that data is transferred to the output latch. By reading data, $\overline{\text{INT}}$ will be reset to high on the leading edge of the first read ($\overline{\text{RD}}$ going low). $\overline{\text{INT}}$ is also reset on the leading (falling) edge of WR when starting a conversion.

3.2 READY OUT

To simplify the hardware connection to high speed microprocessors, a READY OUT line is provided. This allows the A-to-D to insert a wait state in the μ P's read cycle. The equivalent circuit and the timing diagram for READY OUT is shown in *Figures 7* and *8*.



TL/H/5676-9

FIGURE 7. READY OUT Equivalent Circuit



FIGURE 8. READY OUT Timing Diagram

3.3 RESETTING THE A/D

All the internal logic can be reset, which will abort any conversion in process and reset the status bits. The reset function is achieved by performing a status write (\overline{CS} , \overline{WR} and \overline{STATUS} are low).

3.4 ADDITIONAL TIMING AND INTERFACE OPTIONS ADC1225

1. $\overline{\text{WR}}$ and $\overline{\text{RD}}$ can be tied together with $\overline{\text{CS}}$ low continuously or strobed. The previous conversion's data will be available when the $\overline{\text{WR}}$ and $\overline{\text{RD}}$ are low as shown below.

One drawback is that, since the conversion is started on the falling edge and the data read on the rising edge of $\overline{WR}/\overline{RD}$, the first data access will have erroneous information depending on the power-up state of the internal output latches.

If the $\overline{WR}/\overline{RD}$ strobe is longer than the conversion time, INTR will never go low to signal the end of a conversion. The conversion will be completed and the output latches will be updated. In this case the READY OUT signal can be used to sense the end of the conversion since it will go low when the output latches are being updated.





3-232

ADC1205/ADC1225



When using this method of conversion only one strobe is necessary and the rising edge of $\overline{WR}/\overline{RD}$ can be used to read the current conversion results. These methods reduce the throughput time of the conversion since the \overline{RD} and \overline{WR} cycles are combined.

2. With the standard timing \overline{WR} pulse width longer than the conversion time a conversion is completed but the \overline{INTR} will never go low to signal the end of a conversion. The output latches will be updated and valid information will be available when the \overline{RD} cycle is accomplished.

3. Tying CS and $\overline{\text{RD}}$ low continuously and strobing $\overline{\text{WR}}$ to initiate a conversion will also yield valid data. The $\overline{\text{INTR}}$ will never go low to signal the end of a conversion and the digital outputs will always be enabled, so using $\overline{\text{INTR}}$ to strobe the $\overline{\text{WR}}$ line for a continuous conversion cannot be done with this part.

A simple stand-alone circuit can be accomplished by driving WR with the inverse of the READY OUT signal using a simple inverter as shown below.



ADC1205/ADC1225

Functional Description (Continued) ADC1205

Case 1 would be the only one that would appy to the ADC1205 since two $\overline{\text{RD}}$ strobes are necessary to retrieve the 13 bits of information on the 8 bit data bus. Simultaneously strobing $\overline{\text{WR}}$ and $\overline{\text{RD}}$ low will enable the most significant byte on DB0–DB7 and start a conversion. Pulsing $\overline{\text{WR}}/\text{RD}$ low before the end of this conversion will enable the least significant byte of data on the outputs and restart a conversion.

4.0 REFERENCE VOLTAGE

The voltage applied to the reference input of the converter defines the voltage span of the analog inputs (the difference between V_{IN(+)} and V_{IN(-)}, over which 4096 positive output codes and 4096 negative output codes exist. The A-to-D can be used in either ratiometric or absolute reference applications. V_{REF} must be connected to a voltage source capable of driving the reference input resistance (typically 4 kΩ).

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. When this voltage is the system power supply, the V_{REF} pin can be tied to V_{CC}. This technique relaxes the stability requirement of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. In general, the magnitude of the reference voltage will require an initial adjustment to null out full-scale errors.

5.0 THE ANALOG INPUTS

5.1 DIFFERENTIAL VOLTAGE INPUTS AND COMMON MODE REJECTION

The differential inputs of the ADC1225 and ADC1205 actually reduce the effects of common-mode input noise, i.e., signals common to both $V_{IN(+)}$ and $V_{IN(-)}$ inputs (60 Hz is most typical). The time interval between sampling the "+" and "-" input is 4 clock periods. Therefore, a change in the common-mode voltage during this short time interval may cause conversion errors. For a sinusoidal common-mode signal the error would be:

$$V_{\text{ERROR}(\text{MAX})} = V_{\text{PEAK}} (2\pi f_{\text{CM}}) \frac{4}{f_{\text{CLK}}}$$

where f_{CM} is the frequency of the common-mode signal, V_{PEAK} is its peak voltage value and f_{CLK} is the converter's clock frequency. In most cases V_{ERROR} will not be significant. For a 60 Hz common-mode signal to generate a 1_4^{\prime} LSB error (300 μ V) with the converter running at 1 MHz its peak value would have to be 200mV.

5.2 INPUT CURRENT

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the leading clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period.

5.3 INPUT BYPASS CAPACITORS

Bypass capacitors at the inputs will average the current spikes mentioned in 5.2 and cause a DC current to flow

through the output resistance of the analog signal source. This charge pumping action is worse for continuous conversions with the $V_{\rm IN(+)}$ input voltage at full-scale. For continuous conversions with a 1 MHz clock frequency and the $V_{\rm IN(+)}$ input at 5V, the average input current is approximately 5 $\mu A.$ For this reason bypass capacitors should not be used at the analog inputs for high resistance sources (R_{SOURCE} 100 $\Omega).$

If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, due to the average value of the input current, can be minimized with a full-scale adjustment while the given source resistance and input bypass capacitor are both in place. This is effective because the average value of the input current is a linear function of the differential input voltage.

5.4 INPUT SOURCE RESISTANCE

Large values of source resistance where an input bypass capacitor is not used, will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor (R<100 Ω) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, (R_{SOURCE} \leq 100 Ω) a 0.001 μF bypass capacitor at the inputs will prevent pickup due to series lead inductance of a long wire. A 100 Ω series resistor can be used to isolate this capacitor – both the R and C are placed outside the feedback loop – from the output of an op amp, if used.

5.5 NOISE

The leads to the analog inputs should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause errors. Input filtering can be used to reduce the effects of these sources, but careful note should be taken of sections 5.3 and 5.4 if this route is taken.

6.0 POWER SUPPLIES

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. Low inductance tantalum capacitors of 1 μ F or greater are recommended for supply bypassing. Separate bypass caps should be placed close to the DV_{CC} and AV_{CC} pins. If an unregulated voltage source is available in the system, a separate LM340LAZ-5.0 voltage regulator for the A-to-D's V_{CC} (and other analog circuitry) will greatly reduce digital noise on the supply line.

7.0 ERRORS AND REFERENCE VOLTAGE ADJUSTMENTS

7.1 ZERO ADJUST

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the $V_{\rm IN(-)}$ input and applying a small magnitude positive voltage to the $V_{\rm IN(+)}$ input. Zero error is the difference between the actual DC input voltage necessary to just cause an output digital code transition from all zeroes to 0,0000,0000,0001 and the ideal V_2 LSB value (V_2 LSB=0.61 mV for $V_{\rm REF}$ =5 $V_{\rm DC}$). Zero error can be adjusted as shown in Figure 15. $V_{\rm IN(+)}$ is forced to 0.61 mV, and $V_{\rm IN(-)}$ is forced to 0V. The potentiometer is adjusted until the digital output code changes from all zeroes to 0,0000,0001.

Functional Description (Continued)

A simpler, although slightly less accurate, approach is to ground $V_{IN(+)}$ and $V_{IN(-)}$, and adjust for all zeros at the output. Error will be well under $1\!\!/_2$ LSB if the adjustment is done so that the potentiometer is "centered" within the 0,000,000 range. A positive voltage at the V_{OS} input will reduce the output code. The adjustment range is +4 to -30 LSB.



TL/H/5676-11

FIGURE 15. Zero Adjust Circuit

7.2 POSITIVE AND NEGATIVE FULL-SCALE ADJUSTMENT

Unipolar Inputs

*input must have some

current return path to signal ground

Apply a differential input voltage which is 1.5 LSB below the desired analog full-scale voltage (V_F) and adjust the magni-

Typical Applications

tude of the V_{REF} input so that the output code is just changing from 0,1111,1111,1110 to 0,1111,1111,1111.

Bipolar Inputs

Do the same procedure outlined above for the unipolar case and then change the differential input voltage so that the digital output code is just changing from 1,0000,0000,0001 to 1,0000,0000. Record the differential input voltage, V_X . the ideal differential input voltage for that transition should be;

$$\left(-V_{\mathsf{F}}+\frac{V_{\mathsf{F}}}{8192}\right)$$

Calculate the difference between Vx and the ideal voltage;

$$\Delta = V_{\rm X} - \left(-V_{\rm F} + \frac{V_{\rm F}}{8192} \right)$$

Then apply a differential input voltage of;

$$\left(V_{X}-\frac{\Delta}{2}\right)$$

and adjust the magnitude of V_{REF} so the digital output code is just changing from 1,0000,0000,0001 to 1,0000,0000,0000. That will obtain the positive and negative full-scale transition with symmetrical minimum error.



TL/H/5676-12

Typical Applications (Continued)





3-237

3

ADC1205/ADC1225

Ordering Information

Temperature Range		0°C to	570°C	-40°C to +85°C		
Non Linearity	0.012%	ADC1205BCJ-1	ADC1225BCJ-1	ADC1205BCJ	ADC1225BCJ	
Non-Linearity 0.02	0.024%	ADC1205CCJ-1	ADC1225CCJ-1	ADC1205CCJ	ADC1225CCJ	
Package Outline		J24A	J28A	J24A	J28A	

National Semiconductor

ADC1210/ADC1211 12-Bit CMOS A/D Converters

General Description

The ADC1210, ADC1211 are low power, medium speed, 12bit successive approximation, analog-to-digital converters. The devices are complete converters requiring only the application of a reference voltage and a clock for operation. Included within the device are the successive approximation logic, CMOS analog switches, precision laser trimmed thin film R-2R ladder network and FET input comparator.

The ADC1210 offers 12-bit resolution and 12-bit accuracy, and the ADC1211 offers 12-bit resolution with 10-bit accuracy. The inverted binary outputs are directly compatible with CMOS logic. The ADC1210, ADC1211 will operate over a wide supply range, convert both bipolar and unipolar analog inputs, and operate in either a continuous conversion mode or logic-controlled START-STOP conversion mode. The devices are capable of making a 12-bit conversion in 100 μ s typ, and can be connected to convert 10 bits in 30 μ s.

Both devices are available in military and industrial temperature ranges.

Features

- 12-bit resolution
- ± ³⁄₄ LSB or ± 2 LSB nonlinearity
- Single +5V to ±15V supply range
- 100 µs 12-bit, 30 µs 10-bit conversion rate
- CMOS compatible outputs
- Bipolar or unipolar analog inputs
- 200 kΩ analog input impedance



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Maximum Reference Supply Voltage (V+)	16V
Maximum Negative Supply Voltage (V-)	-20V
Voltage At Any Logic Pin	V++0.3V
Analog Input Voltage	±15V
Maximum Digital Output Current	±10 mA
Maximum Comparator Output Current	50 mA

Comparator Output Short-Circuit Duration	5 Seconds
Power Dissipation	See Curves
Operating Temperature Range	
ADC1210HD, ADC1211HD	-55°C to +125°C
ADC1210HCD, ADC1211HCD	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds	s) 300°C
ESD Susceptibility (Note 4)	TBD V

DC Electrical Characteristics (Notes 1 and 2)

Parameter	Conditions	ADC1210				Units		
i uluilotoi	Conditionio	Min	Тур	Max	Min	Тур	Max	
Resolution	*	12			12			Bits
Linearity Error	(Note 3) f _{CLK} =65 kHz, T _A =25°C f _{CLK} =65 kHz			±0.0183 ±0.0366	·		±0.0488	% FS % FS
Full Scale Error	T _A =25°C, Unadjusted			0.20			0.50	% FS
Zero Scale Error	T _A =25°C, Unadjusted			0.20			0.50	% FS
Quantization Error				±1/2			±1/2	LSB
Input Resistor Values	R27, R28		20			20	·	kΩ
Input Resistor Values	R25, R26		200			200		kΩ
Input Resistor Ratios	R25/R26, R27/R28			0.8			0.8	%
Logic "1" Input Voltage		8			8			V
Logic "0" Input Voltage				2			2	V
Logic "1" Input Current	V _{IN} =10.24V			1			1	μΑ
Logic "0" Input Current	V _{IN} =0V			-1			. –1	μΑ
Logic "1" Output Voltage	l _{OUT} ≤−1 μA	9.2			9.2			V
Logic "0" Output Voltage	l _{OUT} ≤1 μA			0.5			0.5	V
Positive Supply Current	$V^+ = 15V, f_{CLK} = 65 \text{ kHz}, T_A = 25^{\circ}\text{C}$		5	8		5	8	mA
Negative Supply Current	$V^{-} = -15V, T_{A} = 25^{\circ}C$		4	6		4	6	mA

AC Electrical Characteristics T_A=25°C, (Notes 1 and 2)

Parameter	Conditions	Min	Тур	Max	Units
Conversion Time			100	200	μs
Maximum Clock Frequency			130	65	kHz
Clock Pulse Width		100	50		ns
Propagation Delay From Clock to Data Output	t _r ≤t _f ≤10 ns		60	150	ns
(Q0 to Q11)					
Propagation Delay from Clock to Conversion	t _r ≤t _f ≤10 ns		60	150	ns
Complete					
Clock Rise and Fall Time				5	μs
Input Capacitance			10		pF
Start Conversion Set-Up Time		30			ns

Note 1: Unless otherwise noted, these specifications apply for V⁺ = 10.240V, V⁻ = -15V, over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the ADC1210HD, ADC1211HD, and $-25^{\circ}C$ to $+85^{\circ}C$ for the ADC1210HCD, ADC1211HCD.

Note 2: All typical values are for $T_A\!=\!25^\circ C.$

Note 3: Unless otherwise noted, this specification applies over the temperature range -25°C to +85°C. Provision is made to adjust zero scale error to 0V and fullscale to 10.2375V during testing. Standard linearity test circuit is shown in *Figure 5a*.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



1.0 THEORY OF OPERATION

The ADC1210, ADC1211 are successive approximation analog-to-digital converters, i.e., the conversion takes place 1 bit at a time by comparing the output of the internal D/A to the (unknown) input voltage. The START input (pin 13), when taken low, causes the register to reset synchronously on the next CLOCK low-to-high transition. The MSB, Q11 is set to the low state, and the remaining bits, Q0 through Q10, will be set to the high state. The register will remain in this state until the SC input is taken high. When START goes high, the conversion will begin on the low-to-high transition of the CLOCK pulse. Q11 will then assume the state of pin 23. If pin 23 is high, Q11 will be high; if pin 23 is low, Q11 will remain low. At the same time, the next bit Q10 is set low. All remaining bits, Q0–Q9 will remain unchanged (high). This process will continue until the LSB (Q0) is found. When the conversion process is completed, it is indicated by CON-VERSION COMPLETE (\overline{CC}) (pin 14) going low. The logic levels at the data output pins (pins 1–12) are the complemented-binary representation of the converted analog signal with Q11 being the MSB and Q0 being the LSB. The register will remain in the above state until the \overline{SC} is again taken low.

An application example is shown in *Figure 1*. In this case, a 0 to -10.2375V input is being converted using the ADC1210 with V⁺ = 10.240V, V⁻ = -15V. *Figure 1b* is the timing diagram for full scale input. *Figure 1c* is the timing diagram for zero scale input, *Figure 1d* is the timing diagram for -3.4125V input (01010101010 = output).





ADC1210/ADC1211

		TABLE 1. Pin Assignments and Explanations
Pin Number	Mnemonic	Function
1–12	Q11-Q0	Digital (data) output pins. This information is a parallel 12-bit complemented binary repre- sentation of the converted analog signal. All data is valid when "Conversion Complete" goes low. Logic levels are ground and V ⁺ .
13	SC	Start Conversion is a logic input which causes synchronous reset of the successive approximation register and initiates conversion. Logic levels are ground and V ⁺ .
14	CC	"Conversion Complete" is a digital output signal which indicates the status of the converter. When $\overline{\rm CC}$ is high, conversion is taking place, when low conversion is completed. Logic levels are ground and V ⁺ .
15, 16	R27, R28	R27 and R28 are two application resistors connected to the comparator non-inverting input. The resistors may be used in various modes of operation. Their nominal values are 20 k Ω each. See Applications section.
17	+IN	Non-inverting input of the analog comparator. This node is used in various configurations and for compensation of the loop. See Applications section.
18, 19	R25, R26	R25 and R26 are two application resistors that are tied internally to the inverting input of the comparator. Their nominal values are 200 k Ω each. See Applications section. The R-2R ladder network will have the same temperature coefficient as these resistors.
20	V-	Negative supply voltage for bias of the analog comparator. Optionally may be grounded or operated with voltages to -20 V.
21	GND	Ground for both digital and analog signals.
22	V ⁺ (V _{REF})	V ⁺ sets both maximum full scale and input and output logic levels.
23	со	Comparator output.
24	C _P	Clock is an input which causes the successive approximation (shift) register to advance through the conversion sequence. Logic levels are ground and V $^+.$

2.0 APPLICATIONS

2.1 Power Supply Considerations and Decoupling

Pin 22 is both the positive supply and voltage reference input to the ADC1210, ADC1211. The magnitude of V⁺ determines the input logic "1" threshold and the output voltage from the CMOS SAR. The device will operate over a range of V⁺ from 5V to 15V. However, in order to preserve 12-bit accuracy, V⁺ should be well regulated (0.01%) and isolated from external switching transients. It is therefore recommended that pin 22 be decoupled with a 4.7 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic disc capacitor.

The V⁻ supply (pin 20) provides negative bias for the FET comparator. Although pin 20 may be grounded in some applications, it must be at least 2V more negative than the most negative analog input signal. When a negative supply is used, pin 20 should also be bypassed with 4.7 μ F in parallel with 0.1 μ F.

Grounding and circuit layout are extremely important in preserving 12-bit accuracy. The user is advised to employ separate digital and analog returns, and to make these PC board traces as "heavy" as practical.

2.2 Short Cycle for Improved Conversion Time (Figure 2)

The ADC1210, ADC1211 counting sequence may be truncated to decrease conversion time. For example, when using the ADC1211, 2 clock intervals may be "saved" if 10-bit conversion accuracy is taking place. The Q2 output should be "OR'd" with CONVERSION COMPLETE (\overline{CC}) in order to ensure that the register does not lock-up upon power turn-on.



TL/H/5677-10

FIGURE 2. Short Cycling the ADC1211 to improve 10-Bit Conversion Time (Continuous Conversion)

2.3 Logic Compatibility

The ADC1210, ADC1211 is intended to interface with CMOS logic levels: i.e., the logic inputs and outputs are directly compatible with series 54C/74C and CD4000 family of logic components. The outputs of the ADC1210, ADC1211 will not drive LPTTL, TTL or PMOS logic directly without degrading accuracy. Various recommended interface techniques are shown in *Figures 3 and 4*.

2.4 Operating Configurations

Several recommended operating configurations are shown in *Figure 5*.







2.5 Offset and Full Scale Adjust

A variety of techniques may be employed to adjust Offset and Full Scale on the ADC1210, ADC1211. A straight-forward Full Scale Adjust is to incrementally vary V⁺ (V_{REF}) to match the analog input voltage. A recommended technique is shown in *Figure 6*. An LM199 and low drift op amp(e.g., the LH0044) are used to provide the precision reference. The ADC1210, ADC1211 is put in the continuous convert mode by shorting pins 13 and 14. An analog voltage equal to V_{REF} minus 1½ LSB (10.23625V) is applied to pins 18 and 19, and R1 is adjusted until the LSB flickers equally between logic "1" and logic "0" (all other outputs must be stable logic "0"). Offset Null is accomplished by then applying an analog input voltage equal to $\frac{1}{2}$ LSB at pins 18 and 19. R2 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other bits are stable). In the circuit of *Figure 6*, the ADC1210, ADC1211 is configured for Complementary Binary logic and the values shown are for V⁺ = 10.240V, V_{FS} = 10.2375V, LSB = 2.5 mV.

An alternate technique is shown in *Figure 7*. In this instance, an LH0071 is used to provide the reference voltage. An analog input voltage equal to V_{REF} minus $1\frac{1}{2}$ LSB (10.23625V) is applied to pins 18 and 19.

ADC1210/ADC1211







FIGURE 6. Offset and Full Scale Adjustment for Complementary Binary

R1 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other outputs must be a stable logic "0"). For Offset Null, an analog voltage equal to 1/2 LSB (1.25 mV) is then applied to pins 18 and 19, and R2, is adjusted until the LSB output flickers equally between logic "1" and "0".



Technique Using LH0071

In both techniques shown, adjusting the Full-Scale first and then Offset minimizes adjustment interaction. At least one iteration is recommended as a self-check.

2.6 START PULSE CONSIDERATIONS

To assure reliable conversion accuracy, the \overline{START} (\overline{SC}) pulse applied to pin 13 of the ADC1210 should be synchronized to the conversion clock. One simple way to do that is the circuit shown in *Figure 8*. Note that once a conversion cycle is initiated, the \overline{START} signal cannot effect the conversion operation until it is completed.



The circuit insures that in no case can the ADC1210 make an error in the Most Significant Bit (MSB) decision. Without the circuit, it is possible for energy from the trailing edge of an asynchronous START pulse to be coupled into the ADC1210's comparator. If the analog input is near halfscale, the charge injected can force an error in the MSB decision. The circuit allows one clock period for this energy to dissipate before the decision is recorded.

2.7 ADC1210 CONVERSION AT 26 μ s

The ADC1210 can run at 500 kHz clock frequency, or 12-bit conversion time of 26 μ s (*Figure 9*). The comparator output is clamped low until the successive approximation register (SAR) is ready to strobe in the data at the rising edge of the conversion clock. Comparator oscillation is suppressed and kept from influencing the conversion decisions, eliminating the need for the AC hysteresis circuit above clock frequency of 65 kHz that is recommended.





A complementary phased clock is required. The positive phase is used to clock the converter SAR as is normally the case. The same signal is buffered and inverted by the transistor. The open collector is wire-ORed to the output of the comparator. During the first half of the clock cycle (50% duty cycle), the comparator output is clamped and disabled, though its internal operation is still in normal working order. The last half cycle of the clock unclamps the comparator output. Thus, the output is permitted to slew to the final logic state just before the decision is logged into the SAR. The MM74C906 buffer (or with two inverting buffers) provides adequate propogation delay such that the comparator output data is held long enough to resolve any internal logic setup time requirements.

The 500 kHz clock implies that the absolute minimum amount of time for the comparator output is *unclamped* is 1 μ s. Therefore, if the clock is not 50% duty cycle, this 1 μ s requirement must be observed.

3.0 DEFINITION OF TERMS

Resolution: The Resolution of an A/D is an expression of the smallest change in input which will increment (or decrement) the output from one code to the next adjacent code. It is defined in number of bits, or 1 part in 2^n . The ADC1210 and ADC1211 have a resolution of 12 bits or 1 part in 4,096 (0.0244%).

Quantization Uncertainty: Quantization Uncertainty is a direct consequence of the resolution of the converter. All analog voltages within a given range are represented by a single digital output code. There is, therefore, an inherent conversion error even for a perfect A/D. As an example, the transfer characteristic of a perfect 3-bit A/D is shown in *Figure 10*.



FIGURE 10. Quantization Uncertainty of a Perfect 3-Bit A/D

As can be seen, all input voltages between 0V and 1V are represented by an output code of 000. All input voltages between 1V and 2V are represented by an output code of 001, etc. If the midpoint of the range is assumed to be the nominal value (e.g., 0.5V), there is an Uncertainty of $\pm 1/2$ LSB. It is common practice to offset the converter 1/2 LSB in order to reduce the Uncertainty to $\pm 1/2$ LSB is shown in *Figure 11*, rather than ± 1 , -0 shown in *Figure 10*. Quantization Uncertainty can only be reduced by increasing Resolution. It is expressed as $\pm 1/2$ LSB or as an error percentage of full scale ($\pm 0.0122\%$ FS for the ADC1210).



FIGURE 11. Transfer Characteristic Offset 1/2 LSB to Minimize Quantizing Uncertainty

Linearity Error: Linearity Error is the maximum deviation from a straight line passing through the end points of the A/D transfer characteristic. It is measured after calibrating Zero and Full Scale Error. Linearity is a performance characteristic intrinsic to the device and cannot be externally adjusted. **Zero Scale Error (or Offset):** Zero Scale Error is a measure of the difference between the output of an ideal and the actual A/D for zero input voltage. As shown in *Figure 12*, the effect of Zero Scale Error is to shift the transfer characteristic to the right or left along the abscissa. Any voltage more negative than the LSB transition gives an output code of 000. In practice, therefore, the voltage at which the 000 to 001 transition takes place is ascertained, this input voltage's departure from the ideal value is defined as the Zero Scale Error (Offset) and is expressed as a percentage of FS. In the example of *Figure 12*, the offset is 2 LSB's or 0.286% of FS.



FIGURE 12. A/D Transfer Characteristic with Offset

TL/H/5677-20

The Zero Scale Error of the ADC1210, ADC1211 is caused primarily by offset voltage in the comparator. Because it is common practice to offset the A/D 1/2 LSB to minimize Quantization Error, the offsetting techniques described in the Applications Section may be used to null Zero Scale Error and accomplish the 1/2 LSB offset at the same time.

Full Scale Error (or Gain Error): Full Scale Error is a measure of the difference between the output of an ideal A/D converter and the actual A/D for an input voltage equal to full scale. As shown in *Figure 13*, the Full Scale Error effect is to rotate the transfer characteristic angularly about the origin. Any voltage more positive than the Full Scale transition gives an output code of 111. In practice, therefore, the voltage at which the transition from 111 to 110 occurs is ascertained. The input voltage's departure from the ideal value is defined as Full Scale Error and is expressed as a percentage of FS. In the example of *Figure 13*, Full Scale Error is 1 1/2 LSB's or 0.214% of FS.



Full Scale Error of the ADC1210, ADC1211 is due primarily to mismatch in the R-2R ladder equivalent output impedance and input resistors R25, R26, R27, and R28. The gain error may be adjusted to zero as outlined in section 2.5.

Monotonicity and Missing Codes: Monotonicity is a property of a D/A which requires an increasing or constant output voltage for an increasing digital input code. Monotonicity of a D/A converter does not, in itself, guarantee that an A/D built with that D/A will not have missing codes. However, the ADC1210 and ADC1211 are guaranteed to have no missing codes.

Conversion Time: The ADC1210, ADC1211 are successive approximation A/D converters requiring 13 clock intervals for a conversion to specified accuracy for the ADC1210 and 11 clocks for the ADC1211. There is a trade-off between accuracy and clock frequency due to settling time of the ladder and propagation delay through the comparator. By

modifying the hysteresis network around the comparator, conversions with 10-bit accuracy can be made in 30 μ s. Replace R_A, R_B and C_A in *Figure 5* with a 10 M Ω resistor between pin 23 (Comparator Output) and pin 17 (+ IN), and increase the clock rate to 366 kHz.

In order to prevent errors during conversion, the analog input voltage should not be allowed to change by more than \pm 1/2 LSB. This places a maximum slew rate of 12.5 $\mu V/\mu s$ on the analog input voltage. The usual solution to this restriction is to place a Sample and Hold in front of the A/D. For additional application information, refer to application note AN245.

National Semiconductor

ADC3511 3¹/₂-Digit Microprocessor Compatible A/D Converter ADC3711 3³/₄-Digit Microprocessor Compatible A/D Converter

General Description

The ADC3511 and ADC3711 (MM74C937, MM74C938-1) monolithic A/D converter circuits are manufactured using standard complementary MOS (CMOS) technology. A pulse modulation analog-to-digital conversion technique is used and requires no external precision components. In addition, this technique allows the use of a reference voltage that is the same polarity as the input voltage.

One 5V (TTL) power supply is required. Operating with an isolated supply allows the conversion of positive as well as negative voltages. The sign of the input voltage is automatically determined and indicated on the sign pin. If the power supply is not isolated, only one polarity of voltage may be converted.

The conversion rate is set by an internal oscillator. The frequency of the oscillator can be set by an external RC network or the oscillator can be driven from an external frequency source. When using the external RC network, a square wave output is available.

The ADC3511 and ADC3711 have been designed to provide addressed BCD data and are intended for use with microprocessors and other digital systems. BCD digits are selected on demand via 2 Digit Select (D0, D1) inputs. Digit Select inputs are latched by a low-to-high transition on the Digit Latch Enable (DLE) input and will remain latched as long as DLE remains high. A start conversion input and a conversion complete output are included on both the ADC3511 and the ADC3711.

Features

- Operates from single 5V supply
- ADC3511 converts 0 to ±1999 counts
- ADC3711 converts 0 to ±3999 counts
- Addressed BCD outputs
- No external precision components necessary
- Easily interfaced to microprocessors or other digital systems
- Medium speed—200 ms/conversion
- TTL compatible
- Internal clock set with RC network or driven externally
- Overflow indicated by hex "EEEE" output reading as well as an overflow output
- ADC3511 equivalent to MM74C937
- ADC3711 equivalent to MM74C938-1

Applications

- Low cost analog-to-digital converter
- Eliminate analog multiplexing by using remote A/D converters
- Convert analog transducers (temperature, pressure, displacement, etc.) to digital transducers





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	-0.3V to V _{CC} +0.3V
Operating Temperature Range (T _A)	-40°C to +85°C
Package Dissipation at T _A = 25°C	500 mW
Operating V _{CC} Range	4.5V to 6.0V

Absolute Maximum V _{CC}	6.5V
Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	260°C
ESD Susceptibility (Note 5)	TBD V

DC Electrical Characteristics ADC3511CC, ADC3711CC

4.75V \leq V_{CC} \leq 5.25V, $-40^{\circ}C \leq$ T_A \leq + 85°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _{IN(1)}	Logical "1" Input Voltage (Except f _{IN})		V _{CC} -1.5			v
V _{IN(0)}	Logical ''0'' Input Voltage (Except f _{IN})				1.5	v
V _{IN(1)}	Logical "1" Input Voltage (f _{IN})		V _{CC} -0.6			v
V _{IN(0)}	Logical "0" Input Voltage (f _{IN})				0.6	v
V _{OUT(1)}	Logical "1" Output Voltage (Except 2 ⁰ , 2 ¹ , 2 ² , 2 ³)	I _O =360 μA	V _{CC} -0.4			v
V _{OUT(1)}	Logical "1" Output Voltage (2 ⁰ , 2 ¹ , 2 ² , 2 ³)	I _O =360 μA	V _{CC} -1.0			v
VOUT(0)	Logical "0" Output Voltage	I _O =1.6 mA			0.4	v
l _{IN(1)}	Logical "1" Input Current (SC, DLE, D0, D1)	V _{IN} =V _{CC}		0.005	1.0	μΑ
IN(0)	Logical "0" Input Current (SC, DLE, D0, D1)	V _{IN} =0V	-1.0	-0.005		μΑ
Icc	Supply Current	All Outputs Open		0.5	5.0	mA

AC Electrical Characteristics ADC3511CC, ADC3711CC

 V_{CC} =5V; T_A =25°C, C_L =50 pF; t_r = t_f =20 ns; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
fosc	Oscillator Frequency			0.6/RC		Hz
f _{IN}	Clock Frequency		100		640	kHz
fconv	Conversion Rate	ADC3511CC ADC3711CC	f _{IN} ∕64,512 f _{IN} ∕129,024		conversions/sec conversions/sec	
tSCPW	Start Conversion Pulse Width		200		DC	ns
^t pd0, ^t pd1	Propagation Delay D0, D1, to 2 ⁰ , 2 ¹ , 2 ² , 2 ³	DLE=0V		2.0	5.0	μs
^t pd0, ^t pd1	Propagation Delay DLE to 2 ⁰ , 2 ¹ , 2 ² , 2 ³			2.0	5.0	μs
tSET-UP	Set-Up Time D0, D1, to DLE	t _{HOLD} =0 ns		100	200	ns
^t PWDLE	Minimum Pulse Width Digit Latch Enable (Low)			100	200	ns

ADC3511/ADC3711

$\begin{array}{l} \textbf{Converter Characteristics} \text{ ADC3511CC, ADC3711CC 4.75 } \leq V_{CC} \leq 5.25V; \ -40^{\circ}C \leq T_A \leq +85^{\circ}C, \\ f_c = 5 \text{ conv./sec (ADC3511CC); 2.5 conv./sec (ADC3711CC); unless otherwise specified.} \end{array}$

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
	Non-Linearity	V _{IN} =0–2V Full Scale V _{IN} =0–200 mV Full Scale	-0.05	±0.025	+0.05	% of Full-Scale (Note 3)
	Quantization Error		-1		+0	Counts
	Offset Error	V _{IN} =0V	-0.5	+ 1.0	+ 3.0	mV (Note 4)
	Rollover Error		-0		+0	Counts
V_{IN+}, V_{IN-}	Analog Input Current	T _A =25°C	-5	±1	+5	nA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All typicals are given for TA=25°C.

Note 3: For the ADC3511CC: full-scale=1999 counts; therefore 0.025% of full-scale=1/2 count and 0.05% of full-scale=1 count. For the ADC3711CC: full-scale=3999 counts; therefore 0.025% of full-scale=1 count and 0.05% of full-scale=2 count.

Note 4: For full-scale=2.000V: 1 mV=1 count for the ADC3511CC; 1 mV=2 counts for the ADC3711CC.

Note 5: Human body model, 100 pF discharged through a 1.5Ω resistor.

Block Diagram

ADC3511 3 1/2-Digit A/D (*ADC3711 3 3/4-Digit A/D)



Applications Information

THEORY OF OPERATION

A schematic for the analog loop is shown in *Figure 1*. The output of SW1 is either at V_{REF} or zero volts, depending on the state of the D flip-flop. If Q is at a high level, $V_{OUT} = V_{REF}$ and if Q is at a low level $V_{OUT} = 0$. This voltage is then applied to the low pass filter comprised of R1 and C1. The output of this filter, V_{FB} , is connected to the negative input of the comparator, where it is compared to the analog input voltage, V_{IN} . The output of the C flip-flop. Information is then transferred from the D input to the Q and Q outputs on the positive edge of clock. This loop forms an oscillator voltage, V_{IN} .

An example will demonstrate this relationship. Assume the input voltage is equal to 0.500V. If the Q output of the D flipflop is high then V_{OUT} will equal V_{REF} (2.000V) and V_{FB} will charge toward 2V with a time constant equal to R1C1. At some time V_{FB} will exceed 0.500V and the comparator output will switch to 0V. At the next clock rising edge the Q output of the D flip-flop will switch to ground, causing V_{OUT} to switch to 0V. At this time, V_{FB} will start discharging toward 0V with a time constant R1C1. When V_{FB} is less than 0.5V the comparator output will switch high. On the rising edge of the next clock the Q output of the D flip-flop will switch high and the process will repeat. There exists at the output of SW1 a square wave pulse train with positive amplitude V_{REF} and negative amplitude 0V.

The DC value of this pulse train is:

$$V_{OUT} = V_{REF} \frac{t_{ON}}{t_{ON} + t_{OFF}} = V_{REF}$$
 (duty cycle)

The lowpass filter will pass the DC value and then:

V_{FB}=V_{REF} (duty cycle)

Since the closed loop system will always force V_{FB} to equal $V_{\text{IN}},$ we can then say that:

V_{IN}=V_{FB}=V_{REF} (duty cycle)

or

$$\frac{V_{IN}}{V_{REF}} = (duty cycle)$$

The duty cycle is logically ANDed with the input frequency f_{IN} . The resultant frequency f equals:

$$f = (duty cycle) \times (f_{IN})$$

Frequency f is accumulated by counter no. 1 for a time determined by counter no. 2. The count contained in counter no. 1 is then:

$$\begin{split} (\text{count}) &= \frac{f}{(f_{\text{IN}})/N} = \frac{(\text{duty cycle}) \times (f_{\text{IN}})}{(f_{\text{IN}})/N} \\ &= \frac{V_{\text{IN}}}{V_{\text{REF}}} \times N \end{split}$$

For the ADC3511 N = 2000. For the ADC3711 N = 4000.



3

GENERAL INFORMATION

The timing diagram, shown in *Figure 2*, gives operation for the free running mode. Free running operation is obtained by connecting the Start Conversion input to logic "1" (V_{CC}). In this mode the analog input is continuously converted and the digit latches are updated at a rate equal to 64,512 \times 1/f_{IN} for the ADC3511, or 129,024 for the ADC3711.

The rising edge of the Conversion Complete output indicates that new information has been transferred from the internal counter to the digit latches. This information will remain in the digit latches until the next low-to-high transition of the Conversion Complete output. A logic "1" will be maintained on the Conversion Complete output for a time equal to $64 \times 1/f_{\rm IN}$ on the ADC3511, or $128 \times 1/f_{\rm IN}$ on the ADC3711.

Figure 3 gives the operation using the Start Conversion input. It is important to note that the Start Conversion input and Conversion Complete output do not influence the actual analog-to-digital conversion in any way. Internally the ADC3511 and ADC3711 are always continuously converting the analog voltage present at their inputs. The Start Conversion input is used to control the transfer of information from the internal counter to the digit latches. An RS latch on the Start Conversion input allows a broad range of input pulse widths to be used on this signal. As shown in *Figure 3*, the Conversion Complete output goes to a logic "0" on the rising edge of the Start Conversion pulse and goes to a logic "1" some time later when the new conversion is transferred from the internal counter to the display latch. Since the Start Conversion pulse can occur at any time during the conversion cycle, the amount of time from Start Conversion to Conversion Complete will vary. The maximum time is $64,512 \times 1/f_{\rm IN}$ (129,024 $\times 1/f_{\rm IN}$ for the ADC3711) and the minimum time is $256 \times 1/f_{\rm IN}$ (512 $\times 1/f_{\rm IN}$ (512 $\times 1/f_{\rm IN}$) for the ADC3711).

SYSTEM DESIGN CONSIDERATIONS

The ADC3511 and ADC3711 have reduced the problem of high resolution, high accuracy analog-to-digital conversion to nearly the level of simplicity, economy, and compactness usually associated with digital logic circuitry. However, they are truly high precision analog devices, and require the same kind of design considerations given to all analog circuits. While great care has been taken in the design of the ADC3511 and ADC3711 to make their application as easy as possible, in order to utilize them to their full performance potential, good grounding, power supply distribution, decoupling, and regulation techniques should be exercised.





Truth Table

DIGIT SELECT INPUTS			SELECTED DIGIT
DLE	D1	DO	
L	L	L	Digit 0 (LSD)
L	L	н	Digit 1
L	н	L	Digit 2
L	н	н	Digit 3 (MSD)
н	X	X	Unchanged

L = low logic level

H = high logic level

X = irrelevant logic level

The value of the Selected Digit is presented at the 2^3 , 2^2 , 2^1 and 2^0 outputs in BCD format.

Note 1: If the value of a digit changes while it is selected, that change *will* be reflected at the outputs.

Note 2: An overflow condition will be indicated by a high level on the OVERFLOW output (pin 5) and E16 in all digits.

Note 3: The sign of the input voltage, when these devices are operated in the bipolar mode, is indicated by the SIGN output (pin 8). A high level indicates a positive voltage, a low level a negative.

Timing Diagrams



Typical Applications

Figure 4 shows the ADC3511 and ADC3711 connected to convert 0 to +2.000 volts full scale operating from a nonisolated power supply. (Note that the ADC3511 converts 0 to +1999 counts full scale, while the ADC3711 converts 0 to +3999 counts full scale.) In this configuration the SIGN output (pin 8) should be ignored. Higher voltages can, of course, be converted by placing fixed dividers in the inputs, while lower voltages can be converted by placing fixed dividers in the feedback loop, as shown in Figure 6.

Figures 5 and 6 show systems operating with isolated supplies that will convert both polarities of inputs. 60 Hz common-mode noise can become a problem in these configurations, so shielded transformers have been shown in the figures. The necessity for, and the type of shielding needed depends on the performance requirements, and the actual applications.

The filter capacitors connected to V_{FB} (pin 12) and V_{FILTER} (pin 11) should be of a low leakage variety. In the examples shown every 1.0 nA of leakage will cause approximately 0.1 mV error $(1.0 \times 10^{-9}A \times 100 \text{ k}\Omega = 0.1 \text{ mV})$. If the currents in both capacitors are exactly equal however, little error will result since the source impedances driving both capacitors are approximately matched.



ADC3511/ADC3711



GD

ADC3511/ADC3711



National Semiconductor

ADD3501 3¹/₂ Digit DVM with Multiplexed 7-Segment Output

General Description

The ADD3501 monolithic DVM circuit is manufactured using standard complementary MOS (CMOS) technology. A pulse modulation analog-to-digital conversion technique is used and requires no external precision components. In addition, this technique allows the use of a reference voltage that is the same polarity as the input voltage.

One 5V (TTL) power supply is required. Operating with an isolated supply allows the conversion of positive as well as negative voltages. The sign of the input voltage is automatically determined and output on the sign pin. If the power supply is not isolated, only one polarity of voltage may be converted.

The conversion rate is set by an internal oscillator. The frequency of the oscillator can be set by an external RC network or the oscillator can be driven from an external frequency source. When using the external RC network, a square wave output is available. It is important to note that great care has been taken to synchronize digit multiplexing with the A/D conversion timing to eliminate noise due to power supply transients.

The ADD3501 has been designed to drive 7-segment multiplexed LED displays directly with the aid of external digit buffers and segment resistors. Under condition of overrange, the overflow output will go high and the display will read +OFL or -OFL, depending on whether the input voltage is positive or negative. In addition to this, the most significant digit is blanked when zero.

A start conversion input and a conversion complete output are included on all 4 versions of this product.

Features

- Operates from single 5V supply
- Converts 0V to ±1.999V
- Multiplexed 7-segment
- Drives segments directly
- No external precision component necessary
- Accuracy specified over temperature
- Medium speed 200ms/conversion
- Internal clock set with RC network or driven externally
- Overrange Indicated by +OFL or -OFL display reading and OFLO output
- \blacksquare Analog inputs in applications shown can withstand $\pm\,200$ Volts
- ADD3501 equivalent to MM74C935

Applications

- Low cost digital power supply readouts
- Low cost digital multimeters
- Low cost digital panel meters
- Eliminate analog multiplexing by using remote A/D converters
- Convert analog transducers (temperature, pressure, displacement, etc.) to digital transducers


Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	-0.3V to V _{CC} +0.3V
Operating Temperature Range (T _A)	-40°C to +85°C
ESD Susceptibility (Note 3)	TBDV

Package Dissipation at $T_A = 25^{\circ}C$ derate at $\theta_{JA(MAX)} = 125^{\circ}C/Watt$ above $T_A = 25^{\circ}C$	800 mW
Operating V _{CC} Range	4.5V to 6.0V
Absolute Maximum V _{CC}	6.5V
Lead Temp. (Soldering, 10 seconds)	260°C
Storage Temperature Range	-65°C to +150°C

Electrical Characteristics ADD3501

4.75V \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq +85°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ(2)	Max	Units
V _{IN(1)}	Logical "1" Input Voltage		V _{CC} -1.5			V
V _{IN(0)}	Logical "0" Input Voltage				1.5	v
V _{OUT(0)}	Logical "0" Output Voltage (All Digital Outputs except Digit Outputs)	l _O =1.1 mA			0.4	v
V _{OUT(0)}	Logical "0" Output Voltage (Digit Outputs)	l _O =0.7 mA			0.4	v
V _{OUT(1)}	Logical "1" Output Voltage (All Segment Outputs)	I _O =50 mA@T _J =25°C V _{CC} =5V I _O =30 mA@T _J =100°C	V _{CC} -1.6 V _{CC} -1.6	V _{CC} -1.3 V _{CC} -1.3		v v
V _{OUT(1)}	Logical "1" Output Voltage (All Digital Outputs except Segment Outputs)	$I_O = 500 \mu A$ (Digit Outputs) $I_O = 360 \mu A$ (Conv. Complete, + / -, Oflo Outputs)	V _{CC} -0.4			v
ISOURCE	Output Source Current (Digit Outputs)	V _{OUT} =1.0V	2.0			mA
l _{IN(1)}	Logical "1" Input Current (Start Conversion)	V _{IN} =1.5V			1.0	μΑ
IN(0)	Logical "0" Input Current (Start Conversion)	V _{IN} =0V	-1.0			μA
lcc	Supply Current	Segments and Digits Open		0.5	10	mA
fosc	Oscillator Frequency			0.6/RC		kHz
f _{IN}	Clock Frequency		100		640	kHz
f _C	Conversion Rate			f _{IN} /64,512		conv./sec
fMUX	Digit Mux Rate			f _{IN} /256		Hz
^t BLANK	Inter Digit Blanking Time			1/(32f _{MUX})		sec
tSCPW	Start Conversion Pulse Width		200		DC	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All typicals given for $T_A = 25^{\circ}C$.

Note 3: Human body model, 100 pF discharged through a 1.5 k $\!\Omega$ resistor.

Electrical Characteristics ADD3501

 $t_C = 5$ conversions/second, 0°C $\leq T_A \leq 70$ °C, unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Non-Linearity	V _{IN} =0-2V Full Scale V _{IN} =0-200mV Full Scale	-0.05 -0.05	±0.025 ±0.025	+ 0.05 + 0.05	% of full scale
Quantization Error		-1		+0	counts
Offset Error, VIN = 0V		-0.5	+ 1.5	+3	mV
Rollover Error		-0		+0	counts
Analog Input Current (V _{IN} +, V _{IN} -)	T _A =25°C	-5	±0.5	+5	nA

Block Diagram



ADD3501 31/2-Digit DVM Block Diagram



Theory of Operation

A schematic for the analog loop is shown in *Figure 1*. The output of SW1 is either at V_{REF} or zero volts, depending on the state of the D flip-flop. If Q is at a high level V_{OUT} = V_{REF} and if Q is at a low level V_{OUT} = 0V. This voltage is then applied to the low pass filter comprised of R1 and C1. The output of this filter, V_{FB}, is connected to the negative input of the comparator, where it is compared to the analog input voltage, V_{IN}. The output of the comparator is connected to the D input of the D flip-flop. Information is then transferred from the D input to the Q and Q outputs on the positive edge of clock. This loop forms an oscillator whose duty cycle is precisely related to the analog input voltage, V_{IN}.

An example will demonstrate this relationship. Assume the input voltage is equal to 0.500V. If the Q output of the D flipflop is high then V_{OUT} will equal V_{REF} (2.000V) and V_{FB} will charge toward 2V with a time constant equal to R₁C₁. At some time V_{FB} will exceed 0.500V and the comparator output will switch to 0V. At the next clock rising edge the Q output of the D flip-flop will switch to ground, causing V_{OUT} to switch to 0V. At this time V_{FB} will start discharging toward 0V with a time constant R₁C₁. When V_{FB} is less than 0.5V the comparator output will switch high. On the rising edge of the next clock the Q output of SW1 a square wave pulse train with positive amplitude V_{REF} and negative amplitude 0V.

The DC value of this pulse train is:

$$V_{OUT} = V_{REF}(\frac{T_{ON}}{T_{ON} + T_{OFF}}) = V_{REF}(duty cycle)$$



Since the closed loop system will always force V_{FB} to equal $V_{\text{IN}},$ we can then say that:

$$V_{IN} = V_{FB} = V_{REF}$$
(duty cycle)

or

The duty cycle is logically ANDed with the input frequency f_{IN} . The resultant frequency f equals:

f=(duty cycle)×(clock)

Frequency f is accumulated by counter no. 1 for a time determined by counter no. 2. The count contained in counter no. 1 is then:

$$(\text{count}) = \frac{f}{(\text{clock})/N} = \frac{(\text{duty cycle}) \times (\text{clock})}{(\text{clock})/N}$$
$$= \frac{V_{\text{IN}}}{V_{\text{REF}}} \times N$$

For the ADD3501, N = 2000.



General Information

The timing diagram, shown in *Figure 2*, gives operation for the free running mode. Free running operation is obtained by connecting the Start Conversion input to logic "1" (V_{CC}). In this mode the analog input is continuously converted and the display is updated at a rate equal to $64,512 \times 1/f_{\text{IN}}$.

The rising edge of the Conversion Complete output indicates that new information has been transferred from the internal counter to the display latch. This information will remain in the display latch until the next low-to-high transition of the Conversion Complete output. A logic "1" will be maintained on the Conversion Complete output for a time equal to $64 \times 1/f_{IN}$.

Figure 3 gives the operation using the Start Conversion input. It is important to note that the Start Conversion input and Conversion Complete output do not influence the actual analog-to-digital conversion in any way.

Internally the ADD3501 is always continuously converting the analog voltage present at its inputs. The Start Conversion input is used to control the transfer of information from the internal counter to the display latch.

An RS latch on the Start Conversion input allows a broad range of input pulse widths to be used on this signal. As shown in *Figure 3*, the Conversion Complete output goes to a logic "0" on the rising edge of the Start Conversion pulse and goes to a logic "1" some time later when the new conversion is transferred from the internal counter to the display latch. Since the Start Conversion pulse can occur at any time during the conversion cycle, the amount of time from Start Conversion to Conversion Complete will vary. The maximum time is $64,512 \times 1/f_{\rm IN}$ and the minimum time is $256 \times 1/f_{\rm IN}$.

64.512 x 1/fin 64.000 x 1/fin **CONVERSION CYCLE** (INTERNAL SIGNAL) 64,256 x 1/fin 64/f_{IN} CONVERSION COMPLETE CONVERSION NEW CONVERSION ENDS STARTS TI /H/5681-4 Figure 2. Conversion Cycle Timing Diagram for Free Running Operation CONVERSION CYCLE (INTERNAL SIGNAL) START CONVERSION CONVERSION COMPLETE TL/H/5681-5 Figure 3. Conversion Cycle Timing Diagram Operating with Start Conversion Input

Timing Waveforms

ADD3501

Applications

SYSTEM DESIGN CONSIDERATIONS

Perhaps the most important thing to consider when designing a system using the ADD3501 is power supply noise on the V_{CC} and ground lines. Because a single power supply is used and currents in the 300 mA range are being switched, good circuit layout techniques cannot be overemphasized. Great care has been exercised in the design of the ADD3501 to minimize these problems but poor printed circuit layout can negate these features.

Figures 4, 5, and 6 show schematics of DVM systems. An attempt has been made to show, on these schematics, the proper distribution for ground and V_{CC}. To help isolate digital and analog portions of the circuit, the analog V_{CC} and ground have been separated from the digital V_{CC} and ground. Care must be taken to eliminate high current from flowing in the analog V_{CC} and ground wires. The most effective method of accomplishing this is to use a single ground point and a single V_{CC} point where all wires are brought together. In addition to this the conductors must be of sufficient size to prevent significant voltage drops.

To prevent switching noise from causing jitter problems, a voltage regulator with good high frequency response is necessary. The LM309 and the LM340-5 voltage regulators both function well and are shown in *Figures 4, 5,* and *6.* Adding more filtering than is shown will in general increase

the jitter rather than decrease it. The most important characteristic of transients on the V_{CC} line is the duration of the transient and not its amplitude.

Figure 4 shows a DPM system which converts 0V to 1.999V operating from a non-isolated power supply. In this configuration the sign output could be + (logic "1") or - (logic "0") and it should be ignored. Higher voltages could be converted by placing a fixed divider on the input; lower voltages could be converted by placing a fixed divider on the feedback, as shown in *Figure 6*.

Figures 5 and *6* show systems operating with an isolated supply that will convert positive and negative inputs. 60 Hz common mode input becomes a problem in this configuration and a transformer with an electrostatic shield between primary and secondary windings is shown. The necessity for using a shielded transformer depends on the performance requirements and the actual application.

The filter capacitors connected to V_{FB} (pin 14) and V_{FLT} (pin 11) should be low leakage. In the application examples shown every 1.0nA of leakage current will cause 0.1mV error $(1.0\times10^{-9}A\times100k\Omega=0.1mV)$. If the leakage current in both capacitors is exactly the same no error will result since the source impedances driving them are matched.



ω

3-265

ADD3501







ADD3501

National Semiconductor

ADD3701 3³/₄ Digit DVM with Multiplexed 7-Segment Output

General Description

The ADD3701 (MM74C936-1) monolithic DVM circuit is manufactured using standard complementary MOS (CMOS) technology. A pulse modulation analog-to-digital conversion technique is used and requires no external precision components. In addition, this technique allows the use of a reference voltage that is the same polarity as the input voltage.

One 5V (TTL) power supply is required. Operating with an isolated supply allows the conversion of positive as well as negative voltages. The sign of the input voltage is automatically determined and output on the sign pin. If the power supply is not isolated, only one polarity of voltage may be converted.

The conversion rate is set by an internal oscillator. The frequency of the oscillator can be set by an external RC network or the oscillator can be driven from an external frequency source. When using the external RC network, a square wave output is available. It is important to note that great care has been taken to synchronize digit multiplexing with the A/D conversion timing to eliminate noise due to power supply transients.

The ADD3701 has been designed to drive 7-segment multiplexed LED displays directly with the aid of external digit buffers and segment resistors. Under condition of overrange, the overflow output will go high and the display will read +OFL or -OFL, depending on whether the input voltage is positive or negative. In addition to this, the most significant digit is blanked when zero.

A start conversion input and a conversion complete output are included.

Features

- Operates from single 5V supply
- Converts 0 to ±3999 counts
- Multiplexed 7-segment
- Drives segments directly
- No external precision components necessary
- Accuracy specified over temperature
- Medium speed 400 ms/conversion
- Internal clock set with RC network or driven externally
- Overrange indicated by +OFL or -OFL display reading and OFLO output
- Analog inputs in applications shown can withstand ±200 Volts
- ADD3701 equivalent to MM74C936-1

Applications

- Low cost digital power supply readouts
- Low cost digital multimeters
- Low cost digital panel meters
- Eliminate analog multiplexing by using remote A/D converters
- Convert analog transducers (temperature, pressure, displacement, etc.) to digital transducers
- Indicators and displays requiring readout up to 3999 counts





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin except	
Start Conversion	-0.3V to V _{CC} +0.3V
Voltage at Start Conversion	-0.3V to +15.0V
ESD Susceptibility (Note 5)	TBDV

Electrical Characteristics

4.75V \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq +85°C, unless otherwise specified.

	Parameter	Conditions	Min	Typ ²	Max	Units
V _{IN(1)}	Logical "1" Input Voltage		V _{CC} -1.5			V
VIN(0)	Logical "0" Input Voltage				1.5	v
V _{OUT(0)}	Logical "0" Output Voltage (All Digital Outputs Except Digital Outputs)	l _O =1.1 mA			0.4	V
V _{OUT(0)}	Logical "0" Output Voltage (Digit Outputs)	I _O =0.7 mA			0.4	v
V _{OUT(1)}	Logical "1" Output Voltage (All Segment Outputs)	$I_{O} = 50 \text{ mA} @ T_{J} = 25^{\circ}\text{C V}_{CC} = 5\text{V}$ $I_{O} = 30 \text{ mA} @ T_{J} = 100^{\circ}\text{C}$	V _{CC} -1.6 V _{CC} -1.6	V _{CC} -1.3 V _{CC} -1.3		v v
V _{OUT(1)}	Logical "1" Output Voltage (All Digital Outputs Except Segment Outputs)	$I_O = 500 \ \mu A$ (Digit Outputs) $I_O = 360 \ \mu A$ (Conv. Complete, + / -, OFLO Outputs)	V _{CC} -0.4			V
ISOURCE	Output Source Current (Digital Outputs)	V _{OUT} =1.0 V	2.0			mA
l _{IN(1)}	Logical "1" Input Current (Start Conversion)	V _{IN} =15V			1.0	μΑ
I _{IN(0)}	Logical "0" Input Current (Start Conversion)	V _{IN} =0V	-1.0			μA
Icc	Supply Current	Segments and Digits Open		0.5	10	mA
fosc	Oscillator Frequency			0.6/RC		kHz
f _{IN}	Clock Frequency		100		640	kHz
f _C	Conversion Rate			f _{IN} /129,024		conv./sec
f _{MUX}	Digit Mux Rate			f _{IN} /512		Hz
t BLANK	Inter Digit Blanking Time			1/(32f _{MUX})		seconds
tSCPW	Start Conversion Pulse Width		200		DC	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All typicals given for TA=25°C.

Note 3: Full scale = 4000 counts; therefore 0.025% of full scale = 1 count and 0.05% of full scale = 2 counts.

Note 4: For 2.000 Volts full scale, 1 mV = 2 counts.

Note 5: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

ADD3701

Electrical Characteristics (Continued)

 t_C = 2.5 conversions/second, 0°C ≤ T_A ≤ +70°C, unless otherwise specified.

		•				
Parameter	Conditions	Min	Typ ²	Max	Units	
Non-Linearity of Output Reading	$V_{IN} = 0 - 2V$ Full Scale $V_{IN} = 0 - 200$ mV Full Scale	-0.05 -0.05	±0.025 ±0.025	±0.05 ±0.05	% full scale (Note 3)	
Quantization Error		-1		+0	counts	
Offset Error, VIN=0V		-0.5	+ 1.5	+3	mV (Note 4)	
Rollover Error		-0		+0	counts	
Analog Input Current (V_{IN}^{+}, V_{IN}^{-})	T _A =25°C	-5	±1	+5	nA	

Block Diagram



ADD3701

A schematic for the analog loop is shown in *Figure 1*. The output of SW1 is either at V_{REF} or zero volts, depending on the state of the D flip-flop. If Q is at a high level, V_{OUT} = V_{REF} and if Q is at a low level V_{OUT} = 0V. This voltage is then applied to the low pass filter comprised of R1 and C1. The output of this filter, V_{FB}, is connected to the negative input of the comparator, where it is compared to the analog input voltage, V_{IN}. The output of the comparator is connected to the D input of the D flip-flop. Information is then transferred from the D input to the Q and Q outputs on the positive edge of clock. This loop forms an oscillator whose duty cycle is precisely related to the analog input voltage, V_{IN}.

An example will demonstrate this relationship. Assume the input voltage is equal to 0.500 V. If the Q output of the D flipflop is high then V_{OUT} will equal V_{REF} (2.000 V) and V_{FB} will charge toward 2 V with a time constant equal to R₁C₁. At some time V_{FB} will exceed 0.500 V and the comparator output will switch to 0V. At the next clock rising edge the Q output of the D flip-flop will switch to ground, causing V_{OUT} to switch to 0V. At this time V_{FB} will start discharging toward 0V with a time constant R₁C₁. When V_{FB} is less than 0.5 V the comparator output will switch the D flip-flop will switch high. On the rising edge of the next clock the Q output of the D flip.flop will switch high. On the rising edge of the next clock the Q output of the D flip-flop will switch high and the process will repeat. There exists at the output of SW1 a square wave pulse train with positive amplitude V_{REF} and negative amplitude 0V.

The DC value of this pulse train is:

$$V_{OUT} = V_{REF} \frac{t_{ON}}{t_{ON} + t_{OFF}} = V_{REF}$$
 (duty cycle)



V_{FB}=V_{REF} (duty cycle)

Since the closed loop system will always force V_{FB} to equal $V_{\text{IN}},$ we can then say that:

 $V_{IN} = V_{FB} = V_{REF}$ (duty cycle)

$$\frac{V_{\rm IN}}{V_{\rm REF}} = ({\rm duty\ cycle})$$

The duty cycle is logically ANDed with the input frequency $f_{\text{IN}}.$ The resultant frequency f equals:

f=(duty cycle)×(clock)

Frequency f is accumulated by counter no. 1 for a time determined by counter no. 2. The count contained in counter no. 1 is then:

$$\begin{array}{l} (\text{count}) = & \frac{f}{(\text{clock})/N} = & \frac{(\text{duty cycle}) \times (\text{clock})}{(\text{clock})/N} \\ = & \frac{V_{\text{IN}}}{V_{\text{REF}}} \times N \end{array}$$

For the ADD3701 N=4000.





General Information

The timing diagram, shown in *Figure 2*, gives operation for the free running mode. Free running operation is obtained by connecting the Start Conversion input to logic "1" (V_{CC}). In this mode the analog input is continuously converted and the display is updated at a rate equal to $129,024 \times 1/f_{IN}$.

The rising edge of the Conversion Complete output indicates that new information has been transferred from the internal counter to the display latch. This information will remain in the display latch until the next low-to-high transition of the Conversion Complete output. A logic "1" will be maintained on the Conversion Complete output for a time equal to 128 \times 1/f_{IN}.

Figure 3 gives the operation using the Start Conversion input. It is important to note that the Start Conversion input and Conversion Complete output do not influence the actual analog-to-digital conversion in any way. Internally the ADD3701 is always continuously converting the analog voltage present at its input. The Start Conversion input is used to control the transfer of information from the internal counter to the display latch.

An RS latch on the Start Conversion input allows a broad range of input pulse widths to be used on this signal. As shown in *Figure 3*, the Conversion Complete output goes to a logic "0" on the rising edge of the Start Conversion pulse and goes to a logic "1" some time later when the new conversion is transferred from the internal counter to the display latch. Since the Start Conversion pulse can occur at any time during the conversion cycle, the amount of time from Start Conversion to Conversion Complete will vary. The maximum time is 129,024 × 1/f_{IN} and the minimum time is 512 × 1/f_{IN}.

Timing Waveforms



Applications

SYSTEM DESIGN CONSIDERATIONS

Perhaps the most important thing to consider when designing a system using the ADD3701 is power supply noise on the V_{CC} and ground lines. Because a single power supply is used and currents in the 300 mA range are being switched, good circuit layout techniques cannot be overemphasized. Great care has been exercised in the design of the ADD3701 to minimize these problems but poor printed circuit layout can negate these features.

Figures 4, 5, and 6 show schematics of DVM systems. An attempt has been made to show, on these schematics, the proper distribution for ground and V_{CC}. To help isolate digital and analog portions of the circuit, the analog V_{CC} and ground have been separated from the digital V_{CC} and ground. Care must be taken to eliminate high current from flowing in the analog V_{CC} and ground wires. The most effective method of accomplishing this is to use a single ground point and a single V_{CC} point where all wires are brought together. In addition to this the conductors must be of sufficient size to prevent significant voltage drops.

To prevent switching noise from causing jitter problems, a voltage regulator with good high frequency response is necessary. The LM309 and the LM340-5 voltage regulators all function well and are shown in *Figures 4, 5,* and 6. Adding more filtering than is shown will in general increase the jitter rather than decrease it.

The most important characteristics of transients on the V_{CC} line is the duration of the transient and not its amplitude.

Figure 4 shows a DPM system which converts 0 to +3.999 counts operating from a non-isolated power supply. In this configuration the sign output could be + (logic "1") or - (logic "0") and it should be ignored. Higher voltages could be converted by placing a fixed divider on the input; lower voltages could be converted by placing a fixed divider on the feedback, as shown in *Figure 5*.

Figures 5 and 6 show systems operating with an isolated supply that will convert positive and negative inputs. 60 Hz common mode input becomes a problem in this configuration and a transformer with an electrostatic shield between primary and secondary windings is shown. The necessity for using a shielded transformer depends on the performance requirements and the actual application.

The filter capacitors connected to V_{FB} (pin 14) and V_{FLT} (pin 11) should be low leakage. In the application examples shown every 1.0 nA of leakage current will cause 0.1 mV error $(1.0 \times 10^{-9} A \times 100 \ k\Omega = 0.1 \ mV)$. If the leakage current in both capacitors is exactly the same no error will result since the source impedances driving them are matched.

ADD3701





1075**00A**



ADD3701



National Semiconductor

DM2502/DM2502C, DM2503/DM2503C, DM2504/DM2504C Successive Approximation Registers

General Description

The DM2502, DM2503 and DM2504 are 8-bit and 12-bit TTL registers designed for use in successive approximation A/D converters. These devices contain all the logic and control circuits necessary (in combination with a D/A converter) to perform successive approximation analog-to-digital conversions.

The DM2502 has 8 bits with serial capability and is not expandable.

The DM2503 has 8 bits and is expandable without serial capability.

The DM2504 has 12 bits with serial capability and expandability.

All three devices are available in ceramic DIP and molded Epoxy-B DIPs. The DM2502, DM2503 and DM2504 operate over -55° C to $+125^{\circ}$ C; the DM2502C, DM2503C and DM2504C operate over 0°C to $+70^{\circ}$ C.

Features

- Complete logic for successive approximation A/D converters
- 8-bit and 12-bit registers
- Capable of short cycle or expanded operation
- Continuous or start-stop operation
- Compatible with D/A converters using any logic code
- Active low or active high logic outputs
- Use as general purpose serial-to-parallel converter or ring counter



National Semiconductor

LM131A/LM131, LM231A/LM231, LM331A/LM331 Precision Voltage-to-Frequency Converters

General Description

The LM131/LM231/LM331 family of voltage-to-frequency converters are ideally suited for use in simple low-cost circuits for analog-to-digital conversion, precision frequencyto-voltage conversion, long-term integration, linear frequency modulation or demodulation, and many other functions. The output when used as a voltage-to-frequency converter is a pulse train at a frequency precisely proportional to the applied input voltage. Thus, it provides all the inherent advantages of the voltage-to-frequency conversion techniques, and is easy to apply in all standard voltage-to-frequency converter applications. Further, the LM131A/ LM231A/LM331A attains a new high level of accuracy versus temperature which could only be attained with expensive voltage-to-frequency modules. Additionally the LM131 is ideally suited for use in digital systems at low power supply voltages and can provide low-cost analog-to-digital conversion in microprocessor-controlled systems. And, the frequency from a battery powered voltage-to-frequency converter can be easily channeled through a simple photoisolator to provide isolation against high common mode levels.

The LM131/LM231/LM331 utilizes a new temperaturecompensated band-gap reference circuit, to provide excellent accuracy over the full operating temperature range, at power supplies as low as 4.0V. The precision timer circuit has low bias currents without degrading the quick response necessary for 100 kHz voltage-to-frequency conversion. And the output is capable of driving 3 TTL loads, or a high voltage output up to 40V, yet is short-circuit-proof against V_{CC} .

Features

- Guaranteed linearity 0.01% max
- Improved performance in existing voltage-to-frequency conversion applications
- Split or single supply operation
- Operates on single 5V supply
- Pulse output compatible with all logic forms
- Excellent temperature stability, ±50 ppm/°C max
- Low power dissipation, 15 mW typical at 5V
- Wide dynamic range, 100 dB min at 10 kHz full scale frequency
- Wide range of full scale frequency, 1 Hz to 100 kHz
- Low cost



*Use stable components with low temperature coefficients. See Typical Applications section.
**0.1µF or 1µF, See "Principles of Operation."

FIGURE 1. Simple Stand-Alone Voltage-to-Frequency Converter with \pm 0.03% Typical Linearity (f = 10 Hz to 11 kHz)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage Output Short Circuit to Ground Output Short Circuit to V _{CC} Input Voltage	LM131A/LM131 40V Continuous Continuous -0.2V to +V _S TMIN TMAX	LM231A/LM231 40V Continuous Continuous -0.2V to +V _S TMIN TMAX	LM331A/LM331 40V Continuous Continuous -0.2V to +V _S TMIN TMAX
Operating Ambient Temperature Range Power Dissipation (P _D at 25°C) and Thermal Resistance (θ_{1A})	-55°C to +125°C	-25° C to $+85^{\circ}$ C	0°C to +70°C
(H Package) P _D θ_{jA} (N Package) P _D θ_{jA} Lead Temperature (Soldering, 10 sec.)	670 mW 150°C/W	570 mW 150°C/W 500 mW 155°C/W	570 mW 150°C/W 500 mW 155°C/W
Dual-In-Line Package (Plastic) Metal Can Package (TO-5) ESD Susceptibility (Note 4)	260°C 260°C TBD V	260°C 260°C TBD V	260°C 260°C TBD V

Electrical Characteristics T_A = 25°C unless otherwise specified (Note 2)

Parameter	Conditions	Min	Тур	Max	Units	
VFC Non-Linearity (Note 3)	$4.5V \le V_S \le 20V$		±0.003	±0.01	% Full-	
	$T_{MIN} \le T_A \le T_{MAX}$		±0.006	±0.02	Scale % Full- Scale	
VFC Non-Linearity In Circuit of <i>Figure 1</i>	$V_{S} = 15V$, f = 10 Hz to 11 kHz		±0.024	±0.14	%Full- Scale	
Conversion Accuracy Scale Factor (Gain) LM131, LM131A, LM231, LM231A I M331 I M331A	$V_{IN} = -10V, R_S = 14 k\Omega$	0.95	1.00	1.05 1.10	kHz/V kHz/V	
Temperature Stability of Gain LM131/LM231/LM331 LM131A/LM231A/LM331A	$T_{MIN} \le T_A \le T_{MAX}, 4.5V \le V_S \le 20V$		±30 ±20	±150 ±50	ppm/°C ppm/°C	
Change of Gain with $V_{\rm S}$	$\begin{array}{l} 4.5V \leq V_S \leq 10V \\ 10V \leq V_S \leq 40V \end{array}$		0.01 0.006	0.1 0.06	%/V %/V	
Rated Full-Scale Frequency	$V_{IN} = -10V$	10.0			kHz	
Gain Stability vs Time (1000 Hrs)	$T_{MIN} \le T_A \le T_{MAX}$		±0.02		% Full- Scale	
Overrange (Beyond Full-Scale) Frequency	$V_{IN} = -11V$	10			%	
INPUT COMPARATOR						
Offset Voltage LM131/LM231/LM331 LM131A/LM231A/LM331A	$\begin{array}{l} T_{MIN} \leq T_A \leq T_{MAX} \\ T_{MIN} \leq T_A \leq T_{MAX} \end{array}$		±3 ±4 ±3	± 10 ± 14 ± 10	mV mV mV	
Bias Current			-80	-300	nA	
Offset Current			±8	±100	nA	
Common-Mode Range	$T_{MIN} \le T_A \le T_{MAX}$	-0.2		V _{CC} -2.0	V	
TIMER		_				
Timer Threshold Voltage, Pin 5		0.63	0.667	0.70	$\times V_S$	
Input Bias Current, Pin 5 All Devices LM131/LM231/LM331 LM131A/LM231A/LM331A	$\begin{array}{l} V_{S} = 15V \\ 0V \leq V_{PIN \ 5} \leq 9.9V \\ V_{PIN \ 5} = 10V \\ V_{PIN \ 5} = 10V \end{array}$		± 10 200 200	± 100 1000 500	nA nA nA	
V _{SAT PIN 5} (Reset)	I = 5 mA		0.22	0.5	V	

Parameter	Conditions	Min	Тур	Max	Units
CURRENT SOURCE (Pin 1)					
Output Current LM131, LM131A, LM231, LM231A LM331, LM331A	$R_S = 14 k\Omega$, $V_{PIN 1} = 0$	126 116	135 136	144 156	μΑ μΑ
Change with Voltage	0V≤V _{PIN 1} ≤10V		0.2	1.0	μΑ
Current Source OFF Leakage LM131, LM131A LM231, LM231A, LM331, LM331A All Devices	T _A =T _{MAX}		0.01 0.02 2.0	1.0 10.0 50.0	nA nA nA
Operating Range of Current (Typical)			(10 to 500)		μA
REFERENCE VOLTAGE (Pin 2)					
LM131, LM131A, LM231, LM231A LM331, LM331A		1.76 1.70	1.89 1.89	2.02 2.08	V _{DC} V _{DC}
Stability vs Temperature			±60		ppm/°C
Stability vs Time, 1000 Hours			±0.1		%
LOGIC OUTPUT (Pin 3)					
V _{SAT} OFF Leakage	I=5 mA I=3.2 mA (2 TTL Loads), $T_{MIN} \le T_A \le T_{MAX}$		0.15 0.10 ±0.05	0.50 0.40 1.0	ν ν μΑ
SUPPLY CURRENT					
LM131, LM131A, LM231, LM231A	$V_{S}=5V$ $V_{S}=40V$	2.0 2.5	3.0 4.0	4.0	mA mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All specifications apply in the circuit of Figure 3, with 4.0V \leq V_S \leq 40V, unless otherwise noted.

Note 3: Nonlinearity is defined as the deviation of f_{OUT} from $V_{IN} \times (10 \text{ kHz}/-10 \text{ V}_{DC})$ when the circuit has been trimmed for zero error at 10 Hz and at 10 kHz, over the frequency range 1 Hz to 11 kHz. For the timing capacitor, C_T , use NPO ceramic, Teflon[®], or polystyrene.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Block Diagram





Typical Applications (Continued) PRINCIPLES OF OPERATION OF A SIMPLIFIED VOLTAGE-TO-FREQUENCY CONVERTER

The LM131 is a monolithic circuit designed for accuracy and versatile operation when applied as a voltage-to-frequency (V-to-F) converter or as a frequency-to-voltage (F-to-V) converter. A simplified block diagram of the LM131 is shown in *Figure 2* and consists of a switched current source, input comparator, and 1-shot timer.

The operation of these blocks is best understood by going through the operating cycle of the basic V-to-F converter, *Figure 2*, which consists of the simplified block diagram of the LM131 and the various resistors and capacitors connected to it.

The voltage comparator compares a positive input voltage, V1, at pin 7 to the voltage, V_x, at pin 6. If V1 is greater, the comparator will trigger the 1-shot timer. The output of the timer will turn ON both the frequency output transistor and the switched current source for a period t=1.1 R_tC_t. During this period, the current i will flow out of the switched current source and provide a fixed amount of charge, Q=i × t, into the capacitor, C_L. This will normally charge V_x up to a higher level than V1. At the end of the timing period, the current i will reset itself.

Now there is no current flowing from pin 1, and the capacitor C_L will be gradually discharged by R_L until V_X falls to the level of V1. Then the comparator will trigger the timer and start another cycle.

The current flowing into C_L is exactly I_{AVE} = i × (1.1×R_tC_t) × f, and the current flowing out of C_L is exactly V_x/R_L \cong V_{IN}/R_L. If V_{IN} is doubled, the frequency will double to maintain this balance. Even a simple V-to-F converter can provide a frequency precisely proportional to its input voltage over a wide range of frequencies.



TL/H/5680-4



DETAIL OF OPERATION, FUNCTIONAL BLOCK DIAGRAM (*FIGURE 1a*)

The block diagram shows a band gap reference which provides a stable 1.9 V_{DC} output. This 1.9 V_{DC} is well regulated over a V_S range of 3.9V to 40V. It also has a flat, low temperature coefficient, and typically changes less than $1\!/_2\%$ over a 100°C temperature change.

The current pump circuit forces the voltage at pin 2 to be at 1.9V, and causes a current i=1.90V/R_S to flow. For R_S=14k, i=135 μ A. The precision current reflector provides a current equal to i to the current switch. The current switch switches the current to pin 1 or to ground depending on the state of the R_S flip-flop.

The timing function consists of an R_S flip-flop, and a timer comparator connected to the external R_tC_t network. When the input comparator detects a voltage at pin 7 higher than pin 6, it sets the R_S flip-flop which turns ON the current switch and the output driver transistor. When the voltage at pin 5 rises to $\frac{2}{3}$ V_{CC}, the timer comparator causes the R_S flip-flop to reset. The reset transistor is then turned ON and the current switch is turned OFF.

However, if the input comparator still detects pin 7 higher than pin 6 when pin 5 crosses $\frac{2}{3}$ V_{CC}, the flip-flop will not be reset, and the current at pin 1 will continue to flow, in its attempt to make the voltage at pin 6 higher than pin 7. This condition will usually apply under start-up conditions or in the case of an overload voltage at signal input. It should be noted that during this sort of overload, the output frequency will be 0; as soon as the signal is restored to the working range, the output frequency will be resumed.

The output driver transistor acts to saturate pin 3 with an ON resistance of about 50Ω . In case of overvoltage, the output current is actively limited to less than 50 mA.

The voltage at pin 2 is regulated at 1.90 V_{DC} for all values of i between 10 μA to 500 μA . It can be used as a voltage reference for other components, but care must be taken to ensure that current is not taken from it which could reduce the accuracy of the converter.

PRINCIPLES OF OPERATION OF BASIC VOLTAGE-TO-FREQUENCY CONVERTER (*FIGURE 1*)

The simple stand-alone V-to-F converter shown in *Figure 1* includes all the basic circuitry of *Figure 2* plus a few components for improved performance.

A resistor, $R_{IN} = 100 \ k\Omega \pm 10\%$, has been added in the path to pin 7, so that the bias current at pin 7 (-80 nA typical) will cancel the effect of the bias current at pin 6 and help provide minimum frequency offset.

The resistance R_S at pin 2 is made up of a 12 k Ω fixed resistor plus a 5 k Ω (cermet, preferably) gain adjust rheostat. The function of this adjustment is to trim out the gain tolerance of the LM131, and the tolerance of R_t, R_L and C_t.

For best results, all the components should be stable lowtemperature-coefficient components, such as metal-film resistors. The capacitor should have low dielectric absorption; depending on the temperature characteristics desired, NPO ceramic, polystyrene, Teflon or polypropylene are best suited.

A capacitor C_{IN} is added from pin 7 to ground to act as a filter for V_{IN} . A value of 0.01 μF to 0.1 μF will be adequate in most cases; however, in cases where better filtering is required, a 1 μF capacitor can be used. When the RC time constants are matched at pin 6 and pin 7, a voltage step at V_{IN} will cause a step change in f_{OUT} . If C_{IN} is much less than C_L , a step at V_{IN} may cause f_{OUT} to stop momentarily. A 47 Ω resistor, in series with the 1 μF C_L , is added to give hysteresis effect which helps the input comparator provide the excellent linearity (0.03% typical).

DETAIL OF OPERATION OF PRECISION V-TO-F CONVERTER (FIGURE 3)

In this circuit, integration is performed by using a conventional operational amplifier and feedback capacitor, C_F . When the integrator's output crosses the nominal threshold level at pin 6 of the LM131, the timing cycle is initiated. The average current fed into the op amp's summing point (pin 2) is i \times (1.1 R_tC_t) \times f which is perfectly balanced with VIN/RIN. In this circuit, the voltage offset of the LM131 input comparator does not affect the offset or accuracy of the V-to-F converter as it does in the stand-alone V-to-F converter: nor does the LM131 bias current or offset current. Instead, the offset voltage and offset current of the operational amplifier are the only limits on how small the signal can be accurately converted. Since op amps with voltage offset well below 1 mV and offset currents well below 2 nA are available at low cost, this circuit is recommended for best accuracy for small signals. This circuit also responds immediately to any change of input signal (which a stand-alone circuit does not) so that the output frequency will be an accurate representation of VIN, as quickly as 2 output pulses' spacing can be measured.

In the precision mode, excellent linearity is obtained because the current source (pin 1) is always at ground potential and that voltage does not vary with V_{IN} or f_{OUT} . (In the stand-alone V-to-F converter, a major cause of non-linearity is the output impedance at pin 1 which causes i to change as a function of V_{IN}).

The circuit of *Figure 4* operates in the same way as *Figure 3*, but with the necessary changes for high speed operation.



TL/H/5680-5

*Use stable components with low temperature coefficients. See Typical Applications section.

**This resistor can be 5 k Ω or 10 k Ω for V_S=8V to 22V, but must be 10 k Ω for V_S=4.5V to 8V.

***Use low offset voltage and low offset current op amps for A1: recommended types LM108, LM308A, LF411A

FIGURE 3. Standard Test Circuit and Applications Circuit, Precision Voltage-to-Frequency Converter

DETAILS OF OPERATION, FREQUENCY-TO-VOLTAGE CONVERTERS (FIGURES 5 AND 6)

In these applications, a pulse input at f_{IN} is differentiated by a C-R network and the negative-going edge at pin 6 causes the input comparator to trigger the timer circuit. Just as with a V-to-F converter, the average current flowing out of pin 1 is $I_{AVERAGE}$ = i \times (1.1 R_IC_I) \times f.

In the simple circuit of *FIGURE 5*, this current is filtered in the network $R_L = 100 \ k\Omega$ and 1 μ F. The ripple will be less than 10 mV peak, but the response will be slow, with a

0.1 second time constant, and settling of 0.7 second to 0.1% accuracy.

In the precision circuit, an operational amplifier provides a buffered output and also acts as a 2-pole filter. The ripple will be less than 5 mV peak for all frequencies above 1 kHz, and the response time will be much quicker than in *Figure 5*. However, for input frequencies below 200 Hz, this circuit will have worse ripple than *Figure 5*. The engineering of the filter time-constants to get adequate response and small enough ripple simply requires a study of the compromises to be made. Inherently, V-to-F converter response can be fast, but F-to-V response can not.



Light Intensity to Frequency Converter



*L14F-1, L14G-1 or L14H-1, photo transistor (General Electric Co.) or similar

Temperature to Frequency Converter



Long-Term Digital Integrator Using VFC



Basic Analog-to-Digital Converter Using Voltage-to-Frequency Converter

TL/H/5680-9



TL/H/5680-12

Analog-to-Digital Converter with Microprocessor



TL/H/5680-13





TL/H/5680-14





Voltage-to-Frequency Converter with Isolators



TL/H/5680-16



LM231H, LM331AH or LM331H See NS Package Number H08C

LM131A/LM131/LM231A/LM231/LM331A/LM331

3-288

See NS Package Number N08E



LM131A/LM131/LM231A/LM231/LM331A/LM331



National Semiconductor MM54C905/MM74C905 12-Bit Successive Approximation Register **General Description** Features

The MM54C905/MM74C905 CMOS 12-bit successive approximation register contains all the digit control and storage necessary for successive approximation analog-to-digital conversion. Because of the unique capability of CMOS to switch to each supply rail without any offset voltage, it can also be used in digital systems as the control and storage element in repetitive routines.

Wide supply voltage range Guaranteed noise margin

3.0V to15V

- 1.0V 0.45V_{CC} typ
- High noise immunity Low power TTL fan out of 2 compatibility driving 74L
- Provision for register extension or truncation
- Operates in START/STOP or continuous conversion mode
- Drive ladder switches directly. For 10 bits or less with 50k/100k B/2B ladder network

Connection Diagram



Top View

Order Number MM74C905N See NS Package Number N24C

See the CMOS Logic Databook for Complete Specifications

Truth Table

TIME	INPUTS								OUT	PUTS							
tn	D	Ŝ	Ē	D0	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4	Q3	Q2	01	Q0	Ē
0	х	L	L	Х	х	х	Х	х	х	х	х	х	х	Х	Х	Х	Х
1	D11	Н	L	х	L	н	н	н	н	н	н	н	н	н	н	н	н
2	D10	н	L	D11	D11	L	н	н	н	н	Н	н	н	н	н	н	н
3	D9	н	L	D10	D11	D10	L	н	н	н	н	н	н	н	н	н	н
4	D8	н	Ľ	D9	D11	D10	D9	L	н	н	н	н	н	H	н	н	н
5	D7	н	L	D8	D11	D10	D9	D8	L	н	н	н	н	H	н	н	н
6	D6	н	L	D7	D11	D10	D9	D8	D7	L	н	н	н	н	н	н	н
7	D5	н	L	D6	D11	D10	D9	D8	D7	D6	L	н	н	н	н	н	н
8	D4	н	L	D5	D11	D10	D9	D8	D7	D6	D5	L	н	н	н	н	н
9	D3	н	L	D4	D11	D10	D9	D8	D7	D6	D5	D4	L	н	н	н	н
10	D2	н	L	D3	D11	D10	D9	D8	D7	D6	D5	D4	D3	L	н	H ^r	н
11	D1	н	L	D2	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	L	н	н
12	D0	н	L	D1	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	L	. н
13	X	н	L	D0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
14	X	х	L	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
	X	х	н	X	н	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
H = High	n level																

L = Low level

X = Don't care

NC = No change

National Semiconductor

μ A9708 6-Channel 8-Bit μ P Compatible A/D Converter

General Description

The μ A9708 is a single slope 8-bit, 6-channel ADC subsystem that provides all of the necessary analog functions for a microprocessor-based data control system. The device uses an external microprocessor system to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, ramp integrator, precision ramp reference, and a comparator on a single monolithic chip.

Features

- MPU compatible
- Excellent linearity over full temperature range ±0.2% maximum
- Typical 300 µs conversion time per channel
- Wide dynamic range includes ground
- Auto-zero and full-scale correction capability
- Ratiometric conversion—no precision reference required
- Single-supply operation
- TTL compatible
- Does not require access to data bus or address bus



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	18V
Comparator Output (Ramp Stop)	-0.3V to +18V
Analog Input Range	-0.3V to $+30V$
Digital Input Range	-0.3V to +30V
Output Sink Current	10 mA
Storage Temperature Range	-65°C to +150°C
Continuous Total Dissipation Ceramic DIP Package Molded DIP Package	900 mW 1000 mW

Pin Temperature Ceramic DIP (Soldering, 60 Sec.) Molded DIP (Soldering, 10 Sec.)	300°C 260°C
Operating Ratings (Note 1)	
Operating Temperature Range	
μA9708PC, μA9708DC	0°C to +70°C
μA9708DM	-55°C to +125°C
Supply Voltage (V _{CC})	4.75V to 15V
Reference Voltage	
(V _{REF}) (Note 2)	2.8V to 5.25V
Ramp Capacitor (C _H)	300 pF

12 μA to 50 μA 0V to V_{REF}

1.6 mA

Electrical Characteristics

Over recommended operating conditions, $V_{CC} = 5.0V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for μ A9708DM and $0^{\circ}C \le T_A \le +70^{\circ}C$ for μ A9708DC or μ A9708DC; unless otherwise specified.

Reference Current (IR)

Analog Input Range Ramp Stop Output Current

Symbol	Parameter	Conditions	Min	Тур	Max	Units
EA	Conversion Accuracy	Over Entire Temperature Range (Note 3)		±0.2	±0.3	%
ER	Linearity	Applies to Any One Channel (Note 4)		±0.08	±0.2	%
VOSM	Multiplexer Input Offset Voltage	Channel ON		2.0	4.0	mV
t _C	Conversion Time per Channel	Analog Input = 0V to V_{REF} C _H = 300 pF, I _{REF} = 50 μ A		296	350	μs
t _A	Acquisition Time	C _H = 1000 pF		20	40	μs
IA	Acquisition Current		150			μΑ
to	Ramp Start Delay Time			100		ns
t _M	Multiplexer Address Time			1.0		μs
VIH	Digital Input HIGH Voltage	A0, A1, A2, Ramp Start	2.0			V
VIL	Digital Input LOW Voltage	A0, A1, A2, Ramp Start			0.8	V
IB	Analog Input Current	Channel ON or OFF	-3.0	-1.0		μΑ
IIL	Input LOW Current	A0, A1, A2, Ramp Start = $0.4V$	-15	-5		μΑ
Iн	Input HIGH Current	A0, A1, A2, Ramp Start = $5.5V$			1.0	μΑ
los	Input Offset Current			1.0	3.0	μA
IOH	Comparator Logic "1" Output Leakage Current	V _{OH} = 15V			10	μΑ
V _{OL}	Comparator Logic "0" Output Voltage	l _{OL} = 1.6 mA			0.4	V
PSRR	Power Supply Rejection Ratio	(Note 5)	40			dB
	Cross Talk between Any Two Channels	(Note 6)	60	÷		dB
lcc	Power Supply Current	$V_{CC} = 5V$ to 15V, $I0 = 0$		7.5	15	mA
CIN	Input Capacitance			3.0		pF
COUT	Comparator Output Capacitance			5.0		pF

Note 1: Absoute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits.

Note 2: V_{REF} should not exceed V_{CC} - 2V.

Note 3: Conversion accuracy is defined as the deviations from a straight line drawn between the points defined by channel address 000 (0 scale) and channel address 111 (full scale) for all channels.

Note 4: Linearity is defined as the deviation from a straight line drawn between the 0 and full scale points for each channel.

Note 5: Power supply rejection ratio is defined as the conversion error contributed by power supply voltage variations while resolving mid scale on any channel.

Note 6: Cross Talk between channels = $20 \log \frac{\Delta V_{CH}}{\Delta V_{i}}$.

Timing Diagram and Test Circuits



$$I_{\rm R} = \frac{5 - 3.1}{100 \ {\rm k}\Omega} = 19 \ {\mu}{\rm A}$$

 $t_{\rm R}|_{\rm max} =$ full scale ramp time

$$=\frac{0.01\times10^{-6}}{19\times10^{-6}}\times3.1=1.6$$
 ms

Note: For evaluation purposes,the ramp start timing generation can be implemented with an LM555 timer (astable operation) or MPU evaluation kit, and a time interval meter for ramp time measurement. The TIM meter will measure the time between to 0 to 1 transition of the ramp start and the 1 to 0 transition of the ramp stop. The ramp stop is open collector, and must have an external pull-up resistor to V_{CC}.







TL/H/10409-10

μ**Α970**8

FIGURE 4. Static Measurements

Functional Description

This Analog to Digital Converter is a single-slope 8-bit, 6channel A/D converter that provides all of the necessary analog functions for a microprocessor-based data/control system. The device uses the processor system to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, precision current reference, ramp integrator and comparator on a single monolithic chip.

Applications that require auto-zero or auto-calibration, (See *Figures 5–8*) can use selection of address 000 and 111, for input address lines A0–A2, in conjunction with the arithmetic capability of a microprocessor to provide ground and scaling factors. Address 0, 0, 0 internally connects the input of the ramp generator to ground and may be used for zero offset correction in subsequent conversions. Address 1, 1, 1, internally connects the input of the ramp generator to the voltage reference, V_{REF}, and may be used for scale factor correction in subsequent conversions. For the following, refer to the Functional Block Diagram.

Six separate external analog voltage inputs may come into terminals 11-16 and the specific analog input to be converted is selected via address terminals A0-A2. The analog input voltage level is transferred to the external ramp capacitor connected to pin 4 when the input to the ramp start terminal (pin 3) is at a logic 0 (See *Figure 1*). The time to charge the capacitor is the acquisition time which is a function of the output impedance of an amplifier internal to the A/D converter and the value of the capacitor. After charging the external capacitor the ramp start terminal is switched to a logic 1 which introduces a high impedance.

The capacitor begins to discharge at a controlled rate. The controlled rate of discharge (ramp) is established by the external reference voltage, the external reference resistor, the value of the external capacitor and the internal leakage of the A/D converter. Connected to the capacitor terminal is a

Functional Description (Continued)



Count (n) = $\frac{V_{IN}}{V_{REF}} \times 256$ FIGURE 5. Ideal Transfer Function

comparator internal to the A/D converter with its output going to the ramp stop terminal (pin 7). The comparator output is a logic one when the capacitor is charged and switches to a logic 0 when the capacitor is in a discharged state. The ramp time is from the time when ramp start goes HIGH (logic "1") to when ramp stop goes LOW (logic "0"). The microprocessor must be programmed to determine this conversion time. The ideal (no undesirable internal source impedances, leakage paths, errors on levels where comparator switches or delay time) conversion time is calculated as follows:

Ramp Time = V1
$$\frac{C_H}{I_R}$$

 $\begin{array}{lll} \mbox{Where} & \mbox{V1} = \mbox{Analog Input Voltage Being Measured} \\ & \mbox{C}_{H} = \mbox{External Ramp Capacitor} \\ & \mbox{I}_{R} = \frac{V_{CC} - V_{REF}}{R_{REF}} \end{array}$

In actual use the errors due to a nonideal A/D converter can be minimized by using a microprocessor to make the calculations. (See *Figures 5* through *8*.)

Channel Selection							
Input Address Line		Selected					
A2	A1	A0	Analog Input				
0	0	0	Ground				
0	0	1	11				
0	1	0	12				
0	1	1	13				
1	0	0	14				
1	0	1	15				
1	1	0	16				
1	1	1	V _{REF}				







Typical Applications

Application Suggestions and Formulas

- 1. The capacitor node impedance is approximately 30 $\mu\Omega$ and should have no parallel resistance for proper operation.
- 2. t_R when V_{IN} = 0V will be finite (i.e., the comparator will always toggle for V_{IN} \geq 0V).
- 3. The ramp stop output is open collector, and an external pull-up resistor is required.
- 4. All digital inputs and outputs are TTL compatible.
- 5. For proper operation, timing commences on the 0 to 1 transition of ramp start and terminates on the 1 to 0 transition of ramp stop.

$$\begin{aligned} \text{6. } t_{\text{A}} &\geq \frac{C_{\text{H}}}{150 \; \mu \text{A} - I_{\text{R}}} \times \text{V}_{\text{REF}} \text{ (See Figure 1)} \\ \text{7. } t_{\text{R}} \text{ (ramp time)} &= \frac{C_{\text{H}}}{I_{\text{R}} \times \text{V}_{\text{IN}}}, \\ t_{\text{R}}|_{\text{max}} &= \frac{C_{\text{H}}}{I_{\text{R}}} \times \text{V}_{\text{REF}} \text{ (See Figure 1)} \end{aligned}$$

8. I_R =
$$\frac{V_{CC} - V_{RE}}{D}$$

RREF

- 9. $2V \leq V_{\text{REF}} \leq (V_{\text{CC}} 2V)$
- 10. Address lines A0, A1, A2 must be stable throughout the sampling interval, $t_{\text{A}}\text{.}$
- 11. Pin 6 (R_{REF}) should be bypassed to ground via a 0.02 μF capacitor.

Microprocessor Considerations

Several alternatives exist from a hardware/software standpoint in microprocessor based systems using the μ A9708.

- The ramp time measurement may be implemented in software using a register increment, followed by a branch back depending on the status of the ramp stop.
- Alternately, the ramp stop may be tied into the interrupt structure in systems containing a programmable binary timer. This scheme has the following advantages:
 - a. The CPU is not committed during the ramp time interval.
 - b. It requires only 4 bits of an I/O port for control signals.
- The auto-zero/auto-full-scale (See Figures 5-8) should use double precision, rounded (as opposed to truncated) arithmatics. Several points are worth noting:
 - a. The subtractions are single op code instructions.
 - b. The full scale correction uses a multiply by 256 and can be accomplished by a shift left 8 bits (usually one instruction) or placing (N N_Z) in the MSB register and setting the LSB register to zero, for the double precision divide.
 - c. The divisor (N_{F.S.} N_Z) of the MSB register will always be zero.
- These schemes have the following advantages:
 - a. No access to the data bus or address bus is required, by the A/D system.
 - b. 4 I/O bits completely support the A/D system.
 - c. Since auto full scale/auto zero are implemented in software and long term drift (aging) effects are eliminated.
 - d. Software overhead is minimal (typically 30 bytes).
 - e. Where ratiometric operation is permissible, the 4 external components may be $\pm 5\%$ tolerance, including the power supply.



Note: ΔV₁ = (Applied Force) and can be Linearized (if necessary) in Software. FIGURE 9. Ratiometric Strain Gage Sensore/Controller TL/H/10409-11


Applications

Beverage Brewers/Dispensers Chemical Solution Control Automatic Liquid Mixing Control



FIGURE 10



Section 4 Digital-to-Analog Converters



Section 4 Contents

Digital-to-Analog Converters Definition of Terms	4-3
Digital-to-Analog Converters Selection Guide	4-4
DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Pallette	4-6
DAC0800/DAC0801/DAC0802 8-Bit D/A Converters	4-21
DAC0808/DAC0807/DAC0806 8-Bit D/A Converters	4-30
DAC0830/DAC0831/DAC0832 8-Bit µP Compatible Double-Buffered D/A Converters	4-38
DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008 μP Compatible,	
Double-Buffered D/A Converters	4-56
DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converters	4-79
DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converters	4-79
DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232 12-Bit µP Compatible	
Double-Buffered D/A Converters	4-89
DAC1218/DAC1219 12-Bit Multiplying D/A Converters	4-104
DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converters with Reference	4-115
DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converters	4-124

National Semiconductor

Definition of Terms D/A Converters

Conversion Time: The time required for a complete measurement by an analog-to-digital converter.

DC Common-Mode Error: This specification applies to ADCs with differential inputs. It is the change in the output code that occurs when the analog voltages on the two inputs are changed by an equal amount. It is expressed in LSBs.

Differential Nonlinearity: Ideally, any two adjacent digital codes correspond to measured analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step. For example, a DAC with a 1.5 LSB output change for a 1 LSB digital code change exhibits ½ LSB differential non-linearity. Differential non-linearity may be expressed in fractional bits or as a percentage of full scale. A differential non-linearity greater than 1 LSB will lead to a non-monotonic transfer function in a DAC and missing codes in an ADC.

Gain Error (Full Scale Error): For an ADC, the difference (usually expressed in LSBs) between the input voltage that should ideally produce a full scale output code and the actual input voltage that produces that code. For DACs, it is the difference between the output voltage (or current) with full scale input code and the ideal voltage (or current) that should exist with a full scale input code.

Gain Temperature Coefficient (Full Scale Temperature Coefficient): Change in gain error divided by change in temperature. Usually expressed in parts per million per degree Celsius (ppm/°C).

Integral Nonlinearity (Linearity Error): Worst case deviation from the line between the endpoints (zero and full scale). Can be expressed as a percentage of full scale or in fractions of an LSB.

LSB (Least-Significant Bit): In a binary coded system this is the bit that carries the smallest value or weight. Its value is the full scale voltage (or current) divided by 2ⁿ, where n is the resolution of the converter.

Monotonicity: A monotonic function has a slope whose sign does not change. A monotonic DAC has an output that changes in the same direction (or remains constant) for each increase in the input code. The converse is true for decreasing codes.

MSB (Most Significant Bit): In a binary coded system this is the bit that has the largest value or weight. Its value is one half of full scale.

Multiplying DAC: In a sense, every DAC is a multiplying DAC since the output voltage (or current) is equal to the reference voltage times a constant determined by the digital input code divided by 2ⁿ (n is the number of bits of resolution). In a two quadrant multiplying DAC the reference voltage or the digital input code can change the output voltage polarity. If both the reference voltage polarity, four quadrant multiplication exists.

Offset Error (Zero Error): In a DAC, this is the output voltage that exists when the input digital code is set to give an ideal output of zero volts. In the case of an ADC, this is the difference between the ideal input voltage ($\frac{1}{2}$ LSB) and the actual input voltage that is needed to make the transition from zero to 1 LSB. All the digital codes in the transfer curve are offset by the same value. Many converters allow nulling of offset with an external potentiometer. Offset error is usually expressed in LSBs.

Power Supply Rejection (Power Supply Sensitivity): The sensitivity of a converter to changes in the dc power supply voltages.

Quantizing Error: The error inherent in all A/D conversions. Since even an "ideal" converter has finite resolution, any analog voltage that falls between two adjacent output codes will result in an output code that is inaccurate by up to $\frac{1}{2}$ LSB.

Ratiometric Operation: Many A/D applications require a stable and accurate reference voltage against which the input voltage is compared. This approach results in an **absolute conversion**. Some applications, however, use transducers or other signal sources whose output voltages are proportional to some external reference. In these **ratiometric** applications, the reference for the signal source should be connected to the reference input of the converter. Thus, any variations in the source reference voltage will also change the converter reference voltage and produce an accurate conversion.

Resolution: The smallest analog increment corresponding to a 1 LSB converter code change. For converters, resolution is normally expressed in bits, where the number of analog levels is equal to 2^n . As an example, a 12-bit converter divides the analog signal into $2^{12} = 4096$ discrete voltage (or current) levels.

Settling Time: The time from a change in input code until a DAC's output signal remains within $\pm \frac{1}{2}$ LSB (or some other specified tolerance) of the final value.

National Semiconductor

D/A Converter Selection Guide

D/A Converter Selection Guide

Part No	Resolution (Bits)	Linearity @ 25°C	Settling Time	Supplies	Temperature Range*		Temperature Range*		Package	Comments
	(5/(3)	% (Max)	(+1/2 LSB)	(*)	М	1	С			
DAC0631	6	0.78	28	5			•	28-Pin DIP 44-Pin PCC	Triple 35 MHz Video DAC	
DAC0631-40	6	0.78	25	5			•	28-Pin DIP 44-Pin PCC	Triple 40 MHz Video DAC	
DAC0630	6	0.78	20	5			•	28-Pin DIP 44-Pin PCC	Triple 50 MHz Video DAC	
ADC0852	8	0.19		5		•	•	8-Pin DIP	DAC, Comparator, Serial Input	
ADC0854	8	0.19		5		•	•	14-Pin DIP	DAC, Comparator, Serial Input	
DAC0800	8	0.19	100 ns	±5 to ±15	•		•	16-Pin DIP 16-Pin S.O.	High-Speed Multiplying	
DAC0801	8	0.39	100 ns	±5 to ±15	•		•	16-Pin DIP 16-Pin S.O.	High-Speed Multiplying	
DAC0802	8	0.10	100 ns	±5 to ±15	•		•	16-Pin DIP 16-Pin S.O.	High-Speed Multiplying	
DAC0806	8	0.78	150 ns	± 5 to ± 15			•	16-Pin DIP 16-Pin S.O.	Multiplying	
DAC0807	8	0.39	150 ns	± 5 to ± 15			•	16-Pin DIP 16-Pin S.O.	Multiplying	
DAC0808	8	0.19	150 ns	±5 to ±15	•		•	16-Pin DIP 16-Pin S.O.	Multiplying	
DAC0830	8	0.05	1 μs	5 to 15	•	•	•	20-Pin DIP 20-Pin S.O. 20-Pin PCC	μP Compatible 4-Quadrant Multiplying	
DAC0831	8	0.10	1 μs	5 to 15			•	20-Pin DIP	μP Compatible 4-Quadrant Multiplying	
DAC0832	8	0.20	1 μs	5 to 15		•	•	20-Pin DIP 20-Pin S.O. 20-Pin PCC	μΡ Compatible 4-Quadrant Multiplying	
DAC1000	10	0.05	500 ns	5 to 15	•	•	•	24-Pin DIP	μP Compatible Double Buffered	
DAC1001	10	0.1	500 ns	5 to 15			•	24-Pin DIP	μP Compatible Double Buffered	
DAC1002	10	0.2	500 ns	5 to 15	•	•	•	24-Pin DIP	μP Compatible Double Buffered	
DAC1006	10	0.05	500 ns	5 to 15	•	•	•	20-Pin DIP	μP Compatible Double Buffered	
DAC1007	10	0.1	500 ns	5 to 15		•	•	20-Pin DIP	μP Compatible Double Buffered	
DAC1008	10	0.2	500 ns	5 to 15	•	•	•	20-Pin DIP	μP Compatible Double Buffered	

D/A Converter Selection Guide (Continued)											
Part	Resolution	Linearity @ 25°C	Settling Time	Supplies	Temperature Range*		Package	Comments			
NO.	(DIIS)	% (Max)	(+1⁄₂ LSB)	(•)	м	I	С	_			
DAC1020	10	0.05	500 ns	5 to 15	•	•	•	16-Pin DIP	4-Quadrant Multiplying		
DAC1021	10	0.1	500 ns	5 to 15	•	•	•	16-Pin DIP	4-Quadrant Multiplying		
DAC1022	10	0.2	500 ns	5 to 15	•	•	•	16-Pin DIP	4-Quadrant Multiplying		
DAC1208	12	0.012	1 μs	5 to 15		•	•	24-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1209	12	0.024	1 μs	5 to 15		•	•	24-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1210	12	0.05	1 μs	5 to 15		•	•	24-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1218	12	0.012	1 μs	5 to 15		•	0	18-Pin DIP	4-Quadrant Multiplying		
DAC1219	12	0.024	1 μs	5 to 15	0 0		•	18-Pin DIP	4-Quadrant Multiplying		
DAC1220	12	0.05	500 ns	5 to 15	•	•	•	18-Pin DIP	4-Quadrant Multiplying		
DAC1221	12	0.1	500 ns	5 to 15			0	18-Pin DIP	4-Quadrant Multiplying		
DAC1222	12	0.2	500 ns	5 to 15	•	0	•	18-Pin DIP	4-Quadrant Multiplying		
DAC1230	12	0.012	1 μs	5 to 15		•	•	20-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1231	12	0.024	1 μs	5 to 15		•	•	20-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1232	12	0.05	1 μs	5 to 15		•	0	20-Pin DIP	μP Compatible 4-Quadrant Multiplying		
DAC1265A	12	0.006	200 ns	±15	•		•	24-Pin DIP	High-Speed		
DAC1265	12	0.012	200 ns	±15	•		•	24-Pin DIP	High-Speed		
DAC1266A	12	0.006	200 ns	±12 to ±15	•		•	24-Pin DIP	High-Speed		
DAC1266	12	0.012	200 ns	± 12 to ± 15	•		•	24-Pin DIP	High-Speed		

D/A Converter Selection Guide

*Ambient temperature range for "M" is -55°C to +125°C, "I" is -25°C to +85°C or -40°C to +85°C, "C" 0°C to +70°C.

National Semiconductor

DAC0630/DAC0631 Triple 6-Bit Video DAC with Color Palette

General Description

The DAC0630 and DAC0631 are monolithic triple 6-bit video digital-to-analog converters with on-chip 256 x 18 bit color palettes and are intended for graphics applications. The color palette makes possible the display of 256 colors selected from a total of 256K possible colors through the internal 6-bit video DACs. The DACs are capable of driving 75 Ω or 37.5 Ω loads to normal video levels at pixel rates of 50 MHz (DAC0630) and 35 MHz (DAC0631). The DAC0630 and DAC0631 provide a bi-directional microprocessor interface with TTL compatible inputs. The DAC0630 and DAC0631 are pin- and functionally-compatible with the Inmos IMS G171-50 and IMS G171-35.

Features

- Pixel rates of 50 MHz (DAC0630) and 35 MHz (DAC0631)
- 256 x 18 bit color palette
- 256K possible colors
- Color palette read-back
- Three internal 6-bit DACs
- Directly drives (75Ω) video cable
- RGB analog output
- Composite blank
- Single +5V supply
- Low power, high performance CMOS/bipolar processing
- TTL compatible inputs
- Full asynchronous µP interface
- 28-pin package



Block and Connection Diagrams

Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Positive Supply Voltage (V+)	GND - 0.3V to 7V
Voltage at Logic Inputs (Note 3)	GND - 0.5V to V+ + 0.5V
Voltage at Analog Pins 1-4 (Note 3)	GND - 0.5V to V+ + 0.5V
Analog Output Current, Pins 1-3	45 mA
Reference Current, Pin 4	15 mA
DC Digital Output Current (Note 4)	25 mA

Power Dissipation (Note 5)	1.0W
ESD Susceptability (Note 6)	2000V
Soldering Information	
D Package (10 sec)	300°C
N Package (10 sec)	260°C
Storage Temperature	-65°C to 150°C

Operating Ratings (Notes 1 & 2)

Temperature Range	
$T_{MIN} \le T_A \le T_{MAX}$	$0^{\circ}C \le T_{A} \le + 70^{\circ}C$
Positive Supply Voltage	4.5 to 5.5V

AC and DC Electrical Characteristics

The following specifications apply for $V^+ = +5V$, unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = 25^{\circ}C$.

					i		
Symbol	I Parameter		Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units
IREF	Reference Current	Minimum			3		mÁ
		Maximum			- 10		mA
I _{AVE}	Maximum Average Supply Current	DAC0630 DAC0631	$\begin{array}{l} P_{CLK} = 50 \; MHz \\ P_{CLK} = 35 \; MHz \\ I_{REF} = 10 \; mA \\ Digital Outputs Unloaded \end{array}$		160 150		mA mA
V _{REFmin}	Minimum Reference Voltage at I _{REF} Pin		V ⁺ = 4.5V I _{REF} = 8.88 mA		V+ - 3		v
IIN	Maximum Digital Input Current (Pins 5–13, 15, 16, 25–27)		$\begin{array}{l} V^+ = 5.5V \\ GND \leq V_{IN} \leq V^+ \end{array}$		± 10		μΑ
loz	Maximum Tri-State Digital Output Current (Pins 17–24)		$V^+ = 5.5V$ GND $\leq V_{IN} \leq V^+$		± 50		μA
V _{OH}	Minimum Logic "1" Ou Voltage	utput	$V^+ = 4.5V, I_0 = -5 \text{ mA}$		2.4		v
V _{OL}	Maximum Logic "0" Output Voltage		$V^+ = 4.5V, I_0 = +5 \text{ mA}$		0.4		v
VIH	Minimum Logic "1" Inj	out Voltage	$4.5V \le V^+ \le 5.5V$		2		v
VIL	Maximum Logic "0" In	put Voltage	$4.5V \le V^+ \le 5.5V$		0.8		v
	DAC Resolution				6		Bits
V _{OUT}	Minimum Output Volta Compliance (Pins 1–3	ge)	$I_{OUT} \le 10 \text{ mA}$	×	1.5		v

AC and DC Electrical Characteristics (Continued) The following specifications apply for $V^+ = +5V$, unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = 25^{\circ}$ C.

					DAC0630 DAC0631			
Symbol	Paramete	er .	Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units	
lout	Maximum Output Curre	ent N	$V_{OUT} \le 1V$		21		mA	
	Full-Scale Gain Error (Note 10)	·	$\begin{aligned} Z_{L} &= 75\Omega + 30 \text{ pF} \\ I_{REF} &= 4.44 \text{ mA} \\ Z_{L} &= 37.5\Omega + 30 \text{ pF} \\ I_{REF} &= 8.88 \text{ mA} \end{aligned}$		-8, +2 -14, -4		%	
	DAC-to-DAC Mismatch	ו	$Z_{L} = 75\Omega + 30 \text{ pF}$ $I_{REF} = 4.44 \text{ mA}$ (See Note 11)		±2		%	
	Integral Non-Linearity (Note 12)		$Z_{L} = 75\Omega + 30 \text{ pF}$ $I_{\text{REF}} = 4.44 \text{ mA}$		±0.5		LSB	
^t ON	Rise Time (Note 13)		$Z_{L} = 75\Omega + 30 \text{ pF}$ $I_{\text{REF}} = 4.44 \text{ mA}$			8	ns	
	Maximum Full-Scale Settling Time	DAC0630 DAC0631	$Z_L = 75\Omega + 30 \text{ pF}$ $I_{\text{REF}} = 4.44 \text{ mA}$ (See Note 14)	ŗ		20 28	ns ns	
	Maximum Glitch Energ	у	$Z_L = 75\Omega + 30 \text{ pF}$ $I_{\text{REF}} = 4.44 \text{ mA}$ (See Note 15)	±200		±400	pV-sec	
C _{IN}	Digital Input Capacitance (Pins 5–13, 15, 16, 25–27)			7			pF	
C _{OUT}	Digital Output Capacita 17–24)	ance (Pins	$\overline{RD} = LogicHigh$	7			pF	
C _{OUTA}	Analog Output Capacit (Pins 1–3)	ance	BLANK = Logic Low	10			pF	
VOUTBLANK	Maximum Blanking Output Voltage Unadjusted Output Offset Error		$\label{eq:BLANK} \begin{array}{l} \overline{\text{BLANK}} = \text{Logic Low} \\ Z_{\text{L}} = 75\Omega + 30 \ \text{pF} \\ I_{\text{REF}} = 4.44 \ \text{mA} \end{array}$		±0.5		LSB	
			$\begin{array}{l} \hline \text{BLANK} = \text{Logic High} \\ \text{Z}_{\text{L}} = 75\Omega + 30 \text{ pF} \\ \text{I}_{\text{REF}} = 4.44 \text{ mA} \end{array}$		± 0.5		LSB	
	Clock Feedthrough (Note 16)	DAC0630D DAC0631D DAC0631N	$\begin{array}{l} {P_{CLK}} = 50 \; \text{MHz} \\ {P_{CLK}} = 35 \; \text{MHz} \\ {P_{CLK}} = 35 \; \text{MHz} \\ {Z_L} = 75\Omega + 30 \; \text{pF} \\ {I_{REF}} = 4.44 \; \text{mA} \end{array}$			-30 -35 -30	dB dB dB	
PSS	Power Supply Sensitivity		$\begin{array}{l} 4.5V \leq V^+ \leq 5.5V \\ I_{OUT} = \mbox{Full Scale} \\ Z_L = 75\Omega + 30\mbox{ pF} \\ I_{REF} = 4.44\mbox{ mA} \end{array}$		6		%/V	

AC I	Electrical Cha o T _{MAX} ; all other limits	T _A = 25°C.	tics The foll Design Limits a	owing spec pply for 4.	cifications a $5V \le V^+ \le$	apply for V+ 5.5V.	= +5V. E	Boldface li	mits apply f	for
					DAC063	0	DAC0631			
Symbol	Paramete	er	Conditions	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units
^t снсн	Minimum PCLK Perio	d			20	20		28	28	ns
Δt _{CHCH}	Maximum PCLK Jitter	r	(Note 17)	±2.5			±2.5			%
t _{CLCH}	Minimum PCLK Width	Low			6	6		9	9	ns
tCHCL	Minimum PCLK Width	n High			6	6		7	7	ns
t _{PVCH}	Minimum Pixel Word	Setup Time	(Note 18)		4	4		4	4	ns
t _{CHPX}	Minimum Pixel Word	Hold Time	(Note 18)		4	4		4	4	ns
^t BVCH	Minimum BLANK Set	up Time	(Note 18)		4	4		4	4	ns
t _{CHBX}	Minimum BLANK Hol	d Time	(Note 18)		4	4		4	4	ns
t _{CHAV}	PCLK to Valid DAC	Minimum	(Note 19)		5	5		5	5	ns
	Output	Maximum			30	30		30	30	
Δt _{CHAV}	Maximum Differential Delay	Output	(Note 20)	1			1			ns
twLwH	Minimum WR Pulse V	Vidth Low			50	50		50	50	ns
t _{RLRH}	Minimum RD Pulse W	idth Low			50	50		50	50	ns
tsvwL	Minimum Register Se Time	lect Setup	(Write Cycle)		10	10		15	15	ns
^t SVRL	Minimum Register Se Time	lect Setup	(Read Cycle)		10	10		15	15	ns
twLSX	Minimum Register Se Time	lect Hold	(Write Cycle)		10	10		15	15	ns
t _{RLSX}	Minimum Register Se Time	lect Hold	(Read Cycle)		10	10		15	15	ns
t _{DVWH}	Minimum WR Data Se	etup Time			10	10		15	15	ns
t _{WHDX}	Minimum WR Data H	old Time			10	10		15	15	ns
t _{RLQX}	Minimum Output Turr	n-On Delay			5	5		5	5	ns
t _{RLQV}	Maximum RD Enable Time	Access			40	40		40	40	ns
t _{RHQX}	Minimum Output Hold	d Time			5	5		5	5	ns
t _{RHQZ}	Maximum Output Tur	n-Off Delay	(Note 21)		20	20		20	20	ns
twhwL1	Minimum Successive Interval	Write			3(t _{CHCH)}	3(t _{CHCH)}		3(t _{CHCH)}	3(tchch)	
twhrl1	Minimum WR followe Interval	d by Read			3(t _{CHCH)}	3(t _{CHCH)}		З _(^tCHCH)	3(t _{CHCH)}	
t _{RHRL1}	Minimum Successive Interval	Read			3(t _{CHCH)}	3(tchch)		3(t _{CHCH})	3(tchch)	
t _{RHWL1}	Minimum RD followed	d by Write			3(t _{CHCH)}	3(tCHCH)		З(t _{CHCH)}	3(tchch)	
twHWL2	Minimum WR after Co	olor Write	(Note 22)		3(t _{CHCH)}	3(tchch)		3(t _{CHCH})	3(tchch)	

DAC0630/DAC0631

AC Electrical Characteristics (Continued) The following specifications apply for $V^+ = +5V$. Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = 25^{\circ}C$. Design Limits apply for $4.5V \le V^+ \le 5.5V$.

		Conditions	DAC0630 DAC0					1	
Symbol	Parameter		Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typical (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units
t _{WHRL2}	Minimum RD after Color Write	(Note 22)		3(t _{CHCH})	3(tchch)		3(t _{CHCH)}	3(tCHCH)	
t _{RHRL2}	Minimum RD after Color Read	(Note 22)		6(t _{CHCH})	6(t _{CHCH)}		6(t _{CHCH})	6(t _{CHCH)}	
t _{RHWL2}	Minimum WR after Color Read	(Note 22)		6(t _{CHCH})	6(tchch)		6(t _{CHCH)}	6(tCHCH)	
twhrl3	Minimum RD after Read Address Write	(Note 22)		6(t _{CHCH)}	6(t _{CHCH)}		6(t _{CHCH)}	6(^t CHCH)	
	Maximum Write/Read Enable Transition Time				50			50	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings.

Note 2: All voltages are measured with respect to ground, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supply rails (V_{IN} < GND or V_{IN} > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The sum of the currents at all pins that are driven beyond the power supply voltages should not exceed 20 mA.

Note 4: One output at any time. The maximum time for this output level is one second.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical thermal resistance (θ_{JA}) of the DAC0630/0631CCD when board mounted is 40°C/W. The typical thermal resistance for the DAC0630/631CCN when board mounted is 85°C/W.

Note 6: Human body model, 100 pF discharged through a 1.5 k $\!\Omega$ resistor.

Note 7: Typicals are at 25°C and represent most likely parametric norm.

Note 8: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 9: Design limits are guaranteed to National's AOQL (Average Outgoing Quality Level) but not 100% tested.

Note 10: Full-Scale Gain Error is defined as $\{[(F.S. |_{OUT})R_L - 2.1(|_{REF})R_L]/[2.1(|_{REF})R_L]\}$ 100%. $V_{BLACK LEVEL} = 0V.$

Note 11: The listed value is relative to the midpoint of the full-scale distribution of the internal three DACs.

Note 12: Zero and full-scale adjusted linearity error = $[V_{out}-V_{offset}-(D \times V_{LSB})]/V_{LSB}$, $V_{LSB} = (Vfull scale-Voffset)/63$.

Note 13: The rise time is measured from 10% to 90% of the full scale transition.

Note 14: The output signal's settling time is measured from a 2% change at the transition's initial value until it has settled to within 2% of the final value, excluding clock feedthrough.

Note 15: This value is determined using triangle approximation: glitch energy = (area of positive transient)-(area of negative transient).

Note 16: The value shown is the ratio of the RMS value of any PCLK signal on the analog outputs to the full-scale output voltage (700 mV).

Note 17: This parameter is the allowed variation in the pixel clock frequency. It does not permit the pixel clock period to vary below the minimum value for pixel clock (t_{CHCH}) period specified above.

Note 18: It is necessary that the color palette's pixel address be a valid logic level with the appropriate setup and hold times at each rising edge of P_{CLK} (this requirement includes the blanking period).

Note 19: A valid analog output is defined as the 50% point between successive values. This parameter is stable with time but can vary between different devices and may vary with different dc operating conditions.

Note 20: This applies to different analog outputs on the same device.

Note 21: Measured at \pm 200 mV from initial steady state output voltage.

Note 22: This parameter allows synchronization between operations on the microprocessor interface and the pixel stream being processed by the color palette.



4-11

L









Connection Diagram





Top View

Pin Descriptions

- RED (1), GREEN (2), BLUE (3) These are the analog output pins of the 6-bit DACs. The output currents from these pins flow through the terminating resistors and develop the RGB (red, green and blue) voltages that drive the monitor. Each DAC is composed of 63 current sources. The output of each of these current sources is summed together according to the applied 6-bit binary value.
- IREF (4) This is the Reference Current input. The current forced out of this pin to ground determines the current sourced by each of the 63 current sources in each of the three 6-bit DACs. Each current source produces 1/30 of I_{REF} when activated by the 6-bit digital input code.
- P₀-P₇ (5-12) These are the high-speed Pixel Address inputs. This byte-wide information is latched and masked by the Pixel Mask Register. The resulting value is used as an address of a location in the Color Palette RAM.

 PCLK (13)
 The high-speed Pixel Clock signal is applied to this pin. The rising edge controls the latching of the Pixel Address and Blanking inputs. It also controls the progress of these values through the three stage pipeline of the Color Palette and through the DACs to the outputs.

 GND (14)
 This is the ground power supply connections

- This is the ground power supply connection.
- **RD** (15) This is the active low Read bus control signal. When active, any information present on the internal data bus is available on the Data I/O lines, D₀-D₇.
- **BLANK (16)** This is an active low signal that forces the DAC's outputs to zero. When <u>BLANK</u> is asserted a video monitor's screen becomes black and the DACs ignore any output values from the Color Palette. However, the Color Palette can still be updated through D₀-D₇.
- D₀−D₇ (17−24) These are the bidirectional Data I/O lines used by the host microprocessor to write information (using the active low WR) into and read information (using the active low RD) from the DAC0630 and DAC0631's internal registers (Pixel Address register, Color Value register, and Pixel Mask register).

During the write cycle, the rising edge of $\overline{\rm WR}$ latches the data into the selected register.

The rising edge of $\overline{\text{RD}}$ determines the end of the read cycle.

With $\overline{\text{RD}}$ and $\overline{\text{WR}}$ equal to a logic high, the Data I/O lines will no longer contain information from the selected register and will go into a tristate mode.

- WR (25) This is the active low Write signal. It controls the timing of the write operations on the microprocessor interface inputs, D₀-D₇. When active, any information present on the external data bus is available to the Data I/O lines, D₀-D₇.
- RS0, RS1
 These are the Register Select lines which control the selection of one of the three internal registers. These two lines are sampled during the falling edges of the enable signals (RD or WR). See Functional Description for more information regarding the internal registers.
- V⁺ (28) This is the positive supply pin. It is normally connected to +5 Vdc and by-passed with a 10 μF tantalum capacitor and a 0.1 μF chip capacitor.

Functional Description

The DAC0630 (or DAC0631) forms the output stage for high resolution raster scan RGB video systems. It contains a Color Palette with 256 memory locations that are 18 bits wide. The color palette's output is connected to three high speed current output 6-bit video DACs. The devices use on-board registers to interface easily with microprocessors.

MICROPROCESSOR INTERFACE

The DAC0630 and DAC0631's microprocessor interface consists of three internal registers; Pixel Address register, Color Value register, and Pixel Mask register. These are individually accessed by register select signals, RS_0 and RS_1 . The following table defines which of the three internal registers is selected by each of the four combinations of logic states of RS_0 and RS_1 .

RS ₀	RS ₁	Register
0	0	Pixel Address (Write Mode)
1	1	Pixel Address (Read Mode)
1	0	Color Value
0	1	Pixel Mask

The contents of the color palette can be accessed through the Color Value and Pixel Address registers.

All of the operations on the microprocessor interface can take place asynchronously to the pixel information currently being processed by the Color Palette.

The **Pixel Address** register is a byte-wide latch that receives and latches address information applied to pins 17–24. It can be used in either the Read and Write mode depending on the logic state of RS₀ and RS₁. With RS₀ = RS₁ = 0 (register select = 0,0), the Pixel address register is in the **write** mode. Two events normally precede *writing* one or more new color definitions to the color palette. The first is the specification of a color palette address. Second, the Color Value register must be loaded with a color definition. The sequence of data transfer is 1) the desired color palette address (this address is stored in the Pixel Address register) and 2) the color color in the register and blue. Refer to *Figures 11* and *12*.

When $RS_0 = RS_1 = 1$ (register select = 1,1), the Pixel Address register is in the **read** mode. Once again, two events take place and normally precede *reading* one or more color definitions in the color palette. The first action is to specify an address within the color palette. The second is to load the Color Value register with the contents of the color palette location whose address is stored in the Pixel Address Register. The color definition data transfer sequence is red, green and blue. Refer to *Figures 10, 13* and *14.*

The **Color Value** register is an internal 18-bit wide register used as a buffer between the microprocessor interface and the color palette. It is accessed by setting $RS_0 = 1$ and $RS_1 = 0$. A color definition can be read from or written to this register by a sequence of three byte-wide transfers to this register address. When a byte is written to this register address. When a byte is written to this register, only the least significant six bits (D_0-D_5) contain color information. When a byte is read from this register address, only the six least significant bits contain information—the most significant two bits are set to zero. Refer to *Figures 10–14*. After the write sequence is completed, the Color Value register's contents are written to the specified color palette address.

dress stored in the Pixel Address register. Finally, the Pixel

Address register is automatically incremented.

It is possible to read the color definitions stored in the DAC's color palette. After setting RS_0 and RS_1 equal to 1, the desired color palette address is stored in the Pixel Address register. The color definition (18-bits) in the desired color palette location is then automatically transferred to the Color Value register and the Pixel Address is auto-incremented. With successive read cycles, the color definitions pointed to by the incremented address are transferred to the color value register. Refer to *Figure 13.*

The **Pixel Mask** register is a byte-wide latch. by setting $RS_0 = 0$ and $RS_1 = 1$, the Pixel Mask register can be accessed by the microprocessor interface, D_0-D_7 . This register is used to mask selected bits of the pixel address values applied to the Pixel Address inputs (P_0-P_7). A "1" in any location in the Pixel Mask register leaves the corresponding bit in the pixel address unchanged. A "0" will reset the corresponding bit to zero. The operation of the Pixel Mask register does not affect the address of the color definition when the microprocessor accesses the color palette. The masking operation makes it possible to alter the displayed colors without altering the contents of external video memory or the DAC0630/631's color palette.

WRITING TO THE COLOR PALETTE

A new color definition can be stored in the color palette by first specifying the initial address while in *write* mode $(RS_0 = RS_1 = \overline{WR} = 0)$. This address is stored in the Pixel Address register. The initial address is followed by the red, green and blue color definition data $(RS_0 = 1, RS_1 = WR = 0)$. These three six-bit values are collected together in the Color Value register for a total of 18 bits. The internal logic then transfers this new color definition to the location pointed to by the address stored in the Pixel Address register. As soon as this transfer is completed, the Pixel Address register locations to be updated without the microprocessor specifying each address. All that is necessary is to continue address. Refer to *Figures 11* and *12*.

Attempting to update the color palette when BLANK is not asserted results in the data from the Color Value register taking precedence over the DAC0630 and DAC0631's bit mapping operation. The output of the three 6-bit DACs will be based on the color definition from the memory location specified by the pixel address register and not the address found on P_0-P_7 . This conflict results in the DAC's generating unexpected output levels. This can last as long as two P_{CLK} periods.

READING FROM THE COLOR PALETTE

To read a location in the color palette an address is sent on the Data I/O lines (D_O-D_7) while in read mode $(RS_O=RS_1=1,\overline{WR}=0)$ and stored in the Pixel Address register. The color definition in the specified color palette location is then transferred to the Color Value register and the Pixel Address register is auto-incremented. The color definition can now be retrieved with three sequential read operations $(RS_O=1,RS_1=\overline{RD}=0)$. The first byte placed on the Data I/O lines contains the red value. The next is green, and the last is blue. The two most significant bits are set to zero in each case. Once again, the Pixel Address register is auto-incremented, and consecutive color palette locations can be read simply by specifying the beginning address and reading the color palette one or more times. Refer to *Figures 10, 13* and *14*.

Functional Description (Continued)

If the Pixel address register is ever updated during a read or write operation, the current data sequence is terminated and a new read or write operation is initialized.

VIDEO PATH

The video path consists of the Pixel Latch and Mask (inputs P_0-P_7), color palette (256 x 18-bit wide RAM), 18-bit wide bus, and an 18-bit wide latch on the inputs of the three 6-bit high-speed video DACs. The video path uses a three clock cycle (P_{CLK}) pipeline for the pixel address and BLANK inputs. These signals are latched on the rising edge of P_{CLK} . At each rising edge of P_{CLK} , the Color Palette address applied to P_0-P_7 is stored in the Pixel Latch and defines a location in the Color Palette. The color definition in that location is then transferred to the three 6-bit DAC input latches.

ANALOG OUTPUTS

The analog outputs are designed to drive 75Ω loads with I_{REF} set to 4.44 mA or 37.5Ω loads with I_{REF} set to 8.88 mA. For both loads the peak-white amplitude is 0.7V. The analog outputs can be set to zero by using the \overline{BLANK} input. This is an active low signal that forces the analog outputs to ground by placing all zeros on the DACs' inputs. The color definition selected by the pixel address is ignored.

The DAC0630/631's DACs use switched current sources that are summed together, thus generating the output current. Each 6-bit DAC consists of 63 current sources, each of which has a magnitude of I_{REF} /30. The digital input code determines the number of current sources that are active and contributing to the total output current. This output current, in conjunction with a termination resistance connected between each DAC output and ground, sets the full-scale magnitude of the output voltage as determined by

 $V_{PEAK WHITE} = 2.1(I_{REF})R_L$ $V_{BLACK LEVEL} = 0V$

Application Hints

POWER SUPPLY

The DAC0630 and DAC0631 draw large transient currents from the power supply. To ensure proper operation it is necessary to utilize standard high frequency board layout and power supply distribution techniques.

The transient currents drawn by the DAC0630 and DAC0631 dictate that the ac impedance at the supply pins must be kept to a minimum. This is accomplished by using the recommended decoupling capacitors, C1 and C2, as shown in *Figure 15.* These capacitors must have leads that are as short as possible. High frequency decoupling is accomplished with a 0.1 μ F chip capacitor, C1. A bead tantalum, between 10 μ F to 47 μ F, should be used for C2.

Differential ground noise can be created when a voltage difference appears between pin 14 and the ground of the digital devices driving the DAC0630 or DAC0631. This voltage difference is caused by series impedance in the ground path and the current transients drawn by the DAC0630 or DAC0631. The differential ground noise can be minimized by using large, low inductance ground paths between the digital devices that drive the DAC0630 or DAC0631 and pin 14. Therefore, a ground plane layout is recommended.

ANALOG OUTPUT-LINE DRIVING

The connection between the DAC's outputs and the RGB inputs of the video monitor it is driving should be viewed as a transmission line. Impedance changes along this line will result in the reflection of part of the video signal back to the DAC's outputs. These reflections may result in a degradation of the picture quality displayed on the monitor.

To ensure good signal fidelity, RF techniques should be observed. Any traces connecting the DAC0630 or DAC0631 to an on-board connector should form a transmission line of 75Ω impedance. However, the need to ensure that the connecting traces form a transmission line can be eliminated by placing the DAC's output termination resistors at the output connector instead of the DAC's output pins.

The coaxial cable that connects the DAC's outputs to a video monitor should have a characteristic impedance of 75Ω . Connectors on the coaxial line can cause impedance change. Any connectors used with the coaxial cable should match its characteristic impedance.

There are four different methods of terminating the DAC outputs:

1) Single termination at the DAC (75 Ω)

2) Single termination at the destination (75Ω)

3) Double termination (37.5 Ω)

4) Buffered signal

1) Single termination at the source involves placing a single termination resistor at each DAC output of the DAC0630 and DAC0631 (or at the connector, as described above). No other terminating load is present. Therefore, a high-input impedance monitor should be used. The ac load driven by the DAC's outputs is the transmission line impedance in parallel with the load resistor. The transmission line's impedance should match the impedance of the load resistor. Thus, the DAC's output has an initial signal amplitude that is half the dc value expected. This half-amplitude signal is 100% reflected by the open circuit presented by the monitor input. This restores the signal amplitude to the expected value. The reflections from the monitor propagate back towards the DAC outputs. The load resistor at each DAC output presents a correctly terminated transmission line so no further reflections occur. This arrangement is relatively tolerant to mismatches in the transmission line between the DAC and the monitor because no reflections occur at the DAC end of the transmission line. However, multiple monitors should not be connected in parallel despite each monitor's high input impedance.

2) Single termination at the destination has the termination impedance at the input of the monitor acting as both the load resistor for the DAC and the termination impedance of the cable (transmission line). If the connection between the DAC0630/631 is correctly terminated there will be no reflections. However, if there are any line impedance variations along the cable, reflections will occur and create "ghost images" on the display. This occurs because there is a reflection from the point where the mismatch occurs back to the DAC's output. The signal then reflects off the DAC's output back toward the monitor. It arrives with a significant time delay following the original signal, and "ghosting" results.

3) Double termination of the DAC outputs allow each end of the transmission line to be correctly matched. This results in the least amount of reflection and the highest signal and display fidelity. This termination method also allows for the



FIGURE 15. Typical Connection Showing IREF Generator and Double Termination

DAC0630/DAC0631

fastest fall time. The DAC termination's RC time constant sets the outputs' fall time. The greater the time constant, the slower the fall time. Therefore, the fall time will be minimized since the impedance using this termination technique is less than that achieved with single termination. With double-termination it is necessary to increase IREF to 8.88 mA to ensure a full-scale output voltage of 700 mV.

4) By placing a buffer at the DAC's output, the DAC0630 and DAC0631 will be able to drive large capacitive loads such as long lossy cables. The buffer requires a high input impedance, a condition that is satisfied with LM1203 RGB Video Amplifier System. A 75 load is placed at the buffer's input. The buffer's low output impedance should be matched to the interconnecting cable with a series resistor. The cable should then be terminated with the same resistance at the monitor.

ANALOG OUTPUT-PROTECTION

The DAC0630 and DAC0631 have on-chip electrostatic discharge (ESD) protection on each pin. However, the same precautions should be taken as with any other CMOS intearated circuit during manufacturing to reduce the possibility of ESD damage.

GENERATING IBFF

An active current source for IRFF is recommended to ensure that the DACs have predictable and stable output currents. There are numerous methods available to generate the reference current. The voltage drop from V+ to the IBEF pin increases with increasing IRFF current. The circuit used to generate IREF must be designed to operate at the minimum voltage ($V_{REFmin} = V^+ - 3V$) expected from the I_{REF} pin to ground. For any application, V_{REFmin} will be smallest when IREF is maximum and supply voltage is minimum. For $I_{\text{RFF}} = 8.8 \text{ mA}$ and $V^+ = 4.5V$, the I_{REF} generator will have to operate with 1.5V or less across it. IREF generators that require a voltage drop greater than 1.5V may be used if a negative supply is available.

A simple I_{BEE} generator circuit is shown with the DAC0630/ DAC0631 in Figure 15. As shown, this IREF generator will sink \approx 4.44 mA (single termination) with R1 = 22.1 Ω and $R2 = 931\Omega$. For applications that use double termination, $R1 = 11\Omega$ and $R2 = 464\Omega$. The diode connected transistor, Q1, across Q2's base-emitter junction performs a firstorder compensation for thermal variations. It is important to keep the lead lengths as short as possible. This will help reduce stray capacitance and the amount of PCLK that is fed into the IRFF pin.

Application Hints (Continued)



FIGURE 16. Single Termination with LM334 Current Source I_{REF} Generator

Figure 16 shows an alternative method of generating I_{REF}. The LM334 precision current source is used in a temperature compensated configuration. The reference current is set by a single resistor, R1, independent of V⁺. The current's value is

$$I_{REF} \approx 160 \text{ mV/R1}$$

DECOUPLING IREF

The magnitude of the current flowing through the internal current sources depends not only on I_{REF}, but also on the voltage at pin 4 relative to V⁺. Therefore, voltage variations between V⁺ and the I_{REF} input can result in variations in the DAC's output current. These variations can be greatly attenuated by using a high frequency capacitor in parallel with a larger electrolytic capacitor to couple the I_{REF} input to V⁺.

National Semiconductor

DAC0800/DAC0801/DAC0802 8-Bit Digital-to-Analog Converters

General Description

The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 Vp-p with simple resistor loads as shown in *Figure 1*. The reference-to-full-scale current matching of better than ± 1 LSB eliminates the need for full-scale trims in most applications while the nonlinearities of better than $\pm 0.1\%$ over temperature minimizes system error accumulations.

The noise immune inputs of the DAC0800 series will accept TTL levels with the logic threshold pin, V_{LC}, grounded. Changing the V_{LC} potential will allow direct interface to other logic families. The performance and characteristics of the device are essentially unchanged over the full $\pm 4.5V$ to $\pm 18V$ power supply range; power dissipation is only 33 mW with $\pm 5V$ supplies and is independent of the logic input states.

The DAC0800, DAC0802, DAC0800C, DAC0801C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, DAC-08E and DAC-08H, respectively.

Features

v	52	Fast settling output current	100 ns
r	22	Full scale error	$\pm 1 LSB$
- 	50	Nonlinearity over temperature	±0.1%
" C		Full scale current drift	±10 ppm/°C
n	39	High output compliance	-10V to +18V
	65	Complementary current outputs	
ot		Interface directly with TTL, CMOS, PM	OS and others
i.	3	2 quadrant wide range multiplying capa	ability
1-		Wide power supply range	\pm 4.5V to \pm 18V
е	ES.	Low power consumption	33 mW at \pm 5V
<u> </u>	-		

TL/H/5686-1

Low cost

FIGURE 1. \pm 20 V_{P-P} Output Digital-to-Analog Converter (Note 4)

Ordering Information Temperature **Order Numbers** Non-Linearity Range J Package (J16A)* N Package (N16A)* SO Package (M16A) ±0.1% FS $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ DAC0802LJ DAC-08AQ ±0.1% FS $0^{\circ}C \leq T_A \leq \, + \, 70^{\circ}C$ DAC0802LCJ DAC-08HQ DAC0802LCN DAC-08HP DAC0802LCM ±0.19% FS $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ DAC0800LJ **DAC-08Q** ±0.19% FS $0^{\circ}C \le T_A \le +70^{\circ}C$ DAC0800LCJ DAC-08EQ DAC0800LCN DAC-08EP DAC0800LCM ±0.39% FS $0^{\circ}C \leq T_A \leq \, + \, 70^{\circ}C$ DAC0801LCJ DAC-08CQ DAC0801LCN DAC-08CP DAC0801LCM

*Devices may be ordered by using either order number.

4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	-
Supply Voltage (V $^+$ – V $^-$)	\pm 18V or 36V
Power Dissipation (Note 2)	500 mW
Reference Input Differential Voltage	
(V14 to V15)	V ⁻ to V ⁺
Reference Input Common-Mode Range	
(V14, V15)	V ⁻ to V ⁺
Reference Input Current	5 mA
Logic Inputs	V- to V- plus 36V
Analog Current Outputs ($V_S^- = -15V$)	4.25 mA
ESD Susceptibility (Note 3)	TBD V
Storage Temperature	-65°C to +150°C

Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Conditions (Note 1)

	Min	мах	Units
Temperature (T _A)			
DAC0802L	-55	+ 125	°C
DAC0800L	-55	+ 125	°C
DAC0800LC	0	+ 70	°C
DAC0801LC	0	+70	°C
DAC0802LC	0	+70	°C

Electrical Characteristics The following specifications apply for $V_S = \pm 15V$, $I_{REF} = 2$ mA and $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.

Symbol	Parameter	Conditions	D/ D/	AC0802 AC0802	L/ LC	D D	AC0800 AC0800)L/ ILC	D	Units		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Resolution Monotonicity Nonlinearity		8 8	8 8	8 8 ±0.1	8 8	8 8	8 8 ±0.19	8 8	8 8	8 8 ±0.39	Bits Bits %FS
ts	Settling Time	To $\pm \frac{1}{2}$ LSB, All Bits Switched "ON" or "OFF", T _A =25°C DAC0800L DAC0800LC		100	135		100 100	135 150		100	150	ns ns ns
tPLH, tPHL	Propagation Delay Each Bit All Bits Switched	T _A =25°C		35 35	60 60		35 35	60 60		35 35	60 60	ns ns
TCIFS	Full Scale Tempco			±10	±50		±10	±50		±10	±80	ppm/°C
V _{OC}	Output Voltage Compliance	Full Scale Current Change <½ LSB, R _{OUT} >20 MΩ Typ	-10		18	-10		18	-10		18	v
I _{FS4}	Full Scale Current	$V_{REF} = 10.000V, R14 = 5.000 k\Omega$ R15 = 5.000 k Ω , T _A = 25°C	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
I _{FSS}	Full Scale Symmetry	IFS4-IFS2		±0.5	±4.0		±1	± 8.0		±2	±16	μA
Izs	Zero Scale Current			0.1	1.0		0.2	2.0		0.2	4.0	μΑ
IFSR	Output Current Range	$V^{-} = -5V$ $V^{-} = -8V$ to $-18V$	0 0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	mA mA
V _{IL} ViH	Logic Input Levels Logic "0" Logic "1"	V _{LC} =0V			0.8	2.0		0.8	2.0		0.8	v v
I _{IL} IIH	Logic Input Current Logic "0" Logic "1"	$V_{LC} = 0V$ -10V $\leq V_{IN} \leq +0.8V$ 2V $\leq V_{IN} \leq +18V$		-2.0 0.002	-10 10		-2.0 0.002	-10 10		-2.0 0.002	-10 10	μΑ μΑ
VIS	Logic Input Swing	$V^{-} = -15V$	10		18	-10		18	-10		18	V
V _{THR}	Logic Threshold Range	$V_S = \pm 15V$	-10		13.5	-10		13.5	-10		13.5	v
l ₁₅	Reference Bias Current			-1.0	-3.0		-1.0	-3.0		-1.0	-3.0	μΑ
dl/dt	Reference Input Slew Rate	(Figure 12)	4.0	8.0		4.0	8.0		4.0	8.0		mA/μs
PSSI _{FS+}	Power Supply Sensitivity	4.5V≤V+≤18V		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
PSSI _{FS} -		−4.5V≤V [−] ≤18V I _{REF} =1mA		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
1+ 1-	Power Supply Current	$V_S = \pm 5V$, $I_{REF} = 1 \text{ mA}$		2.3 -4.3	3.8 -5.8		2.3 4.3	3.8 5.8		2.3 4.3	3.8 5.8	mA mA
1+ 1-		V _S =5V, -15V, I _{REF} =2 mA		2.4 -6.4	3.8 - 7.8		2.4 -6.4	3.8 -7.8		2.4 -6.4	3.8 -7.8	mA mA
+ 		$V_S = \pm 15V$, $I_{REF} = 2 \text{ mA}$		2.5 -6.5	3.8 -7.8		2.5 -6.5	3.8 7.8		2.5 6.5	3.8 7.8	mA mA

Electrical Characteristics (Continued)

The following specifications apply for $V_S = \pm 15V$, $I_{REF} = 2$ mA and $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.

Symbol	Parameter	Conditions	DAC0802L/ DAC0802LC			D	AC0800 AC0800	L/ LC	D	Units		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
PD	Power Dissipation	±5V, I _{REF} =1 mA		33	48		33	48		33	48	mW
		$5V, -15V, I_{REF} = 2 \text{ mA}$		108	136		108	136		108	136	mW
		\pm 15V, I _{REF} = 2 mA		135	174		135	174		135	174	mW

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: The maximum junction temperature of the DAC0800, DAC0801 and DAC0802 is 125°C. For operating at elevated temperatures, devices in the Dual-In-Line J package must be derated based on a thermal resistance of 100°C/W, junction-to-ambient, 175°C/W for the molded Dual-In-Line N package and 100°C/W for the Small Outline M package.

Note 3: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 4: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package.

Connection Diagrams



See Ordering Information

Block Diagram (Note 4)



TL/H/5686-2



Typical Performance Characteristics







Curve 1: C_C=15 pF, V_{IN}=2 Vp-p centered at 1V. Curve 2: C_C=15 pF, V_{IN}=50 mVp-p

centered at 200 mV. Curve 3: C_C=0 pF, V_{IN}=100 mVp-p at 0V and applied through 50 Ω connected to pin 14.2V applied to R14.

2.6

2.4

2.2

1.2

0.8

0.6

0.4

0.2

VTH - VLC (V) 1.6 1.4

2 1.8 $V_{TH} - V_{LC}$ vs Temperature



Note. Positive common-mode range is always (V+) - 1.5V









Note. B1-B8 have identical transfer characteristics. Bits are fully switched with less than 1/2 LSB error, at less than ±100 mV from actual threshold. These switching points are guaranteed to lie between 0.8 and 2V over the operating temperature range ($V_{LC} = 0V$).



Typical Applications (Continued)



TL/H/5686-17

	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	l _o mA	lo mA	EO	EO
Full Scale	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	0.000
Full Scale – LSB	1	1	1	1	1	1	1	0	1.984	0.008	-9.920	-0.040
Half Scale + LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960
Half Scale-LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000
Zero Scale + LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	0.000	1.992	0.000	-9.960

FIGURE 6. Basic Unipolar Negative Operation (Note 4)



TL/H/5686-6

	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	EO	EO
Pos. Full Scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	-9.840	+ 9.920
Zero Scale + LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale-LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg. Full Scale + LSB	0	0	0	0	0	0	0	1	+ 9.920	-9.840
Neg. Full Scale	0	0	0	0	0	0	0	0	+ 10.000	-9.920

FIGURE 7. Basic Bipolar Output Operation (Note 4)



TL/H/5686-18

If $R_L = \overline{R_L}$ within ±0.05%, output is symmetrical about ground

	B 1	B 2	B 3	B4	B 5	B 6	B7	B 8	Eo
Pos. Full Scale	1	1	1	1	1	1	1	1	+9.960
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	+9.880
(+)Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-)Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg. Full Scale + LSB	0	0	0	0	0	0	0	1	-9.880
Neg. Full Scale	0	0	0	0	0	0	0	0	-9.960

FIGURE 8. Symmetrical Offset Binary Operation (Note 4)



4





4-29

National Semiconductor DAC0808/DAC0807/DAC0806 8-Bit D/A Converters

General Description

The DAC0808 series is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ±5V supplies. No reference current (I_{REF}) trimming is required for most applications since the full scale output current is typically ±1 LSB of 255 I_{REF}/ 256. Relative accuracies of better than ±0.19% assure 8-bit monotonicity and linearity while zero level output current of less than 4 μ A provides 8-bit zero accuracy for I_{REF}≥ 2 mA. The power supply currents of the DAC0808 series are independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, DTL or CMOS logic levels, and is a direct replacement for the

MC1508/MC1408. For higher speed applications, see DAC0800 data sheet.

Features

- Relative accuracy: ±0.19% error maximum (DAC0808)
- Full scale current match: ±1 LSB typ
- 7 and 6-bit accuracy available (DAC0807, DAC0806)
- Fast settling time: 150 ns typ
- Noninverting digital inputs are TTL and CMOS compatible
- High speed multiplying input slew rate: 8 mA/µs
- Power supply voltage range: ±4.5V to ±18V
- Low power consumption: 33 mW @±5V



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	
V _{CC}	+ 18 V _{DC}
V _{EE}	- 18 V _{DC}
Digital Input Voltage, V5–V12	$-10V_{DC}$ to $+18V_{DC}$
Applied Output Voltage, VO	$-11V_{DC}$ to $+18V_{DC}$
Reference Current, I ₁₄	5 mA
Reference Amplifier Inputs, V14, V15	V_{CC} , V_{EE}
Power Dissipation (Note 3)	1000 mW
ESD Susceptibility (Note 4)	TBD

Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Ratings

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
DAC0808L	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
DAC0808LC Series	$0 \le T_A \le +75^{\circ}C$

Electrical Characteristics

 $(V_{CC} = 5V, V_{EE} = -15 V_{DC}, V_{REF}/R14 = 2 \text{ mA}, \text{DAC0808: } T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{DAC0808C}, \text{DAC0807C}, \text{DAC0806C}, T_A = 0^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}, \text{ and all digital inputs at high logic level unless otherwise noted.}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Er	Relative Accuracy (Error Relative	(Figure 4)				%
	to Full Scale I _O) DAC0808L (LM1508-8), DAC0808LC (LM1408-8)				±0.19	%
	DAC0807LC (LM1408-7), (Note 5)				±0.39	%
	DAC0806LC (LM1408-6), (Note 5) Settling Time to Within 1/2 LSB	T _A =25°C (Note 6),		150	±0.78	% ns
······	(Includes t _{PLH})	(Figure 5)				
t _{PLH} , t _{PHL}	Propagation Delay Time	T _A = 25°C, <i>(Figure 5)</i>		30	100	ns
TCIO	Output Full Scale Current Drift			±20		ppm/°C
MSB V _{IH} V _{IL}	Digital Input Logic Levels High Level, Logic "1" Low Level, Logic "0"	(Figure 3)	2		0.8	V _{DC} V _{DC}
MSB	Digital Input Current High Level Low Level	<i>(Figure 3)</i> V _{IH} = 5V V _{IL} = 0.8V		0 -0.003	0.040 0.8	mA mA
I ₁₅	Reference Input Bias Current	(Figure 3)		-1	-3	μA
	Output Current Range	<i>(Figure 3)</i> V _{EE} = -5V V _{EE} = -15V, T _A = 25°C	0	2.0 2.0	2.1 4.2	mA mA
lo	Output Current	$V_{REF} = 2.000V,$ R14 = 1000 Ω , (<i>Figure 3</i>)	1.9	1.99	2.1	mA
	Output Current, All Bits Low	(Figure 3)		0	4	μΑ
	Output Voltage Compliance (Note 2) $V_{EE} = -5V$, $I_{REF} = 1 \text{ mA}$ V_{EE} Below $-10V$	$E_r \le 0.19\%$, $T_A = 25^{\circ}C$			-0.55, +0.4 -5.0, +0.4	V _{DC} V _{DC}

DAC0808/DAC0807/DAC0806

DAC0808/DAC0807/DAC0806

Electrical Characteristics (Continued) ($V_{CC} = 5V$, $V_{EE} = -15 V_{DC}$, $V_{REF}/R14 = 2 mA$, DAC0808: $T_A = -55^{\circ}C$ to $+125^{\circ}C$, DAC0808C, DAC0807C, DAC0806C, $T_A = 0^{\circ}C$ to $+75^{\circ}C$, and all digital inputs at high logic level unless otherwise noted.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SRI _{REF}	Reference Current Slew Rate	(Figure 6)	4	8		mA/μs
	Output Current Power Supply Sensitivity	$-5V \le V_{EE} \le -16.5V$		0.05	2.7	μA/V
	Power Supply Current (All Bits Low)	(Figure 3)				
I _{CC} I _{EE}				2.3 -4.3	22 	mA mA
	Power Supply Voltage Range	T _A = 25°C, <i>(Figure 3)</i>				
V _{CC}			4.5	5.0	5.5	V _{DC}
_V _{EE}			-4.5	-15	- 16.5	V _{DC}
	Power Dissipation					
	All Bits Low	$V_{CC} = 5V, V_{EE} = -5V$		33	170	mW
		$V_{CC} = 5V, V_{EE} = -15V$	1	106	305	mW
	All Bits High	$V_{CC} = 15V, V_{EE} = -5V$		90		mW
		$V_{CC} = 15V, V_{FF} = -15V$	1	160		mW

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: Range control is not required.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θ_{JA} , and the ambient temperature, TA. The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maixmum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}$ C, and the typical junction-to-ambient thermal resistance of the dual-in-line J package when the board mounted is 100°C/W. For the dual-inline N package, this number increases to 175°C/W and for the small outline M package this number is 100°C/W.

Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 5: All current switches are tested to guarantee at least 50% of rated current.

Note 6: All bits switched.

Note 7: Pin-out numbers for the DAL080X represent the dual-in-line package. The small outline package pinout differs from the dual-in-line package.

Typical Application



FIGURE 1. + 10V Output Digital to Analog Converter (Note 7)



Curve C: Large and Small Signal Bandwidth Method of *Figure 9* (no op amp, $R_L = 50\Omega$), $R_S = 50\Omega$, $V_{REF} = 2V$, $V_S = 100$ mVp-p centered at 0V.

DAC0808/DAC0807/DAC0806

DAC0808/DAC0807/DAC0806










FIGURE 8. Negative VREF (Note 7)



VREF

TL/H/5687-10

Digital Attenuator Circuit (Note 7)

Application Hints

REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input currrent, I14, must always flow into pin 14, regardless of the set-up method or reference voltage polarity. Connections for a positive voltage are shown in Figure 7. The reference voltage source supplies the full current I14. For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of 1, 2.5 and 5 kΩ, minimum capacitor values are 15, 37 and 75 pF. The capacitor may be tied to either VFF or ground, but using V_{EE} increases negative supply rejection.

Application Hints (Continued)

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown in *Figure 8*. A high input impedance is the main advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4V above the V_{EE} supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to 5V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.55 to 0.4V when V_{EE} = -5V due to the current switching methods employed in the DAC0808.

The negative output voltage compliance of the DAC0808 is extended to -5V where the negative supply voltage is more negative than -10V. Using a full-scale current of 1.992 mA and load resistor of 2.5 k Ω between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980V. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_L up to 500 Ω do not significantly affect performance, but a 2.5 k Ω load increases worst-case settling time to 1.2 μ s (when all bits are switched ON). Refer to the subsequent text section on Settling Time for more details on output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -8V, due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC0608 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC0808 has a very low full-scale current drift with temperature.

The DAC0808 series is guaranteed accurate to within $\pm \frac{1}{2}$ LSB at a full-scale output current of 1.992 mA. This corresponds to a reference amplifier output current drive to the ladder network of 2 mA, with the loss of 1 LSB (8 µA) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown in Figure 4. The 12bit converter is calibrated for a full-scale output current of 1.992 mA. This is an optional step since the DAC0808 accuracy is essentially the same between 1.5 and 2.5 mA. Then the DAC0808 circuits' full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/_2$ of one part in 65,536 or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.019\%$ specification provided by the DAC0808.

MULTIPLYING ACCURACY

The DAC0808 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from 16 μ A to 4 mA, the additional error contributions are less than 1.6 μ A. This is well within 8-bit accuracy when referred to full-scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC0808 is monotonic for all values of reference current above 0.5 mA. The recommended range for operation with a DC reference current is 0.5 to 4 mA.

SETTLING TIME

The worst-case switching condition occurs when all bits are switched ON, which corresponds to a low-to-high transition for all bits. This time is typically 150 ns for settling to within \pm 1_{2} LSB, for 8-bit accuracy, and 100 ns to $1_{2}'$ LSB for 7 and 6-bit accuracy. The turn OFF is typically under 100 ns. These times apply when RL \leq 500 Ω and Co \leq 25 pF.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100 μ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

National Semiconductor

DAC0830/DAC0831/DAC0832 8-Bit μ P Compatible, Double-Buffered D to A Converters

General Description

The DAC0830 is an advanced CMOS/Si-Cr 8-bit multiplying DAC designed to interface directly with the 8080, 8048, 8085, Z80[®], and other popular microprocessors. A deposited silicon-chromium R-2R resistor ladder network divides the reference current and provides the circuit with excellent temperature tracking characteristics (0.05% of Full Scale Range maximum linearity error over temperature). The circuit uses CMOS current switches and control logic to achieve low power consumption and low output leakage current errors. Special circuitry provides TTL logic input voltage level compatibility.

Double buffering allows these DACs to output a voltage corresponding to one digital word while holding the next digital word. This permits the simultaneous updating of any number of DACs.

The DAC0830 series are the 8-bit members of a family of microprocessor-compatible DACs (MICRO-DACTM). For applications demanding higher resolution, the DAC1000 series (10-bits) and the DAC1208 and DAC1230 (12-bits) are available alternatives.

Features

- Double-buffered, single-buffered or flow-through digital data inputs
- Easy interchange and pin-compatible with 12-bit DAC1230 series
- Direct interface to all popular microprocessors
- Linearity specified with zero and full scale adjust only— NOT BEST STRAIGHT LINE FIT.
- Works with ±10V reference-full 4-quadrant multiplication
- Can be used in the voltage switching mode
- Logic inputs which meet TTL voltage level specs (1.4V logic threshold)
- Operates "STAND ALONE" (without µP) if desired
- Available in 20-pin small-outline or molded chip carrier package

Key Specifications

- Current settling time
- Resolution
 Linearity
 (guaranteed over temp.)
 Gain Tempco
 0.0002% FS/°C
 - pco 0.0002% FS/°C er dissipation 20 mW

1 μs

■ Low power dissipation 20 mW ■ Single power supply 5 to 15 V_{DC}



TL/H/5608-21

DAC0830/DAC0831/DAC0832

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	17 V _{DC}
Voltage at Any Digital Input	V _{CC} to GND
Voltage at V _{REF} Input	±25V
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T _A = 25°C (Note 3)	500 mW
DC Voltage Applied to I _{OUT1} or I _{OUT2} (Note 4) ESD Susceptability (Note 14)	100 mV to V _{CC} 800V

Lead Temperature (soldering, 10 sec.) Dual-In-Line Package (plastic) 260°C Dual-In-Line Package (ceramic) 300°C Surface Mount Package Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C

Operating Conditions

Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
Part numbers with 'LCN' suffix	0°C to +70°C
Part numbers with 'LCWM' suffix	0°C to +70°C
Part numbers with 'LCV' suffix	0°C to +70°C
Part numbers with 'LCJ' suffix	-40°C to +85°C
Part numbers with 'LJ' suffix	-55°C to +125°C
Voltage at Any Digital Input	V _{CC} to GND

 $\label{eq:constraint} \begin{array}{l} \textbf{Electrical Characteristics} \ v_{\text{REF}} = 10.000 \ v_{\text{DC}} \ \text{unless otherwise noted.} \ \textbf{Boldface limits apply over temperature, } T_{\text{MIN}} \leq T_{A} \leq T_{\text{MAX}}. \ \text{For all other limits} \ T_{A} = 25^{\circ}\text{C}. \end{array}$

-								
Paramo	eter	Conditio	See	$V_{CC} = 4$ $V_{CC} = 15$.75 V _{DC} 5.75 V _{DC}	$\begin{array}{l} V_{CC} = \ 5 \ V_{DC} \ \pm 5\% \\ V_{CC} = \ 12 \ V_{DC} \ \pm 5\% \\ to \ 15 \ V_{DC} \ \pm 5\% \end{array}$	Limit	
				Note	Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
CONVERTER CH	ARACTERIS	TICS				•		
Resolution					8	8	8	bits
Linearity Error Ma	ax	Zero and full scale adjust $-10V \le V_{BFF} \le +10V$	sted	4, 8				
DAC0830LJ & LC	J					0.05	0.05	% FSR
DAC0832LJ & LC	J					0.2	0.2	% FSR
DAC0830LCN, LO	CWM & LCV					0.05	0.05	% FSR
DAC0831LCN						0.1	0.1	% FSR
DAC0832LCN, LC	JWM & LCV					0.2	0.2	% FSR
Differential Nonlir	nearity	Zero and full scale adjust $-10V < V = -5 + 10V$	sted	4,8				
DAC08301.1&1C	21	$-100 \leq 0$ REF $\leq +100$				0.1	0.1	% ESB
DAC0832LJ & LC	ม ว					0.4	0.4	% FSR
DAC0830LCN, LO	CWM & LCV					0.1	0.1	% FSR
DAC0831LCN						0.2	0.2	% FSR
DAC0832LCN, LO	CWM & LCV					0.4	0.4	% FSR
Monotonicity		−10V≤V _{REF} L	J & LCJ	4		8	8	bits
		≤ + 10V L	CN, LCWM & LCV			8	8	bits
Gain Error Max		Using Internal R_{fb} - 10V \leq $V_{REF} \leq$ + 10V		7	±0.2	±1	± 1	% FS
Gain Error Tempo	co Max	Using internal R _{fb}			0.0002		0.0006	% FS/°C
Power Supply Re	jection	All digital inputs latched	high					
		$V_{CC} = 14.5V$ to 15.5V			0.0002	0.0025		%
		11.5V to 12.5V			0.0006			FSR/V
		4.5V to 5.5V			0.013	0.015		
Reference Input Max					15	20	20	kΩ
	Min		· · · · · · · · · · · · · · · · · · ·		15	10	10	kΩ
Output Feedthrough Error		V _{REF} = 20 Vp-p, f = 100 All data inputs latched l	kHz ow		3			mVp-p

4

AC0832	Electrical ture, T _{MIN} ≤T _A	Char ≤⊺ _{MAX} .	acteristics For all other limits	V _{REF} =1 T _A =25°C	0.000 V _{DC} u C. (Continued	nless oth)	1
0/DAC0831/D	Paramete	r	Co	nditions		See Note	
083	CONVERTER CH	ARACT	ERISTICS (Contin	ued)		.	
DAC	Output Leakage Current Max	IOUT1	All data inputs latched low	LJ & LC. LCN, LC	J SWM & LCV	10	ſ
		I _{OUT2}	All data inputs latched high	LJ & LC. LCN, LC	J WM & LCV		Ī
	Output Capacitance	I _{OUT1} I _{OUT2}	All data inputs latched low				Ī
		IOUT1 IOUT2	All data inputs latched high				
	DIGITAL AND D	CHAR/	ACTERISTICS				
	Digital Input Voltages	Мах	Logic Low	LJ ĹJ LCJ	4.75V 15.75V 4.75V 15.75V		

erwise noted. Boldface limits apply over tempera-

Parameter		Co	See	V _{CC} = 4 V _{CC} = 15	.75 V _{DC} 5.75 V _{DC}	$V_{CC} = 5 V_{DC} \pm 5\%$ $V_{CC} = 12 V_{DC} \pm 5\%$ to 15 V_{DC} \pm 5\%	Limit	
, arameter				Note	Typ (Note 12) Tested Limit (Note 5)		Design Limit (Note 6)	Units
CONVERTER CH	ARACTI	ERISTICS (Contin	ued)					
Output Leakage Current Max	IOUT1	All data inputs latched low	LJ & LCJ LCN, LCWM & LCV	10	4 ⁻	100 50	100 100	nA
	IOUT2	All data inputs latched high	LJ & LCJ LCN, LCWM & LCV			100 50	100 100	nA
Output Capacitance	I _{OUT1} I _{OUT2}	All data inputs latched low	1 J		45 115			pF
	IOUT1 IOUT2	All data inputs latched high		*	130 30			pF
DIGITAL AND DO	CHAR/	ACTERISTICS						
Digital Input Voltages	Max	Logic Low	LJ 4.75V LJ 15.75V LCJ 4.75V LCJ 15.75V LCJ, LCWM, LCV			0.6 0.8 0.7 0.8 0.95	0.8	V _{DC}
	Min	Logic High	LJ & LCJ LCN, LCWM, LCV			2.0 1.9	2.0 2.0	V _{DC}
Digital Input Currents	Max	Digital inputs <0).8V LJ & LCJ LCN, LCWM, LCV		-50	200 160	200 200	μΑ μΑ
		Digital inputs>2	.0V LJ & LCJ LCN, LCWM, LCV		0.1	+ 10 + 8	+ 10 + 10	μΑ
Supply Current Drain	Max		LJ & LCJ LCN, LCWM, LCV		1.2	3.5 1.7	3.5 2.0	mA

Electrical Characteristics $V_{REF} = 10.000 V_{DC}$ unless otherwise noted. **Boldface limits apply over temperature,** $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C. (Continued)

			See	V _{CC} = 15.75 V _{DC}		$V_{CC} = 12 V_{DC} \pm 5\%$ to 15 $V_{DC} \pm 5\%$	V _{CC} =4.75 V _{DC}		V _{CC} =5 V _{DC} ±5%	Limit
Symbol	Parameter	Conditions	Note Typ (Note 12) Tested Limit (Note 5)		Design Limit (Note 6)	Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	Units	
AC CHA	RACTERISTICS									
ts	Current Setting Time	V _{IL} =0V, V _{IH} =5V		1.0			1.0			μs
tw	Write and XFER Pulse Width Min	V _{IL} =0V, V _{IH} =5V	11 9	100	250 320	320	375	600 900	900	
t _{DS}	Data Setup Time Min	V _{IL} =0V, V _{IH} =5V	9	100	250 320	320	375	600 900	900	
t _{DH}	Data Hold Time Min	V _{IL} =0V, V _{IH} =5V	9		30 30			50 50		ns
tcs	Control Setup Time Min	V _{IL} =0V, V _{IH} =5V	9	110	250 320	320	600	900 1100	1100	
ţСН	Control Hold Time Min	V _{IL} =0V, V _{IH} =5V	9	0	0 0	10	0	0 0		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^{\circ}C$ (plastic) or 150°C (ceramic), and the typical junction-to-ambient thermal resistance of the J package when board mounted is 80°C/W. For the N package, this number increases to 100°C/W and for the V package this number is 120°C/W.

Note 4: For current switching applications, both I_{OUT1} and I_{OUT2} must go to ground or the "Virtual Ground" of an operational amplifier. The linearity error is degraded by approximately $V_{OS} \div V_{REF}$. For example, if $V_{REF} = 10V$ then a 1 mV offset, V_{OS} , on I_{OUT1} or I_{OUT2} will introduce an additional 0.01% linearity error. **Note 5:** Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 6: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 7: Guaranteed at $V_{\text{REF}} = \pm 10 \ V_{\text{DC}}$ and $V_{\text{REF}} = \pm 1 \ V_{\text{DC}}.$

Note 8: The unit "FSR" stands for "Full Scale Range." "Linearity Error" and "Power Supply Rejection" specs are based on this unit to eliminate dependence on a particular V_{REF} value and to indicate the true performance of the part. The "Linearity Error" specification of the DAC0830 is "0.05% of FSR (MAX)". This guarantees that after performing a zero and full scale adjustment (see Sections 2.5 and 2.6), the plot of the 256 analog voltage outputs will each be within 0.05% × V_{REF} of a straight line which passes through zero and full scale.

Note 9: Boldface tested limits apply to the LJ and LCJ suffix parts only.

Note 10: A 100nA leakage current with R_{fb} =20k and V_{REF} =10V corresponds to a zero error of $(100 \times 10^{-9} \times 20 \times 10^3) \times 100/10$ which is 0.02% of FS.

Note 11: The entire write pulse must occur within the valid data interval for the specified tw, t_{DS}, t_{DH}, and t_S to apply.

Note 12: Typicals are at 25°C and represent most likely parametric norm.

Note 13: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

DAC0830/DAC0831/DAC0832

Switching Waveform



Definition of Package Pinouts

Control Signals (All control signals level actuated)

- **CS:** Chip Select (active low). The CS in combination with ILE will enable WR₁.
- ILE: Input Latch Enable (active high). The ILE in combination with CS enables WR₁.
- WR1: Write 1. The active low WR1 is used to load the digital input data bits (DI) into the input latch. The data in the input latch is latched when WR1 is high. To update the input latch—CS and WR1 must be low while ILE is high.
- WR₂: Write 2 (active low). This signal, in combination with XFER, causes the 8-bit data which is available in the input latch to transfer to the DAC register.
- XFER: Transfer control signal (active low). The XFER will enable WR₂.

Other Pin Functions

- **Dig-Di7:** Digital Inputs. Dl₀ is the least significant bit (LSB) and Dl₇ is the most significant bit (MSB).
- **IOUT1:** DAC Current Output 1. I_{OUT1} is a maximum for a digital code of all 1's in the DAC register, and is zero for all 0's in DAC register.
- R_{fb}: Feedback Resistor. The feedback resistor is provided on the IC chip for use as the shunt

feedback resistor for the external op amp which is used to provide an output voltage for the DAC. This on-chip resistor should always be used (not an external resistor) since it matches the resistors which are used in the on-chip R-2R ladder and tracks these resistors over temperature.

- V_{CC}: Digital Supply Voltage. This is the power supply pin for the part. V_{CC} can be from +5 to +15V_{DC}. Operation is optimum for +15V_{DC}.
- **GND:** The pin 10 voltage must be at the same ground potential as I_{OUT1} and I_{OUT2} for current switching applications. Any difference of potential (V_{OS} pin 10) will result in a linearity change of

V_{OS} pin 10

3V_{REF}

For example, if $V_{REF}=10V$ and pin 10 is 9mV offset from I_{OUT1} and I_{OUT2} the linearity change will be 0.03%.

Pin 3 can be offset $\pm\,100\text{mV}$ with no linearity change, but the logic input threshold will shift.

Linearity Error ± 1/2 LSB ERROR BAN ACTUAL ANALOG OUTPUT ACTUA ANALOG OUTPUT ACTUA NALOG OUTPUT 1 | SR FRROR 1/2 LSB ERROR IDEAL RESPONSE INFAI IDEAL RESPONSE DIGITAL INPUT DIGITAL INPUT DIGITAL INPUT TL/H/5608-3 a) End point test after b) Best straight line c) Shifting fs adj. to pass zero and fs adi. best straight line test

Definition of Terms

Resolution: Resolution is directly related to the number of switches or bits within the DAC. For example, the DAC0830 has 2^8 or 256 steps and therefore has 8-bit resolution.

Linearity Error: Linearity Error is the maximum deviation from a *straight line passing through the endpoints of the DAC transfer characteristic.* It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

National's linearity "end point test" (a) and the "best straight line" test (b,c) used by other suppliers are illustrated above. The "end point test" greatly simplifies the adjustment procedure by eliminating the need for multiple iterations of checking the linearity and then adjusting full scale until the linearity is met. The "end point test" guarantees that linearity is met after a single full scale adjust. (One adjustment vs. multiple iterations of the adjustment.) The "end point test" uses a standard zero and F.S. adjustment procedure and is a much more stringent test for DAC linearity.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the DAC full-scale output.

Settling Time: Settling time is the time required from a code transition until the DAC output reaches within $\pm 1/2$ LSB of the final output value. Full-scale settling time requires a zero to full-scale or full-scale to zero output change.

Full-Scale Error: Full scale error is a measure of the output error between an ideal DAC and the actual device output. Ideally, for the DAC0830 series, full-scale is $V_{REF} - 1LSB$. For $V_{REF} = 10V$ and unipolar operation, $V_{FULL-SCALE} = 10.000V - 39mV = 9.961V$. Full-scale error is adjustable to zero.

Differential Nonlinearity: The difference between any two consecutive codes in the transfer curve from the theoretical 1 LSB is differential nonlinearity.

Monotonic: If the output of a DAC increases for increasing digital input code, then the DAC is monotonic. An 8-bit DAC which is monotonic to 8 bits simply means that increasing digital input codes will produce an increasing analog output.



DAC0830/DAC0831/DAC0832



DAC0830 Series Application Hints

These DAC's are the industry's first microprocessor compatible, double-buffered 8-bit multiplying D to A converters. Double-buffering allows the utmost application flexibility from a digital control point of view. This 20-pin device is also pin for pin compatible (with one exception) with the DAC1230, a 12-bit MICRO-DAC. In the event that a system's analog output resolution and accuracy must be upgraded, substituting the DAC1230 can be easily accomplished. By tying address bit A₀ to the ILE pin, a two-byte μ P write instruction (double precision) which automatically increments the address for the second byte write (starting with A₀ = "1") can be used. This allows either an 8-bit or the 12-bit part to be used with no hardware or software changes. For the simplest 8-bit application, this pin should be tied to V_{CC} (also see other uses in section 1.1).

Analog signal control versatility is provided by a precision R-2R ladder network which allows full 4-quadrant multiplication of a wide range bipolar reference voltage by an applied digital word.

1.0 DIGITAL CONSIDERATIONS

A most unique characteristic of these DAC's is that the 8-bit digital input byte is double-buffered. This means that the data must transfer through two independently controlled 8bit latching registers before being applied to the R-2R ladder network to change the analog output. The addition of a second register allows two useful control features. First, any DAC in a system can simultaneously hold the current DAC data in one register (DAC register) and the next data word in the second register (input register) to allow fast updating of the DAC output on demand. Second, and probably more important, double-buffering allows any number of DAC's in a system to be updated to their new analog output levels simultaneously via a common strobe signal.

The timing requirements and logic level convention of the register control signals have been designed to minimize or eliminate external interfacing logic when applied to most popular microprocessors and development systems. It is easy to think of these converters as 8-bit "write-only" memory locations that provide an analog output quantity. All inputs to these DAC's meet TTL voltage level specs and can also be driven directly with high voltage CMOS logic in non-microprocessor based systems. To prevent damage to the chip from static discharge, all unused digital inputs should be tied to V_{CC} or ground. If any of the digital inputs are inadvertantly left floating, the DAC interprets the pin as a logic "1".

1.1 Double-Buffered Operation

Updating the analog output of these DAC's in a double-buffered manner is basically a two step or double write operation. In a microprocessor system two unique system addresses must be decoded, one for the input latch controlled by the \overline{CS} pin and a second for the DAC latch which is controlled by the \overline{XFER} line. If more than one DAC is being driven, *Figure 2*, the \overline{CS} line of each DAC would typically be decoded individually, but all of the converters could share a common \overline{XFER} address to allow simultaneous updating of any number of DAC's. The timing for this operation is shown, *Figure 3*.

It is important to note that the analog outputs that will change after a simultaneous transfer are those from the DAC's whose input register had been modified prior to the XFER command.



Λ

DAC0830/DAC0831/DAC0832

The ILE pin is an active high chip select which can be decoded from the address bus as a qualifier for the normal \overline{CS} signal generated during a write operation. This can be used to provide a higher degree of decoding unique control signals for a particular DAC, and thereby create a more efficient addressing scheme.

Another useful application of the ILE pin of each DAC in a multiple DAC system is to tie these inputs together and use this as a control line that can effectively "freeze" the outputs of all the DAC's at their present value. Pulling this line low latches the input register and prevents new data from being written to the DAC. This can be particularly useful in multiprocessing systems to allow a processor other than the

one controlling the DAC's to take over control of the data bus and control lines. If this second system were to use the same addresses as those decoded for DAC control (but for a different purpose) the ILE function would prevent the DAC's from being erroneously altered.

In a "Stand-Alone" system the control signals are generated by discrete logic. In this case double-buffering can be controlled by simply taking \overline{CS} and \overline{XFER} to a logic "0", ILE to a logic "1" and pulling $\overline{WR_1}$ low to load data to the input latch. Pulling $\overline{WR_2}$ low will then update the analog output. A logic "1" on either of these lines will prevent the changing of the analog output.



1.2 Single-Buffered Operation

In a microprocessor controlled system where maximum data throughput to the DAC is of primary concern, or when only one DAC of several needs to be updated at a time, a single-buffered configuration can be used. One of the two internal registers allows the data to flow through and the other register will serve as the data latch.

Digital signal feedthrough (see Section 1.5) is minimized if the input register is used as the data latch. Timing for this mode is shown in *Figure 4*.

Single-buffering in a "stand-alone" system is achieved by strobing $\overline{WR_1}$ low to update the DAC with \overline{CS} , $\overline{WR_2}$ and \overline{XFER} grounded and ILE tied high.

1.3 Flow-Through Operation

Though primarily designed to provide microprocessor interface compatibility, the MICRO-DAC's can easily be configured to allow the analog output to continuously reflect the state of an applied digital input. This is most useful in applications where the DAC is used in a continuous feedback control loop and is driven by a binary up-down counter, or in function generation circuits where a ROM is continuously providing DAC data.

Simply grounding \overline{CS} , $\overline{WR_1}$, $\overline{WR_2}$, and \overline{XFER} and tying ILE high allows both internal registers to follow the applied digital inputs (flow-through) and directly affect the DAC analog output.

1.4 Control Signal Timing

When interfacing these MICRO-DAC to any microprocessor, there are two important time relationships that must be considered to insure proper operation. The first is the minimum \overline{WR} strobe pulse width which is specified as 900 ns for all valid operating conditions of supply voltage and ambient temperature, but typically a pulse width of only 180ns is adequate if V_{CC} =15 V_{DC} . A second consideration is that the guaranteed minimum data hold time of 50ns should

be met or erroneous data can be latched. This hold time is defined as the length of time data must be held valid on the digital inputs *after* a qualified (via \overline{CS}) \overline{WR} strobe makes a low to high transition to latch the applied data.

If the controlling device or system does not inherently meet these timing specs the DAC can be treated as a slow memory or peripheral and utilize a technique to extend the write strobe. A simple extension of the write time, by adding a wait state, can simultaneously hold the write strobe active and data valid on the bus to satisfy the minimum WR pulsewidth. If this does not provide a sufficient data hold time at the end of the write cycle, a negative edge triggered oneshot can be included between the system write strobe and the WR pin of the DAC. This is illustrated in *Figure 5* for an exemplary system which provides a 250ns WR strobe time with a data hold time of less than 10ns.

The proper data set-up time prior to the latching edge (LO to HI transition) of the \overline{WR} strobe, is insured if the \overline{WR} pulsewidth is within spec and the data is valid on the bus for the duration of the DAC \overline{WR} strobe.

1.5 Digital Signal Feedthrough

When data is latched in the internal registers, but the digital inputs are changing state, a narrow spike of current may flow out of the current output terminals. This spike is caused by the rapid switching of internal logic gates that are responding to the input changes.

There are several recommendations to minimize this effect. When latching data in the DAC, always use the input register as the latch. Second, reducing the V_{CC} supply for the DAC from +15V to +5V offers a factor of 5 improvement in the magnitude of the feedthrough, but at the expense of internal logic switching speed. Finally, increasing C_C (*Figure 8*) to a value consistent with the actual circuit bandwidth requirements can provide a substantial damping effect on any output spikes.

DAC0830 Series Application Hints (Continued)



TL/H/5608-8

FIGURE 5. Accommodating a High Speed System

2.0 ANALOG CONSIDERATIONS

The fundamental purpose of any D to A converter is to provide an accurate analog output quantity which is representative of the applied digital word. In the case of the DAC0830, the output, I_{OUT1} , is a current directly proportional to the product of the applied reference voltage and the digital input word. For application versatility, a second output, I_{OUT2} , is provided as a current directly proportional to the complement of the digital input. Basically:

$$I_{OUT1} = \frac{V_{REF}}{15 \text{ k}\Omega} \times \frac{\text{Digital Input}}{256};$$
$$I_{OUT2} = \frac{V_{REF}}{15 \text{ k}\Omega} \times \frac{255 - \text{Digital Input}}{256}$$

where the digital input is the decimal (base 10) equivalent of the applied 8-bit binary word (0 to 255), V_{REF} is the voltage at pin 8 and 15 k Ω is the nominal value of the internal resistance, R, of the R-2R ladder network (discussed in Section 2.1).

Several factors external to the DAC itself must be considered to maintain analog accuracy and are covered in subsequent sections.

2.1 The Current Switching R-2R Ladder

The analog circuitry, *Figure 6*, consists of a silicon-chromium (SiCr or Si-chrome) thin film R-2R ladder which is deposited on the surface oxide of the monolithic chip. As a result, there are no parasitic diode problems with the ladder (as there may be with diffused resistors) so the reference voltage, V_{REF} , can range -10V to +10V even if V_{CC} for the device is $5V_{DC}$.

The digital input code to the DAC simply controls the position of the SPDT current switches and steers the available ladder current to either I_{OUT1} or I_{OUT2} as determined by the logic input level ("1" or "0") respectively, as shown in

Figure 6. The MOS switches operate in the current mode with a small voltage drop across them and can therefore switch currents of either polarity. This is the basis for the 4-quadrant multiplying feature of this DAC.

2.2 Basic Unipolar Output Voltage

To maintain linearity of output current with changes in the applied digital code, it is important that the voltages at both of the current output pins be as near ground potential (0V_{DC}) as possible. With V_{REF} = + 10V every millivolt appearing at either I_{OUT1} or I_{OUT2} will cause a 0.01% linearity error. In most applications this output current is converted to a voltage by using an op amp as shown in *Figure 7*.

The inverting input of the op amp is a "virtual ground" created by the feedback from its output through the internal 15 k Ω resistor, R_{fb} . All of the output current (determined by the digital input and the reference voltage) will flow through R_{fb} to the output of the amplifier. Two-quadrant operation can be obtained by reversing the polarity of V_{REF} thus causing I_{OUT1} to flow into the DAC and be sourced from the output of the amplifier. The output voltage, in either case, is always equal to $I_{OUT1} \times R_{fb}$ and is the opposite polarity of the reference voltage.

The reference can be either a stable DC voltage source or an AC signal anywhere in the range from -10V to +10V. The DAC can be thought of as a digitally controlled attenuator: the output voltage is always less than or equal to the applied reference voltage. The V_{REF} terminal of the device presents a nominal impedance of 15 k Ω to ground to external cultry.

Always use the internal R_{fb} resistor to create an output voltage since this resistor matches (and tracks with temperature) the value of the resistors used to generate the output current (I_{OUT1}).

DAC0830 Series Application Hints (Continued)



FIGURE 7

P ^cc

2.3 Op Amp Considerations

The op amp used in *Figure 7* should have offset voltage nulling capability (See Section 2.5).

The selected op amp should have as low a value of input bias current as possible. The product of the bias current times the feedback resistance creates an output voltage error which can be significant in low reference voltage applications. BI-FET op amps are highly recommended for use with these DACs because of their very low input current.

Transient response and settling time of the op amp are important in fast data throughput applications. The largest stability problem is the feedback pole created by the feedback resistance, R_{fb}, and the output capacitance of the DAC. This appears from the op amp output to the (-) input and includes the stray capacitance at this node. Addition of a lead capacitance, C_C in *Figure 8*, greatly reduces overshoot and ringing at the output for a step change in DAC output current.

Finally, the output voltage swing of the amplifier must be greater than V_{REF} to allow reaching the full scale output voltage. Depending on the loading on the output of the amplifier and the available op amp supply voltages (only ± 12 volts in many development systems), a reference voltage less than 10 volts may be necessary to obtain the full analog output voltage range.

2.4 Bipolar Output Voltage with a Fixed Reference

The addition of a second op amp to the previous circuitry can be used to generate a bipolar output voltage from a fixed reference voltage. This, in effect, gives sign significance to the MSB of the digital input word and allows two-quadrant multiplication of the reference voltage. The polarity of the reference can also be reversed to realize full 4-quadrant multiplication: $\pm V_{\text{REF}} \times \pm \text{Digital Code} = \pm V_{\text{OUT}}$. This circuit is shown in *Figure 9*.

This configuration features several improvements over existing circuits for bipolar outputs with other multiplying DACs. Only the offset voltage of amplifier 1 has to be nulled to preserve linearity of the DAC. The offset voltage error of the second op amp (although a constant output voltage error) has no effect on linearity. It should be nulled only if absolute output accuracy is required. Finally, the values of the resistors around the second amplifier do not have to match the internal DAC resistors, they need only to match and temperature track each other. A thin film 4-resistor network available from Beckman Instruments, Inc. (part no. 694-3-R10K-D) is ideally suited for this application. These resistors are matched to 0.1% and exhibit only 5 ppm/°C resistance tracking temperature coefficient. Two of the four available 10 kn resistors can be paralleled to form R in Figure 9 and the other two can be used independently as the resistances labeled 2R.

TL/H/5608-9

2.5 Zero Adjustment

For accurate conversions, the input offset voltage of the output amplifier must always be nulled. Amplifier offset errors create an overall degradation of DAC linearity.

The fundamental purpose of zeroing is to make the voltage appearing at the DAC outputs as near $0V_{DC}$ as possible. This is accomplished for the typical DAC — op amp connection (*Figure 7*) by shorting out R_{fb}, the amplifier feedback resistor, and adjusting the V_{OS} nulling potentiometer of the op amp until the output reads zero volts. This is done, of course, with an applied digital code of all zeros if I_{OUT1} is driving the op amp (all one's for I_{OUT2}). The short around R_{fb} is then removed and the converter is zero adjusted.



2.6 Full-Scale Adjustment

In the case where the matching of R_{fb} to the R value of the R-2R ladder (typically $\pm 0.2\%$) is insufficient for full-scale accuracy in a particular application, the V_{REF} voltage can be adjusted or an external resistor and potentiometer can be added as shown in *Figure 10* to provide a full-scale adjustment.

The temperature coefficients of the resistors used for this adjustment are an important concern. To prevent degradation of the gain error temperature coefficient by the external resistors, their temperature coefficients ideally would have to match that of the internal DAC resistors, which is a highly impractical constraint. For the values shown in *Figure 10*, if the resistor and the potentiometer each had a temperature coefficient of $\pm 100 \text{ ppn/}^{\circ}\text{C}$ maximum, the overall gain error temperature coefficient would be degraded a maximum of $0.0025\%/^{\circ}$ C for an adjustment pot setting of less than 3% of R_b.

2.7 Using the DAC0830 in a Voltage Switching Configuration

The R-2R ladder can also be operated as a voltage switching network. In this mode the ladder is used in an inverted manner from the standard current switching configuration. The reference voltage is connected to one of the current output terminals (I_{OUT1} for true binary digital control, I_{OUT2} is for complementary binary) and the output voltage is taken from the normal V_{REF} pin. The converter output is now a voltage in the range from 0V to 255/256 V_{REF} as a function of the applied digital code as shown in *Figure 11*.



FIGURE 10. Adding Full-Scale Adjustment



This configuration offers several useful application advantages. Since the output is a voltage, an external op amp is not necessarily required but the output impedance of the DAC is fairly high (equal to the specified reference input resistance of 10 k Ω to 20 k Ω) so an op amp may be used for buffering purposes. Some of the advantages of this mode are illustrated in *Figures 12, 13, 14* and *15.*

There are two important things to keep in mind when using this DAC in the voltage switching mode. The applied reference voltage must be positive since there are internal parasitic diodes from ground to the I_{OUT1} and I_{OUT2} terminals which would turn on if the applied reference went negative. There is also a dependence of conversion linearity and



- Voltage switching mode eliminates output signal inversion and therefore a need for a negative power supply.
- \bullet Zero code output voltage is limited by the low level output saturation voltage of the op amp. The 2 k Ω pull-down resistor helps to reduce this voltage.
- \bullet V_OS of the op amp has no effect on DAC linearity.

FIGURE 12. Single Supply DAC

gain error on the voltage difference between V_{CC} and the voltage applied to the normal current output terminals. This is a result of the voltage drive requirements of the ladder switches. To ensure that all 8 switches turn on sufficiently (so as not to add significant resistance to any leg of the ladder and thereby introduce additional linearity and gain errors) it is recommended that the applied reference voltage be kept less than $+5V_{DC}$ and V_{CC} be at least 9V more positive than V_{REF} . These restrictions ensure less than 0.1% linearity and gain error change. *Figures 16, 17* and *18* characterize the effects of bringing V_{REF} and V_{CC} closer together as well as typical temperature performance of this voltage switching configuration.



• Slewing and settling time for a full scale output change is $\approx\,$ 1.8 μs

FIGURE 13. Obtaining a Bipolar Output from a Fixed Reference with a Single Op Amp



4

DAC0830 Series Application Hints (Continued)

2.8 Miscellaneous Application Hints

These converters are CMOS products and reasonable care should be exercised in handling them to prevent catastrophic failures due to static discharge.

Conversion accuracy is only as good as the applied reference voltage so providing a stable source over time and temperature changes is an important factor to consider.

A "good" ground is most desirable. A single point ground distribution technique for analog signals and supply returns keeps other devices in a system from affecting the output of the DACs.

During power-up supply voltage sequencing, the -15V (or -12V) supply of the op amp may appear first. This will cause the output of the op amp to bias near the negative supply potential. No harm is done to the DAC, however, as the on-chip 15 k Ω feedback resistor sufficiently limits the current flow from I_{OUT1} when this lead is internally clamped to one diode drop below ground.

Careful circuit construction with minimization of lead lengths around the analog circuitry, is a primary concern. Good high frequency supply decoupling will aid in preventing inadvertant noise from appearing on the analog output.

Applications

DAC Controlled Amplifier (Volume Control)



• $V_{OUT} = \frac{-V_{IN} (256)}{D}$

- When D=0, the amplifier will go open loop and the output will saturate.
- Feedback impedance from the input to the output varies from 15 k Ω to ∞ as the input code changes from full-scale to zero.

Overall noise reduction and reference stability is of particular concern when using the higher accuracy versions, the DAC0830 and DAC0831, or their advantages are wasted.

3.0 GENERAL APPLICATION IDEAS

The connections for the control pins of the digital input registers are purposely omitted. Any of the control formats discussed in Section 1 of the accompanying text will work with any of the circuits shown. The method used depends on the overall system provisions and requirements.

The digital input code is referred to as D and represents the decimal equivalent value of the 8-bit binary input, for example:

		B	inary	/ Inp	ut			
Pin 13						Pi	n 7	D Decimal Equivalent
MIS							30	Decimal Equivalent
1	1	1	1	1	1	1	1	255
1	0	0	0	0	0	0	0	128
0	0	0	1	0	0	0	0	16
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	0	0

Capacitance Multiplier



TL/H/5608-16

• $C_{EQUIV} = C_1 \left(1 + \frac{256}{D} \right)$

limi

• Maximum voltage across the equivalent capacitance is

ted to
$$\frac{V_{O MAX} (op amp)}{1 + \frac{256}{D}}$$

· C2 is used to improve settling time of op amp.



4





TL/H/5608-20

- Output responds exponentially to input changes and automatically stops when $V_{OUT}\!=\!V_{IN}$
- Output time constant is directly proportional to the DAC input code and capacitor C
- Input voltage must be positive (See section 2.7)

Tempera	ture Range		0°C to +70°		-40°C to +85°C	;55°C to + 125°C	
Non	0.05% FSR	DAC0830LCN	DAC0830LCM	DAC0830LCV	DAC0830LCJ	DAC0830LJ	
inearity	0.1% FSR	DAC0831LCN					
	0.2% FSR	DAC0832LCN	DAC0832LCM	DAC0832LCV	DAC0832LCJ	DAC0832LJ	
Packa	ge Outline	N20A-Molded DIP	M20B Small Outline	V20A Chip Carrier	J20A—C	eramic DIP	

4

National Semiconductor

DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/ DAC1008 µP Compatible, **Double-Buffered D to A Converters**

General Description

The DAC1000/1/2 and DAC1006/7/8 are advanced CMOS/Si-Cr 10-. 9- and 8-bit accurate multiplying DACs which are designed to interface directly with the 8080, 8048. 8085. Z-80 and other popular microprocessors. These DACs appear as a memory location or an I/O port to the µP and no interfacing logic is needed.

These devices, combined with an external amplifier and voltage reference, can be used as standard D/A converters; and they are very attractive for multiplying applications (such as digitally controlled gain blocks) since their linearity error is essentially independent of the voltage reference. They become equally attractive in audio signal processing equipment as audio gain controls or as programmable attenuators which marry high quality audio signal processing to digitally based systems under microprocessor control.

All of these DACs are double buffered. They can load all 10 bits or two 8-bit bytes and the data format can be either right justified or left justified. The analog section of these DACs is essentially the same as that of the DAC1020.

The DAC1000 series are the 10-bit members of a family of microprocessor-compatible DAC's (MICRO-DAC™'s). For applications requiring other resolutions, the DAC0830 series (8 bits) and the DAC1208 and DAC1230 (12 bits) are available alternatives.

Part #	art # Accuracy (bits)		Description		
DAC1000	10		Has all		
DAC1001	9	24	logic features		
DAC1002	8				
DAC1006	10		For left-		
DAC1007	AC1007 9		justified		
DAC1008	8]	data		

Features

- Uses easy to adjust END POINT specs, NOT BEST STRAIGHT LINE FIT
- Low power consumption
- Direct interface to all popular microprocessors.
- Integrated thin film on CMOS structure
- Double-buffered, single-buffered or flow through digital data inputs.
- Loads two 8-bit bytes or a single 10-bit word.
- Logic inputs which meet TTL voltage level specs (1.4V logic threshold).
- Works with ±10V reference—full 4-quadrant multiplication
- Operates STAND ALONE (without µP) if desired.
- Available in 0.3" standard 20-pin and 0.6" 24-pin package.
- Differential non-linearity selection available as special order.

Key Specifications

- Output Current Settling Time 500 ns
- Resolution 10 bits 10, 9, and 8 bits Linearity (guaranteed over temp.) -0.0003% of FS/°C Gain Tempco Low Power Dissipation 20 mW
- (including ladder) 5 to 15 Vpc
- Single Power Supply

Typical Application



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	17 V _{DC}
Voltage at Any Digital Input	V _{CC} to GND
Voltage at V _{REF} Input	±25V
Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A = 25^{\circ}C$ (Note 3) 500 mW
DC Voltage Applied to IOUT1 or IOUT2	
(Note 4)	-100 mV to V _{CC}

ESD Susceptibility (Note 11) 800V Lead Temp. (Soldering, 10 seconds) Dual-In-Line Package (plastic) 260°C Dual-In-Line Package (ceramic) 300°C

Operating Ratings (Note 1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
Part numbers with 'LCN' suffix	0°C to 70°C
Part numbers with 'LCJ' suffix	-40°C to +85°C
Part numbers with 'LJ' suffix	-55°C to +125°C
Voltage at Any Digital Input	V _{CC} to GND

Electrical Characteristics

Tested at V_{CC} = 4.75 V_{DC} and 15.75 V_{DC}, T_A=25°C, V_{REF}=10.000 V_{DC} unless otherwise noted

Parameter	Conditions	See	V _C	c=12V _{DC} o 15V _{DC} ±	±5% 5%	٧c	CC=5V _{DC} =	5%	Units
			Min.	Тур.	Max.	Min.	Тур.	Max.	
Resolution					10			10	bits
Linearity Error	$\begin{array}{l} \mbox{Endpoint adjust only} \\ \mbox{T_{MIN} < T_A < T_{MAX}} \\ \mbox{-10V \leq V_{REF} \leq + 10V} \\ \mbox{DAC1000 and 1006} \\ \mbox{DAC1001 and 1007} \\ \mbox{DAC1002 and 1008} \end{array}$	4,7 6 5			0.05 0.1 0.2			0.05 0.1 0.2	% of FSR % of FSR % of FSR
Differential Nonlinearity	$\begin{array}{l} \mbox{Endpoint adjust only} \\ \mbox{T_{MIN} < T_A < T_{MAX}} \\ \mbox{10V \leq V_{REF} \leq + 10V \\ DAC1000 \mbox{ and } 1006 \\ DAC1001 \mbox{ and } 1007 \\ DAC1002 \mbox{ and } 1008 \\ \end{array}$	4,7 6 5			0.1 0.2 0.4			0.1 0.2 0.4	% of FSR % of FSR % of FSR
Monotonicity	T _{MIN} <t<sub>A <t<sub>MAX − 10V ≤ V_{REF} ≤ + 10V DAC1000 and 1006 DAC1001 and 1007 DAC1002 and 1008</t<sub></t<sub>	4,6 5	10 9 8			10 9 8			bits bits bits
Gain Error	Using internal R_{fb} - 10V \leq V _{REF} \leq + 10V	5	-1.0	±0.3	1.0	- 1.0	±0.3	1.0	% of FS
Gain Error Tempco	T _{MIN} <t<sub>A<t<sub>MAX Using internal R_{fb}</t<sub></t<sub>	6 9		-0.0003	-0.001		-0.0006	-0.002	% of FS/°C
Power Supply Rejection	All digital inputs latched high V _{CC} =14.5V to 15.5V 11.5V to 12.5V 4.75V to 5.25V			0.003 0.004	0.008 0.010		0.033	0.10	% FSR/V % FSR/V % FSR/V
Reference Input Resistance			10	15	20	10	15	20	kΩ
Output Feedthrough Error	$\label{eq:VREF} \begin{array}{l} V_{REF} = 20V_{p-p}, f = 100 \ \text{kHz} \\ \mbox{All data inputs} \\ \mbox{latched low} \\ \mbox{D Package} \\ \mbox{N Package} \end{array}$			130 90			130 90		mV _{p-p} mV _{p-p}
Output I _{OUT1} Capacitance I _{OUT2} I _{OUT1} I _{OUT1} I _{OUT2}	All data inputs latched low All data inputs latched high			60 250 250 60			60 250 250 60		pF pF pF pF
Supply Current Drain	$T_{MIN} \le T_A \le T_{MAX}$	6		0.5	3.5		0.5	3.5	mA

4

Electrical Characteristics

Tested at V_{CC} = 4.75 V_{DC} and 15.75 V_{DC}, T_A=25°C, V_{REF}=10.000 V_{DC} unless otherwise noted (Continued)

Parameter		Conditions	See Note	$V_{CC} = 12V_{DC} \pm 5\%$ to $15V_{DC} \pm 5\%$			V _{CC} =5V _{DC} ±5%			Units
				Min.	Тур.	Max.	Min.	Тур.	Max.	
Output Leakage Current I _{OUT1}		T _{MIN} ≤T _A ≤T _{MAX} All data inputs latched low All data inputs	6 10			200			200	nA
		latched high				200			200	nA
Digital Input Voltages		T _{MIN} ≤T _A ≤T _{MAX} Low level LJ suffix LCJ, LCN suffix High level (all parts)	6	2.0		0.8 0.8, 0.8	2.0		0.6 0.7, 0.8	V _{DC} V _{DC} V _{DC}
Digital Input Currents		T _{MIN} ≤T _A ≤T _{MAX} Digital inputs <0.8V Digital inputs >2.0V	6		-40 1.0	150 + 10		-40 1.0	150 + 10	μΑ _{DC} μΑ _{DC}
Current Settling Time	ts	$V_{IL}=0V, V_{IH}=5V$			500			500		ns
Write and XFER Pulse Width	tw	V_{IL} =0V, V_{IH} =5V, T_A =25°C $T_{MIN} \le T_A \le T_{MAX}$	8 9	150 320	60 100		320 500	200 250		ns ns
Data Set Up Time	t _{DS}	V_{IL} =0V, V_{IH} =5V, T_A =25°C $T_{MIN} \le T_A \le T_{MAX}$	9	150 320	80 120		320 500	170 250		ns ns
Data Hold Time	^t DH	$V_{IL} = OV, V_{IH} = 5V$ $T_A = 25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$	9	200 250	100 120		320 500	220 320		ns ns
Control Set Up Time	tcs	V_{IL} =0V, V_{IL} =5V, T_A =25°C $T_{MIN} \le T_A \le T_{MAX}$	9	150 320	60 100		320 500	180 260		ns ns
Control Hold Time	^t CH	$V_{IL}=0V, V_{IH}=5V, T_A=25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$	9	10 10	0 0		10 10	0		ns ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: This 500 mW specification applies for all packages. The low intrinsic power dissipation of this part (and the fact that there is no way to significantly modify the power dissipation) removes concern for heat sinking.

Note 4: For current switching applications, both I_{OUT1} and I_{OUT2} must go to ground or the "Virtual Ground" of an operational amplifier. The linearity error is degraded by approximately V_{OS} + V_{REF} . For example, if V_{REF} = 10V then a 1 mV offset, V_{OS} , on I_{OUT1} or I_{OUT2} will introduce an additional 0.01% linearity error. Note 5: Guaranteed at V_{REF} = ±10 V_{DC} and V_{REF} = ±1 V_{DC} .

Note 6: $T_{MIN} = 0^{\circ}C$ and $T_{MAX} = 70^{\circ}C$ for "LCN" suffix parts.

 $T_{MIN} = -40^{\circ}C$ and $T_{MAX} = 85^{\circ}C$ for "LCJ" suffix parts.

T_{MIN}=55°C and T_{MAX}=125°C for "LJ" suffix parts.

Note 7: The unit "FSR" stands for "Full Scale Range." "Linearity Error" and "Power Supply Rejection" specs are based on this unit to eliminate dependence on a particular V_{REF} value and to indicate the true performance of the part. The "Linearity Error" specification of the DAC1000 is "0.05% of FSR (MAX)." This guarantees that after performing a zero and full scale adjustment (See Sections 2.5 and 2.6), the plot of the 1024 analog voltage outputs will each be within 0.05% × V_{REF} of a straight line which passes through zero and full scale.

Note 8: This specification implies that all parts are guaranteed to operate with a write pulse or transfer pulse width (t_W) of 320 ns. A typical part will operate with t_W of only 100 ns. The entire write pulse must occur within the valid data interval for the specified t_W, t_{DS}, t_{DH}, and t_S to apply.

Note 9: Guaranteed by design but not tested.

Note 10: A 200 nA leakage current with R_{fb} =20K and V_{REF} =10V corresponds to a zero error of (200×10⁻⁹×20×10³)×100÷10 which is 0.04% of FS. Note 11: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



4-59

4

DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008



DAC1000/1001/1002—Simple Hookup for a "Quick Look"



Notes:

1. For $V_{REF} = -10.240 V_{DC}$ the output voltage steps are approximately 10 mV each.

2. Operation is set up for flow through-no latching of digital input data.

3. Single point ground is strongly recommended.

DAC1006/1007/1008—Simple Hookup for a "Quick Look"



Notes:

1. For $V_{REF} = -10.240 V_{DC}$ the output voltage steps are approximately 10 mV each.

2. SW1 is a normally closed switch. While SW1 is closed, the DAC register is latched and new data

can be loaded into the input latch via the 10 SW2 switches.

When SW1 is momentarily opened the new data is transferred from the input latch to the DAC register and is latched when SW1 again closes.

1.0 DEFINITION OF PACKAGE PINOUTS

1.1 Control Signals (All control signals are level actuated.) \overline{CS} : Chip Select — active low, it will enable \overline{WR} (DAC1003–1008) or WR₁ (DAC1000–1002).

WR or WR₁: Write — The active low WR (or WR₁ — DAC1000-1002) is used to load the digital data bits (DI) into the input latch. The data in the input latch is latched when WR (or WR₁) is high. The 10-bit input latch is split into two latches; one holds 8 bits and the other holds 2 bits. The Byte1/Byte2 control pin is used to select both input latches when Byte1/Byte2=1 or to overwrite the 2-bit input latch when in the low state.

WR2: Extra Write (DAC1000-1002) — The active low WR2 is used to load the data from the input latch to the DAC register while XFER is low. The data in the DAC register is latched when WR2 is high.

Byte1/Byte2: Byte Sequence Control — When this control is high, all ten locations of the input latch are enabled. When low, only two locations of the input latch are enabled and these two locations are overwritten on the second byte write. On the DAC1006, 1007, and 1008, the Byte1/Byte2 must be low to transfer the 10-bit data in the input latch to the DAC register.

XFER: Transfer Control Signal, active low — This signal, in combination with others, is used to transfer the 10-bit data which is available in the input latch to the DAC register — see timing diagrams.

LJ/\overline{\text{RJ}}: Left Justify/Right Justify (DAC1000–1002) — When LJ/ $\overline{\text{RJ}}$ is high the part is set up for left justified (fractional) data format. (DAC1006–1008 have this done internally.) When LJ/ $\overline{\text{RJ}}$ is low, the part is set up for right justified (integer) data.

1.2 Other Pin Functions

 DI_i (i = 0 to 9): Digital Inputs — DI_0 is the least significant bit (LSB) and DI_a is the most significant bit (MSB).

IOUT1: DAC Current Output $1 - I_{OUT1}$ is a maximum for a digital input code of all 1s and is zero for a digital input code of all 0s.

I_{OUT2}: DAC Current Output 2 — I_{OUT2} is a constant minus I_{OUT1} , or

 $I_{OUT1} + I_{OUT2} = \frac{1023 \text{ V}_{\text{REF}}}{1024 \text{ R}}$

where R \cong 15 k Ω .

a. End Point Test After Zero and FS Adj.



R_{FB}: Feedback Resistor — This is provided on the IC chip for use as the shunt feedback resistor when an external op amp is used to provide an output voltage for the DAC. This on-chip resistor should always be used (not an external resistor) because it matches the resistors used in the on-chip R-2R ladder and tracks these resistors over temperature.

V_{REF}: Reference Voltage Input — This is the connection for the external precision voltage source which drives the R-2R ladder. V_{REF} can range from -10 to +10 volts. This is also the analog voltage input for a 4-quadrant multiplying DAC application.

 V_{CC} : Digital Supply Voltage — This is the power supply pin for the part. V_{CC} can be from +5 to +15 V_{DC} . Operation is optimum for +15V. The input threshold voltages are nearly independent of V_{CC} . (See Typical Performance Characteristics and Description in Section 3.0, T²L compatible logic inputs.)

GND: Ground - the ground pin for the part.

1.3 Definition of Terms

Resolution: Resolution is directly related to the number of switches or bits within the DAC. For example, the DAC1000 has 2¹⁰ or 1024 steps and therefore has 10-bit resolution.

Linearity Error: Linearity error is the maximum deviation from a straight line passing through the endpoints of the DAC transfer characteristic. It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

National's linearity test (a) and the "best straight line" test (b) used by other suppliers are illustrated below. The "best straight line" requires a special zero and FS adjustment for each part, which is almost impossible for user to determine. The "end point test" uses a standard zero and FS adjustment procedure and is a much more stringent test for DAC linearity.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the DAC full-scale output (which is the worst case).

b. Best Straight Line



TL/H/5688-8

Settling Time: Settling time is the time required from a code transition until the DAC output reaches within $\pm \frac{1}{2}$ LSB of the final output value. Full-scale settling time requires a zero to full-scale or full-scale to zero output change.

Full-Scale Error: Full scale error is a measure of the output error between an ideal DAC and the actual device output. Ideally, for the DAC1000 series, full-scale is V_{REF}-1 LSB. For V_{REF}=-10V and unipolar operation, V_{FULL-SCALE}=10.0000V -9.8mV=9.9902V. Full-scale error is adjustable to zero.

Monotonicity: If the output of a DAC increases for increasing digital input code, then the DAC is monotonic. A 10-bit DAC with 10-bit monotonicity will produce an increasing analog output when all 10 digital inputs are exercised. A 10-bit DAC with 9-bit monotonicity will be monotonic when only the most significant 9 bits are exercised. Similarly, 8-bit monotonicity is guaranteed when only the most significant 8 bits are exercised.

2.0 DOUBLE BUFFERING

These DACs are double-buffered, microprocessor compatible versions of the DAC1020 10-bit multiplying DAC. The addition of the buffers for the digital input data not only allows for storage of this data, but also provides a way to assemble the 10-bit input data word from two write cycles when using an 8-bit data bus. Thus, the next data update for the DAC output can be made with the complete new set of 10-bit data. Further, the double buffering allows many DACs in a system to store current data and also the next data. The updating of the new data for each DAC is also not time critical. When all DACs are updated, a common strobe signal can then be used to cause all DACs to switch to their new analog output levels.

3.0 TTL COMPATIBLE LOGIC INPUTS

To guarantee TTL voltage compatibility of the logic inputs, a novel bipolar (NPN) regulator circuit is used. This makes the input logic thresholds equal to the forward drop of two diodes (and also matches the temperature variation) as occurs naturally in TTL. The basic circuit is shown in *Figure 1*. A curve of digital input threshold as a function of power supply voltage is shown in the Typical Performance Characteristics section.

4.0 APPLICATION HINTS

The DC stability of the V_{REF} source is the most important factor to maintain accuracy of the DAC over time and temperature changes. A good single point ground for the analog signals is next in importance.

These MICRO-DAC converters are CMOS products and reasonable care should be exercised in handling them prior to final mounting on a PC board. The digital inputs are protected, but permanent damage may occur if the part is subjected to high electrostatic fields. Store unused parts in conductive foam or anti-static rails.

4.1 Power Supply Sequencing & Decoupling

Some IC amplifiers draw excessive current from the Analog inputs to V – when the supplies are first turned on. To prevent damage to the DAC — an external Schottky diode connected from I_{OUT1} or I_{OUT2} to ground may be required to prevent destructive currents in I_{OUT1} or I_{OUT2} . If an LM741 or LM756 is used — these diodes are not required.

The standard power supply decoupling capacitors which are used for the op amp are adequate for the DAC.



FIGURE 1. Basic Logic Threshold Loop

TL/H/5688-9

4.2 Op Amp Bias Current & Input Leads

The op amp bias current (I_B) CAN CAUSE DC ERRORS. BI-FETTM op amps have very low bias current, and therefore the error introduced is negligible. BI-FET op amps are strongly recommended for these DACs.

The distance from the I_{OUT1} pin of the DAC to the inverting input of the op amp should be kept as short as possible to prevent inadvertent noise pickup.

5.0 ANALOG APPLICATIONS

The analog section of these DACs uses an R-2R ladder which can be operated both in the current switching mode and in the voltage switching mode.

The major product changes (compared with the DAC1020) have been made in the digital functioning of the DAC. The analog functioning is reviewed here for completeness. For additional analog applications, such as multipliers, attenuators, digitally controlled amplifiers and low frequency sine wave oscillators, refer to the DAC1020 data sheet. Some basic circuit ideas are presented in this section in addition to complete applications circuits.

5.1 Operation in Current Switching Mode

The analog circuitry, *Figure 2*, consists of a silicon-chromium (Si-Cr) thin film R-2R ladder which is deposited on the surface oxide of the monolithic chip. As a result, there is no parasitic diode connected to the V_{REF} pin as would exist if diffused resistors were used. The reference voltage input (V_{REF}) can therefore range from -10V to +10V.

The digital input code to the DAC simply controls the position of the SPDT current switches, SW0 to SW9. A logical 1 digital input causes the current switch to steer the available ladder current to the I_{OUT1} output pin. These MOS switches operate in the current mode with a small voltage drop across them and can therefore switch currents of either polarity. This is the basis for the 4-quadrant multiplying feature of this DAC.

5.1.1 Providing a Unipolar Output Voltage with the DAC in the Current Switching Mode

A voltage output is provided by making use of an external op amp as a current-to-voltage converter. The idea is to use the internal feedback resistor, R_{FB} , from the output of the op amp to the inverting (-) input. Now, when current is entered at this inverting input, the feedback action of the op amp keeps that input at ground potential. This causes the applied input current to be diverted to the feedback resistor. The output voltage of the op amp is forced to a voltage given by:

$V_{OUT} = -(I_{OUT1} \times R_{FB})$

Notice that the sign of the output voltage depends on the direction of current flow through the feedback resistor.

In current switching mode applications, both current output pins (I_{OUT1} and I_{OUT2}) should be operated at 0 V_{DC}. This is accomplished as shown in *Figure 3*. The capacitor, C_C, is used to compensate for the output capacitance of the DAC and the input capacitance of the op amp. The required feedback resistor, R_{FB}, is available on the chip (one end is internally tied to I_{OUT1}) and must be used since an external resistor will not provide the needed matching and temperature tracking. This circuit can therefore be simplified as



DIGITAL INPUT CODE

shown in *Figure 4*, where the sign of the reference voltage has been changed to provide a positive output voltage. Note that the output current, I_{OUT1} , now flows through the R_{FB} pin.

5.1.2 Providing a Bipolar Output Voltage with the DAC in the Current Switching Mode

The addition of a second op amp to the circuit of *Figure 4* can be used to generate a bipolar output voltage from a fixed reference voltage *Figure 5*. This, in effect, gives sign significance to the MSB of the digital input word to allow two quadrant multiplication of the reference voltage. The polarity of the reference can also be reversed to realize the full four-quadrant multiplication.

The applied digital word is offset binary which includes a code to output zero volts without the need of a large valued resistor common to existing bipolar multiplying DAC circuits. Offset binary code can be derived from 2's complement data (most common for signed processor arithmetic) by inverting the state of the MSB in either software or hardware. After doing this the output then responds in accordance to the following expression:

$$V_0 = V_{REF} \times \frac{D}{512}$$

where V_{REF} can be positive or negative and D is the signed decimal equivalent of the 2's complement processor data. $(-512 \le D \le +511 \text{ or } 100000000 \le D \le 0111111111)$. If the applied digital input is interpreted as the decimal equivalent of a true binary word, V_{OUT} can be found by:

$$V_{O} = V_{REF} \left(\frac{D - 512}{512} \right) \qquad 0 \le D \le 1023$$

With this configuration, only the offset voltage of amplifier 1 need be nulled to preserve linearity of the DAC. The offset voltage error of the second op amp has no effect on linearity. It presents a constant output voltage error and should be nulled only if absolute accuracy is needed. Another advantage of this configuration is that the values of the external resistors required do not have to match the value of the internal DAC resistors; they need only to match and temperature track each other.

A thin film 4 resistor network available from Beckman Instruments, Inc. (part no. 694-3-R10K-D) is ideally suited for this application. Two of the four available 10 k Ω resistor can be paralleled to form R in *Figure 5* and the other two can be used separately as the resistors labeled 2R.

Operation is summarized in the table below:

2's Comp. (Decimal)	2's Comp. (Binary)	Applied Digital Input	Applied True Binary (Decimal)	+ V _{REF}	V _{OUT} — V _{REF}	
+511	0111111111	1111111111	1023	V _{BEF} -1LSB	-V _{BEF} +1LSB	
+256	010000000	110000000	768	V _{REF} /2	- V _{REF} /2	
0	000000000	100000000	512	0	0	
-1	1111111111	0111111111	511	-1 LSB	+ 1 LSB	
-256	1100000000	010000000	256	-V _{REF} /2	+ V _{REF} /2	
-512	100000000	0000000000	0	V _{REF}	+ V _{REF}	

with: 1 LSB = $\frac{|V_{REF}|}{512}$



FIGURE 4. Providing a Unipolar Output Voltage



TL/H/5688-11

5.2 Analog Operation in the Voltage Switching Mode

Some useful application circuits result if the R-2R ladder is operated in the voltage switching mode. There are two very important things to remember when using the DAC in the voltage mode. The reference voltage (+V) must always be positive since there are parasitic diodes to ground on the I_{OUT1} pin which would turn on if the reference voltage went ±0.005%, keep +V \leq 3 V_{DC} and V_{CC} at least 10V more positive than +V. *Figures 6* and 7 show these errors for the voltage switching mode. This operation appears unsual, since a reference voltage (+V) is applied to the I_{OUT1} pin and the voltage output is the V_{REF} pin. This basic idea is shown in *Figure 8*.

This V_{OUT} range can be scaled by use of a non-inverting gain stage as shown in *Figure 9*.

Notice that this is unipolar operation since all voltages are positive. A bipolar output voltage can be obtained by using a single op amp as shown in *Figure 10*. For a digital input code of all zeros, the output voltage from the V_{REF} pin is zero volts. The external op amp now has a single input of +V and is operating with a gain of -1 to this input. The output of the op amp therefore will be at -V for a digital input voltage at the V_{REF} pin increases.

Notice that the gain of the op amp to voltages which are applied to the (+) input is +2 and the gain to voltages which are applied to the input resistor, R, is -1. The output voltage of the op amp depends on both of these inputs and is given by:

$$V_{OUT} = (+V)(-1) + V_{REF}(+2)$$





FIGURE 10. Providing a Bipolar Output Voltage with a Single Op Amp



FIGURE 11. Increasing the Output Voltage Swing

The output voltage swing can be expanded by adding 2 resistors to *Figure 10* as shown in *Figure 11*. These added resistors are used to attenuate the +V voltage. The overall gain, $A_V(-)$, from the +V terminal to the output of the op amp determines the most negative output voltage, -4(+V) (when the V_{REF} voltage at the + input of the op amp is zero) with the component values shown. The complete dynamic range of V_{OUT} is provided by the gain from the (+) input of the op amp. As the voltage at the V_{REF} pin ranges from 0V to +V(1023/1024) the output of the op amp will range from $-10 V_{DC}$ to +10V (1023/1024) when using a +V voltage of +2.500 V_{DC}. The 2.5 V_{DC} reference voltage can be easily developed by using the LM336 zener which can be biased through the R_{FB} internal resistor, connected to V_{CC}.

5.3 Op Amp V_{OS} Adjust (Zero Adjust) for Current Switching Mode

Proper operation of the ladder requires that all of the 2R legs always go to exactly 0 V_{DC} (ground). Therefore offset voltage, V_{OS}, of the external op amp cannot be tolerated as every millivolt of V_{OS} will introduce 0.01% of added linearity error. At first this seems unusually sensitive, until it becomes clear the 1 mV is 0.01% of the 10V referencel High resolution converters of high accuracy require attention to every detail in an application to achieve the available performance which is inherent in the part. To prevent this source of error, the V_{OS} of the 0 pamp has to be initially zeroed. This is the "zero adjust" of the DAC calibration sequence and should be done first.

TL/H/5688-13

5.4 Full-Scale Adjust

The full-scale adjust procedure depends on the application circuit and whether the DAC is operated in the current switching mode or in the voltage switching mode. Techniques are given below for all of the possible application circuits.

5.4.1 Current Switching with Unipolar Output Voltage

After doing a "zero adjust," set all of the digital input levels HIGH and adjust the magnitude of V_{REF} for

$$V_{OUT} = -(\text{ideal } V_{\text{REF}}) \frac{1023}{1024}$$

This completes the DAC calibration.

5.4.2 Current Switching with Bipolar Output Voltage

The circuit of *Figure 12* shows the 3 adjustments needed. The first step is to set all of the digital inputs LOW (to force I_{OUT1} to 0) and then trim "zero adj." for zero volts at the inverting input (pin 2) of 0A1. Next, with a code of all zeros still applied, adjust "-FS adj.", the reference voltage, for $V_{OUT} = \pm |(\text{ideal } V_{REF})|$. The sign of the output voltage will be opposite that of the applied reference.

Finally, set all of the digital inputs HIGH and adjust "+FS adj." for $V_{OUT} = V_{REF}$ (511/512). The sign of the output at this time will be the same as that of the reference voltage. The addition of the 200 Ω resistor in series with the V_{REF} pin of the DAC is to force the circuit gain error from the DAC to be negative. This insures that adding resistance to R_{fb}, with the 500 Ω pot, will always compensate the gain error of the DAC.

5.4.3 Voltage Switching with a Unipolar Output Voltage

Refer to the circuit of *Figure 13* and set all digital inputs LOW. Trim the "zero adj." for $V_{OUT}=0$ V_{DC}±1 mV. Then set all digital inputs HIGH and trim the "FS Adj." for:

$$V_{OUT} = (+V) \left(1 + \frac{R_1}{R_2} \right) \frac{1023}{1024}$$

5.4.4 Voltage Switching with a Bipolar Output Voltage

Refer to *Figure 14* and set all digital inputs LOW. Trim the "-FS Adj." for V_{OUT} = -2.5 V_{DC} . Then set all digital inputs HIGH and trim the "+FS Adj." for V_{OUT} = +2.5 (511/512) V_{DC} . Test the zero by setting the MS digital input HIGH and all the rest LOW. Adjust V_{OS} of amp #3, if necessary, and recheck the full-scale values.



FIGURE 12. Full Scale Adjust - Current Switching with Bipolar Output Voltage



FIGURE 13. Full Scale Adjust — Voltage Switching with a Unipolar Output Voltage

TL/H/5688-14



FIGURE 14. Voltage Switching with a Bipolar Output Voltage

6.0 DIGITAL CONTROL DESCRIPTION

The DAC1000 series of products can be used in a wide variety of operating modes. Most of the options are shown in Table 1. Also shown in this table are the section numbers of this data sheet where each of the operating modes is discussed. For example, if your main interest in interfacing to a μ P with an 8-bit data bus you will be directed to Section 6.1.0.

The first consideration is "will the DAC be interfaced to a μ P with an 8-bit or a 16-bit data bus or used in the stand-alone mode?" For the 8-bit data bus, a second selection is made on how the 2nd digital data buffer (the DAC Latch) is updated by a transfer from the 1st digital data buffer (the Input Latch). Three options are provided: 1) an automatic transfer when the 2nd data byte is written to the DAC, 2) a transfer which is under the control of the μ P and can include more than one DAC in a simultaneous transfer, or 3) a transfer which is under the control of external logic. Further, the data format can be either left justified.

When interfacing to a μ P with a 16-bit data bus only two selections are available: 1) operating the DAC with a single digital data buffer (the transfer of one DAC does not have to be synchronized with any other DACs in the system), or 2) operating with a double digital data buffer for simultaneous

transfer, or updating, of more than one DAC.

For operating without a μ P in the stand alone mode, three options are provided: 1) using only a single digital data buffer, 2) using both digital data buffers — "double buffered," or 3) allowing the input digital data to "flow through" to provide the analog output without the use of any data latches.

To reduce the required reading, only the applicable sections of 6.1 through 6.4 need be considered.

6.1 Interfacing to an 8-Bit Data Bus

Transferring 10 bits of data over an 8-bit bus requires two write cycles and provides four possible combinations which depend upon two basic data format and protocol decisions:

- 1. Is the data to be left justified (considered as fractional binary data with the binary point to the left) or right justified (considered as binary weighted data with the binary point to the right)?
- 2. Which byte will be transferred first, the most significant byte (MS byte) or the least significant byte (LS byte)?

Table 1										
Operating Mode	Automatic Transfer			μP Control Transfer			External Transfer			
Data Bus	Section	Figur (24-Pin)	e No. (20-Pin)	Section	Figur (24-Pin)	e No. (20-Pin)	Section	Figur (24-Pin)	e No. (20-Pin)	
8-Bit Data Bus (6.1.0) Right Justified (6.1.1) Left Justified (6.1.2)	6.2.1 6.2.1	16 17	18	6.2.2 6.2.2	16 17	18	6.2.3 6.2.3	16 17	18	
16-Bit Data Bus (6.3.0)	Single Buffered			Double Buffered			Flow Through			
	6.3.1	19	20	6.3.2	19	20	Not Applicable			
Stand Alone (6.4.0)	Single Buffered			Double Buffered			Flow Through			
	6.4.1	19	20	6.4.2	19	20	6.4.3	19	NA	

These data possibilities are shown in *Figure 15*. Note that the justification of data depends on how the 10-bit data word is located within the 16-bit data source (CPU) register. In either case, there is a surplus of 6 bits and these are shown as "don't care" terms (" \times ") in this figure.

All of these DACs load 10 bits on the 1st write cycle. A particular set of 2 bits is then overwritten on the 2nd write cycle, depending on the justification of the data. This requires the 1st write cycle to contain the LS or LO Byte data group for all right justified data options. For all left justified data options, the 1st write cycle must contain the MS or Hi Byte data group.

6.1.1 Providing for Optional Data Format

The DAC1000/1/2 (24-pin parts) can be used for either data formatting by tying the LJ/ \overline{RJ} pin either high or low, respectively. A simplified logic diagram which shows the external connections to the data bus and the internal functions of both of the data buffer registers (Input Latch and DAC Register) is shown in *Figure 16* for the right justified data operation. *Figure 17* is for left justified data.

6.1.2 For Left Justified Data

For applications which require left justified data, DAC1006– 1008 (20-pin parts) can be used. A simplified logic diagram which shows the external connections to the data bus and the internal functions of both of the data buffer registers (Input Latch and DAC Register) is shown in *Figure 18*. These parts require the MS or Hi Byte data group to be transferred on the 1st write cycle.

6.2 Controlling Data Transfer for an 8-Bit Data Bus

Three operating modes are possible for controlling the transfer of data from the Input Latch to the DAC Register, where it will update the analog output voltage. The simplest is the automatic transfer mode, which causes the data transfer to occur at the time of the 2nd write cycle. This is recommended when the exact timing of the changes of the DAC analog output are not critical. This typically happens where each DAC is operating individually in a system and the analog updating of one DAC is not required to be synchronized to any other DAC. For synchronized DAC updating, two options are provided: μ P control via a common XFER strobe or external update timing control via an external strobe. The details of these options are now shown.







DAC1000/1001/1002 (24-Pin Parts)

FIGURE 16. Input Connections and Controls for DAC1000–1002 Right Justified Data Option





DAC1006/1007/1008 (20-Pin Parts for Left Justified Data)



FIGURE 18. Input Connections and Controls for DAC1006/1007/1008 Left Justified Data
6.2.1 Automatic Transfer

This makes use of a double byte (double precision) write. The first byte (8 bits) is strobed into the input latch and the second byte causes a simultaneous strobe of the two remaining bits into the input latch and also the transfer of the complete 10-bit word from the input latch to the DAC register. This is shown in the following timing diagrams; the point in time where the analog output is updated is also indicated on these diagrams.



DAC1006/1007/1008 (20-Pin Parts)





TL/H/5688-18 *SIGNIFIES CONTROL INPUTS WHICH ARE DRIVEN IN PARALLEL

6.2.2 Transfer Using μ P Write Stroke

The input latch is loaded with the first two write strobes. The XFER signal is provided by external logic, as shown below, to cause the transfer to be accomplished on a third write strobe. This is shown in the following diagrams:



6.2.3 Transfer Using an External Strobe

This is similar to the previous operation except the \overline{XFER} signal is not provided by the μ P. The timing diagram for this is:





DAC1006/1007/1008 (20-Pin Parts)



TL/H/5688-19

1/5688-19

DAC1000/DAC1001/DAC1002/DAC1006/DAC1007/DAC1008

6.3 Interfacing to a 16-Bit Data Bus

The interface to a 16-bit data bus is easily handled by connecting to 10 of the available bus lines. This allows a wiring selected right justified or left justified data format. This is shown in the connection diagrams of *Figures 19* and *20*, where the use of DB6 to DB15 gives left justified data operation. Note that any part number can be used and the Byte1/Byte2 control should be wired Hi.



FIGURE 19. Input Connections and Logic for DAC1000-1002 with 16-Bit Data Bus





4-73

Three operating modes are possible: flow through, single buffered, or double buffered. The timing diagrams for these are shown below:
6.3.1 Single Buffered
DAC1000/1001/1002 (24-Pin Parts)
DAC1006/1007/1008 (20-Pin Parts)



6.4 Stand Alone Operation

For applications for a DAC which are not under μ P control (stand alone) there are two basic operating modes, single buffered and double buffered. The timing diagrams for these are shown below:

6.4.1 Single Buffered



6.4.3 Flow Through

This operating mode causes the 10-bit input word to directly create the DAC output without any latching involved.

DAC1000/1001/1002 (24-Pin Parts)

WR1 = WR2 = CS = XFER = 0 Byte 1/Byte 2 = 1

7.0 MICROPROCESSOR INTERFACE

The logic functions of the DAC1000 family have been oriented towards an ease of interface with all popular μ Ps. The following sections discuss in detail a few useful interface schemes.

7.1 DAC1001/1/2 to INS8080A Interface

Figure 21 illustrates the simplicity of interfacing the DAC1000 to an INS8080A based microprocessor system.

The circuit will perform an automatic transfer of the 10 bits of output data from the CPU to the DAC register as outlined in Section 6.2.1, "Controlling Data Transfer for an 8-Bit Data Bus."

Since a double byte write is necessary to control the DAC with the INS8080A, a possible instruction to achieve this is a PUSH of a register pair onto a "stack" in memory. The 16bit register pair word will contain the 10 bits of the eventual DAC input data in the proper sequence to conform to both



TL/H/5688-24

4

REG INTO B1 AND THE H REG INTO B2 AND TRANSFERS THE RESULT TO THE DAC REGISTER. THE OPERAND OF THE SHLD INSTRUCTION MUST BE AN ODD ADDRESS FOR PROPER TRANSFER.

NOTE: DOUBLE BYTE STORES CAN BE USED. e.g. THE INSTRUCTION SHLD F001 STORES THE L

FIGURE 21. Interfacing the DAC1000 to the INS8080A CPU Group

the requirements of the DAC (with regard to right or left justified data) and the implementation of the PUSH instruction which will output the higher order byte of the register pair (i.e., register B of the BC pair) first. The DAC will actually appear as a two-byte "stack" in memory to the CPU. The auto-decrementing of the stack pointer during a PUSH allows using address bit 0 of the stack pointer as the Byte1/ Byte2 and XFER strobes if bit 0 of the stack pointer address -1, (SP-1), is a "1" as presented to the DAC. Additional address decoding by the DM8131 will generate a unique DAC chip select (CS) and synchronize this CS to the two memory write strobes of the PUSH instruction.

To reset the stack pointer so new data may be output to the same DAC, a POP instruction followed by instructions to insure that proper data is in the DAC data register pair before it is "PUSHED" to the DAC should be executed, as the POP instruction will arbitrarily alter the contents of a register pair.

Another double byte write instruction is Store H and L Direct (SHLD), where the HL register pair would temporarily contain the DAC data and the two sequential addresses for the DAC are specified by the instruction op code. The auto incrementing of the DAC address by the SHLD instruction permits the same simple scheme of using address bit 0 to generate the byte number and transfer strobes.

7.2 DAC1000 to MC6820/1 PIA Interface

In *Figure 22* the DAC1000 is interfaced to an M6800 system through an MC6820/1 Peripheral Interface Adapter (PIA). In this case the CS pin of the DAC is grounded since the PIA is already mapped in the 6800 system memory space and no decoding is necessary. Furthermore, by using both Ports A and B of the PIA the 10-bit data transfer, assumed right justified again in two 8-bit bytes, is greatly simplified. The HIGH byte is loaded into Output Register A (ORA) of the

PIA, and the LOW byte is loaded into ORB. The 10-bit data transfer to the DAC and the corresponding analog output change occur simultaneously upon CB2 going LOW under program control. The 10-bit data word in the DAC register will be latched (and hence V_{OUT} will be fixed) when CB2 is brought back HIGH.

If both output ports of the PIA are not available, it is possible to interface the DAC1000 through a single port without much effort. However, additional logic at the CB2(or CA2) lines or access to some of the 6800 system control lines will be required.

7.3 Noise Considerations

A typical digital/microprocessor bus environment is a tremendous potential source of high frequency noise which can be coupled to sensitive analog circuitry. The fast edges of the data and address bus signals generate frequency components of 10's of megahertz and can cause noise spikes to appear at the DAC output. These noise spikes occur when the data bus changes state or when data is transferred between the latches of the device.

In low frequency or DC applications, low pass filtering can reduce these noise spikes. This is accomplished by overcompensating the DAC output amplifier by increasing the value of the feedback capacitor (C_C in *Figure 3*).

In applications requiring a fast transient response from the DAC and op amp, filtering may not be feasible. Adding a latch, DM74LS374, as shown in *Figure 23* isolates the device from the data bus, thus eliminating noise spikes that occur every time the data bus changes state. Another method for eliminating noise spikes is to add a sample and hold after the DAC op amp. This also has the advantage of eliminating noise spikes when changing digital codes.



FIGURE 22. DAC1000 to MC6820/1 PIA Interface

TL/H/5688-25







FIGURE 24. Digitally Controlled Amplifier/Attenuator

7.4 Digitally Controlled Amplifier/Attenuator

An unusual application of the DAC, *Figure 24*, applies the input voltage via the on-chip feedback resistor. The lower op amp automatically adjusts the V_{REF IN} voltage such that I_{OUT1} is equal to the input current (V_{IN}/Rf_B). The magnitude of this V_{REF IN} voltage depends on the digital word which is in the DAC register. I_{OUT2} then depends upon both the magnitude of V_{IN} and the digital word. The second op amp converts I_{OUT2} to a voltage, V_{OUT}, which is given by:

$$V_{OUT} = V_{IN} \left(\frac{1023 - N}{N} \right)$$
, where 0 < N ≤ 1023.

Note that N=0 (or a digital code of all zeros) is not allowed or this will cause the output amplifier to saturate at either $\pm V_{MAX}$, depending on the sign of V_{IN}.

TL/H/5688-26

To provide a digitally controlled divider, the output op amp can be eliminated. Ground the I_{OUT2} pin of the DAC and V_{OUT} is now taken from the lower op amp (which also drives the V_{REF} input of the DAC). The expression for V_{OUT} is now given by

$$\label{eq:Vout} \begin{split} V_{OUT} \! = \! - \! \frac{v_{IN}}{M} & \text{where } M \! = \! \text{Digital input (expressed as a fractional binary number).} \\ 0 \! < \! M \! < \! 1. \end{split}$$



FIGURE 25. Digital to Synchro Converter

Ordering Information

1. All Logic reatures — 24-bin backad	1.	All Loo	ic Featur	es — 24-pin	package.
---------------------------------------	----	---------	-----------	-------------	----------

Accuracy	Temperature Range								
Accuracy	-40°C to +85°C	-55°C to +125°C	0° to +70°C						
0.05% (10-bit) 0.10% (9-bit) 0.20% (8-bit)	DAC1000LCJ DAC1002LCJ	DAC1000LJ DAC1002LJ	DAC 1000LCN DAC1001LCN DAC1002LCN						
Package Outline	J24A	J24A	N24A						

2. For Left Justified Data — 20-pin package.

Accuracy	Temperature Range								
Accuracy	-40°C to +85°C	-55°C to +125°C	0° to +70°C						
0.05% (10-bit) 0.10% (9-bit)	DAC1006LCJ	DAC1006LJ	DAC1006LCN DAC1007LCN						
0.20% (8-bit)	DAC1008LCJ	DAC1008LJ	DAC1008LCN						
Package Outline	J20A	J20A	N20A						

National Semiconductor

DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converter DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converter

General Description

The DAC1020 and the DAC1220 are, respectively, 10 and 12-bit binary multiplying digital-to-analog converters. A deposited thin film R-2R resistor ladder divides the reference current and provides the circuit with excellent temperature tracking characteristics (0.0002%/°C linearity error temperature coefficient maximum). The circuit uses CMOS current switches and drive circuitry to achieve low power consumption (30 mW max) and low output leakages (200 nA max). The digital inputs are compatible with DTL/TTL logic levels as well as full CMOS logic level swings. This part, combined with an external amplifier and voltage reference, can be used as a standard D/A converter; however, it is also very attractive for multiplying applications (such as digitally controlled gain blocks) since its linearity error is essentially independent of the voltage reference. All inputs are protected from damage due to static discharge by diode clamps to V+ and ground.

This part is available with 10-bit (0.05%), 9-bit (0.10%), and 8-bit (0.20%) non-linearity guaranteed over temperature

(note 1 of electrical characteristics). The DAC1020, DAC1021 and DAC1022 are direct replacements for the 10bit resolution AD7520 and AD7530 and equivalent to the AD7533 family. The DAC1220, DAC1221 and DAC1222 are direct replacements for the 12-bit resolution AD7521 and AD7531 family.

Features

- Linearity specified with zero and full-scale adjust only
- Non-linearity guaranteed over temperature
- Integrated thin film on CMOS structure
- 10-bit or 12-bit resolution
- Low power dissipation 10 mW @15V typ
- \square Accepts variable or fixed reference $-25V \le V_{REF} \le 25V$
- 4-quadrant multiplying capability
- □ Interfaces directly with DTL, TTL and CMOS
- □ Fast settling time-500 ns typ
- □ Low feedthrough error—1/2 LSB @100 kHz typ



Ordering Information

10-BIT D/A CONVERTERS

Temperatu	ure Range	0	°C to 70°C	40)°C to +85°C	-55°C to +125°C		
	0.05%	DAC1020LCN	AD7520LN,AD7530LN	DAC1020LCJ	AD7520LD,AD7530LD	DAC1020LJ	AD7520UD	
Non- Linearity	0.10%	DAC1021LCN	AD7520KN,AD7530KN	DAC1021LCJ	AD7520KD,AD7530KD	DAC1021LJ	AD7520TD	
Linearity	0.20%	DAC1022LCN	AD7520JN,AD7530JN	DAC1022LCJ	AD7520JD,AD7530JD	DAC1022LJ	AD7520SD	
Package	Outline		N16A		J16A	J16A		
			12-BIT D/A (CONVERTERS	1			
Temperatu	ure Range	0	°C to 70°C	-40	0°C to +85°C	-55°C to +125°C		
	0.05%	DAC1220LCN	AD7521LN,AD7531LN	DAC1220LCJ	AD7521LD,AD7531LD	DAC1220LJ	AD7521UD	
Non- Linearity	0.10%	DAC1221LCN	AD7521KN,AD7531KN					
Lincarity	0.20%	DAC1222LCN	AD7521JN,AD7531JN	DAC1222LCJ	AD7521JD,AD7531JD	DAC1222LJ	AD7521SD	
Package Outline N18A J18A							ВА	
Note. Device:	s may be orde	ered by either part r	number.					

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V ⁺ to Gnd	17V
V _{REF} to Gnd	±25V
Digital Input Voltage Range	V+ to Gnd
DC Voltage at Pin 1 or Pin 2 (Note 3)	-100 mV to V $^+$
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
ESD Susceptibility (Note 4)	800V

Operating Ratings

	Min	Max	Units
Temperature (T _A)			
DAC1020LJ, DAC1021LJ	-55	+ 125	°C
DAC1022LJ, DAC1220LJ	-55	+ 125	°C
DAC1222LJ	-55	+ 125	°C
DAC1020LCJ, DAC1021LCJ	-40	+ 85	°C
DAC1022LCJ, DAC1220LCJ	-40	+85	°C
DAC1222LCJ	-40	+85	°C
DAC1020LCN, DAC1021LCN	0	+ 70	°C
DAC1022LCN, DAC1220LCN	0	+ 70	°C
DAC1221LCN, DAC1222LCN	0	+ 70	°C

Electrical Characteristics (V⁺ = 15V, V_{REF} = 10.000V, T_A = 25°C unless otherwise specified)

					DAC12	Units	
	Min	Тур	Max	Min	Тур	Max	
	10			12			Bits
$T_{MIN} < T_A < T_{MAX},$ $- 10V < V_{REF} < + 10V,$ (Note 1) End Point Adjustment Only (See Linearity Error in Definition of Terms) DAC1020, DAC1220 DAC1021, DAC1221 DAC1022, DAC1222			0.05 0.10 0.20			0.05 0.10 0.20	% FSR % FSR % FSR
$-10V \le V_{REF} \le +10V$, (Notes 1 and 2)			0.0002			0.0002	% FS/°C
$-10V \le V_{REF} \le +10V$, (Notes 1 and 2)		0.3	1.0		0.3	1.0	% FS
T _{MIN} <t<sub>A <t<sub>MAX, (Note 2)</t<sub></t<sub>			0.001			0.001	% FS/°C
T _{MIN} ≤T _A ≤T _{MAX} All Digital Inputs Low All Digital Inputs High			200 200			200 200	nA nA
All Digital Inputs High, $14V \le V^+ \le 16V$, (Note 2), <i>(Figure 2)</i>		0.005			0.005		% FS/V
	10	15	20	10	15	20	kΩ
$R_L = 100\Omega$ from 0 to 99. 95% FS All Digital Inputs Switched Simultaneously		500			500		ns
All Digital Inputs Low, V _{REF} =20 Vp-p @ 100 kHz J Package (Note 4) N Package		6 2	10 9 5		6 2	10 9 5	mVp-p mVp-p mVp-p
All Digital Inputs Low All Digital Inputs High All Digital Inputs Low All Digital Inputs High		40 200 200 40			40 200 200 40		pF pF pF pF
ユー () () ビビビー (ユ (ユ 4 4 4 1 7 - F F 4 8 4 \ 2 F - 4 4 7 1	$\begin{split} & \text{MIN} < T_A < T_{MAX}, \\ & -10V < V_{REF} < +10V, \\ & \text{Note 1} \text{ Ded Point Adjustment Only} \\ & \text{See Linearity Error in Definition of Terms}) \\ & \text{DAC1020, DAC1220} \\ & \text{DAC1021, DAC1221} \\ & \text{DAC1022, DAC1222} \\ \hline & \text{DAC1022, DAC1222} \\ & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & -10V \leq V_{REF} \leq +10V, \\ & \text{Notes 1 and 2} \\ \hline & \text{MIN} \leq T_{A} \leq T_{MAX}, \\ & \text{Note 2} \\ \hline & \text{MIN} \leq T_{A} \leq T_{MAX}, \\ & \text{Note 2} \\ \hline & \text{MIN} \leq T_{A} \leq T_{MAX}, \\ & \text{Note 2} \\ & \text{MID igital Inputs High}, \\ & \text{All Digital Inputs Switched} \\ & \text{Simultaneously} \\ & \text{All Digital Inputs Low}, \\ & \text{All Digital Inputs Low} \\ & \text{All Digital Inputs Low} \\ & \text{All Digital Inputs High} \\ \end{array}$	$\begin{split} & \text{MIN} \leq \text{T}_A \leq \text{T}_{\text{MAX}}, \\ & -10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Note 1} \text{ 1} \text{ End Point Adjustment Only} \\ & \text{See Linearity Error in Definition of Terms} \text{)} \\ & \text{DAC1020, DAC1220} \\ & \text{DAC1021, DAC1221} \\ & \text{DAC1022, DAC1222} \\ & -10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ & -10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ & -10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Notes 1 and 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Note 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{Note 2} \text{)} \\ \hline & \text{-}10V \leq \text{V}_{\text{REF}} \leq +10V, \\ & \text{NIII Digital Inputs High, \\ & \text{All Digital Inputs Switched} \\ & \text{Simultaneously} \\ & \text{All Digital Inputs Low, \\ & \text{All Digital Inputs Low, \\ & \text{All Digital Inputs Low} \\ & \text{All Digital Inputs Low} \\ & \text{All Digital Inputs Low} \\ & \text{All Digital Inputs High, \\ & \text{All Digital Inputs High} \\ & \text{All Digital Inputs High} \\ & \text{All Digital Inputs High} \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Electrical Characteristics	S (V ⁺ = 15V, V_{REF} = 10.000V, T_{A} = 25°C unless otherwise spec	ified) (Continued)
-----------------------------------	---	--------------------

Parameter	Conditions	DAC	C1020, DA DAC102	C1021, 2	DAG	Units		
		Min	Тур	Max	Min	Тур	Max	
Digital Input Low Threshold High Threshold	<i>(Figure 1)</i> T _{MIN} <t<sub>A<t<sub>MAX T_{MIN}<t<sub>A<t<sub>MAX</t<sub></t<sub></t<sub></t<sub>	2.4		0.8	2.4		0.8	v v
Digital Input Current	T _{MIN} ≤T _A ≤T _{MAX} Digital Input High Digital Input Low		1 50	100 200		1 - 50	100 200	μΑ μΑ
Supply Current	All Digital Inputs High All Digital Inputs Low		0.2 0.6	1.6 2		0.2 0.6	1.6 2	mA mA
Operating Power Supply Range	(Figures 1 and 2)	5		15	5		15	V

Note 1: $V_{REF} = \pm 10V$ and $V_{REF} = \pm 1V$. A linearity error temperature coefficient of 0.0002% FS for a 45°C rise only guarantees 0.009% maximum change in linearity error. For instance, if the linearity error at 25°C is 0.045% FS it could increase to 0.054% at 70°C and the DAC will be no longer a 10-bit part. Note, however, that the linearity error is specified over the device full temperature range which is a more stringent specification since *it includes* the linearity error temperature coefficient.

Note 2: Using internal feedback resistor as shown in Figure 3.

Note 3: Both I_{OUT 1} and I_{OUT 2} must go to ground or the virtual ground of an operational amplifier. If V_{REF} = 10V, every millivolt offset between I_{OUT 1} or I_{OUT 2}, 0.005% linearity error will be introduced.

Note 4: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 5: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 6: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{IA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^\circ$ C, and the typical junction-to-ambient thermal resistance of the J18 package when board mounted is 85°C/W. For the J16 package, this number increases to 90°C/W, for the N18 package, θ_{JA} is 120°C/W, and for the N18 this number is 125°C/W.

Typical Performance Characteristics







FIGURE 2. Gain Error Variation vs V+

Typical Applications

The following applications are also valid for 12-bit systems using the DAC1220 and 2 additional digital inputs.

Operational Amplifier Bias Current (Figure 3)

The op amp bias current, I_{b} flows through the 15k internal feedback resistor. BI-FET op amps have low I_{b} and, therefore, the 15k \times I_{b} error they introduce is negligible; they are strongly recommended for the DAC1020 applications.

V_{OS} Considerations

The output impedance, R_{OUT}, of the DAC is modulated by the digital input code which causes a modulation of the operational amplifier output offset. It is therefore recommended to adjust the op amp V_{OS}. R_{OUT} is ~15k if more than 4 digital inputs are high; R_{OUT} is ~45k if a single digital input is high, and R_{OUT} approaches infinity if all inputs are low.

Operational Amplifier VOS Adjust (Figure 3)

Connect all digital inputs, A1–A10, to ground and adjust the potentiometer to bring the op amp V_{OUT} pin to within ± 1 mV from ground potential. If V_{REF} is less than 10V, a finer V_{OS} adjustment is required. It is helpful to increase the resolution of the V_{OS} adjust procedure by connecting a 1 k Ω resistor between the inverting input of the op amp to ground. After V_{OS} has been adjusted, remove the 1 k Ω .

Full-Scale Adjust (Figure 4)

Switch high all the digital inputs, A1–A10, and measure the op amp output voltage. Use a 500 Ω potentiometer, as shown, to bring $\|V_{OUT}\|$ to a voltage equal to $V_{REF}\times$ 1023/1024.

SELECTING AND COMPENSATING THE OPERATIONAL AMPLIFIER

Op Amp Family	CF	Ri	P	vw	Circuit Settling Time, t _s	Circuit Small Signal BW
LF357	10 pF	2.4k	25k	V+	1.5 μs	1M
LF356	22 pF	∞	25k	V+	3 μs	0.5M
LF351	24 pF	~	10k	v−	4 μs	0.5M
LM741	0	8	10k	V-	40 µs	200 kHz



Configuration (Digital Attenuator)





FIGURE 6. Precision Analog-to-Digital Multiplier

TL/H/5689-4



COMPLEMENTARY OFFSET BINARY (BIPOLAR) OPERATION

		DI	GI	ΓA	L 11	NP	UT			V _{OUT}
0	0	0	0	0	0	0	0	0	0	+V _{REF}
0	0	0	0	0	0	0	0	0	1	$V_{\text{REF}} imes$ 1022/1024
0	1	1	1	1	1	1	1	1	1	$V_{\sf REF} imes$ 2/1024
1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1	$-V_{REF} imes$ 2/1024
1	1	1	1	1	1	1	1	1	1	-V _{BEF} (1022/1024)

Note that:

•
$$I_{OUT 1} + I_{OUT 2} = \frac{V_{REF}}{R_{LADDER}} \times \left(\frac{1023}{1024}\right)$$

- By doubling the output range we get half the resolution
- The 10M resistor, adds a 1 LSB "thump", to allow full offset binary operation where the output reaches zero for the half-scale code. If symmetrical output excursions are required, omit the 10M resistor.

FIGURE 7. Bipolar 4-Quadrant Multiplying Configuration

Operational Amplifiers VOS Adjust (Figure 7)

- a) Switch all the digital inputs high; adjust the V_{OS} potentiometer of op amp B to bring its output to a value equal to $-(V_{REF}/1024)$ (V).
- b) Switch the MSB high and the remaining digital inputs low. Adjust the V_{OS} potentiometer of op amp A, to bring its output value to within a 1 mV from ground potential. For V_{REF} < 10V, a finer adjust is necessary, as already mentioned in the previous application.

Gain Adjust (Full-Scale Adjust)

Assuming that the external 10k resistors are matched to better than 0.1%, the gain adjust of the circuit is the same with the one previously discussed.



TRUE OFFSET BINARY OPERATION

		I	DIG	TA	L IN	PU	Г			V _{OUT}
1	1	1	1	1	1	1	1	1	1	$V_{REF} imes$ 1022/1024
1	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	-V _{REF}

 $t_s = 1.8 \ \mu s$

use LM336 for a voltage reference

FIGURE 8. Bipolar Configuration with a Single Op Amp



- R4 = $(2A_V^- 1)$ R, $\frac{R2}{R1} = \frac{A_V^-}{A_V^- 1}$, R3 + R1 ||R2 = R; $A_V^- = \frac{V_{OUT}(PEAK)}{V_{PEF}}$, R = 20k
- Example: V_{REF} = 2V, V_{OUT} (swing) $\cong \pm 10V$: A_V^- = 5V Then R4 = 9R, R1 = 0.8 R2. If R1 = 0.2R then R2 = 0.25R, R3 = 0.64R

FIGURE 9. Bipolar Configuration with Increased Output Swing

DAC1020/DAC1021/DAC1022/DAC1220/DAC1221/DAC1222

Typical Applications (Continued)



where: V_{REF} can be an AC signal

- By connecting the DAC in the feedback loop of an operational amplifier a linear digitally control gain block can be realized
- Note that with all digital inputs low, the gain of the amplifier is infinity, that is, the op amp will saturate. In other words, we cannot divide the V_{REF} by zero!

FIGURE 10. Analog-to-Digital Divider (or Digitally Gain Controlled Amplifier)



4





4-87

4

Definition of Terms

Resolution: Resolution is defined as the reciprocal of the number of discrete steps in the D/A output. It is directly related to the number of switches or bits within the D/A. For example, the DAC1020 has 2¹⁰ or 1024 steps while the DAC1220 has 2¹² or 4096 steps. Therefore, the DAC1020 has 10-bit resolution, while the DAC1220 has 12-bit resolution.

Linearity Error: Linearity error is the maximum deviation from a straight line passing through the endpoints of the D/A transfer characteristic. It is measured after calibrating for zero (see V_{OS} adjust in typical applications) and full-scale. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.

Settling Time: Full-scale settling time requires a zero to full-scale or full-scale to zero output change. Settling time is the time required from a code transition until the D/A output reaches within $\pm 1/_2$ LSB of final output value.

Full-Scale Error: Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1020 full-scale is V_{REF}-1 LSB. For V_{REF}=10V and unipolar operation, V_{FULL-SCALE}=10.0000V—9.8 mV=9.9902V. Full-scale error is adjustable to zero as shown in *Figure 5*.



(a) End point test after zero and full-scale adjust. The DAC has 1 LSB linearity error. (b) By shifting the full-scale calibration on of the DAC of *Figure (b1)* we could pass the "best straight line" (b2) test and meet the ± ½ linearity error specification.

Note. (a), (b1) and (b2) above illustrate the difference between "end point" National's linearity test (a) and "best straight line" test. Note that both devices in (a) and (b2) meet the $\pm \gamma_2$ LSB linearity error specification but the end point test is a more "real life" way of characterizing the DAC.

Connection Diagrams



DAC122X Dual-In-Line Package



DAC1020/DAC1021/DAC1022/DAC1220/DAC1221/DAC1222

National Semiconductor MICRO-DACTM DAC1208/DAC1209/DAC1210/DAC1230/ DAC1231/DAC1232 12-Bit, μP Compatible, Double-Buffered D to A Converters

General Description

The DAC1208 and the DAC1230 series are 12-bit multiplying D to A converters designed to interface directly with a wide variety of microprocessors (8080, 8048, 8085, Z-80, etc.). Double buffering input registers and associated control lines allow these DACs to appear as a two-byte "stack" in the system's memory or I/O space with no additional interfacing logic required.

The DAC1208 series provides all 12 input lines to allow single buffering for maximum throughput when used with 16-bit processors. These input lines can also be externally configured to permit an 8-bit data interface. The DAC1230 series can be used with an 8-bit data bus directly as it internally formulates the 12-bit DAC data from its 8 input lines. All of these DACs accept left-justified data from the processor.

The analog section is a precision silicon-chromium (Si-Cr) R-2R ladder network and twelve CMOS current switches. An inverted R-2R ladder structure is used with the binary weighted currents switched between the I_{OUT1} and I_{OUT2} maintaining a constant current in each ladder leg independent of the switch state. Special circuitry provides TTL logic input voltage level compatibility.

The DAC1208 series and DAC1230 series are the 12-bit members of a family of microprocessor compatible DACs (MICRO-DACs™). For applications requiring other resolutions, the DAC1000 series for 10-bit and DAC0830 series for 8-bit are available alternatives.

Features

- Linearity specified with zero and full-scale adjust only
- Direct interface to all popular microprocessors
- Double-buffered, single-buffered or flow through digital data inputs
- Logic inputs which meet TTL voltage level specs (1.4V logic threshold)
- Works with ±10V reference—full 4-quadrant multiplication
- Operates stand-alone (without μP) if desired
- All parts guaranteed 12-bit monotonic
- DAC1230 series is pin compatible with the DAC0830 series 8-bit MICRO-DACs

Key Specifications

- Current Settling Time
- Resolution
 12 Bits
 Linearity (Guaranteed
- over temperature) 10, 11, or 12 Bits of FS Gain Tempco 1.3 ppm/°C
- Low Power Dissipation
- Single Power Supply
- 20 mW 5 V_{DC} to 15 V_{DC}

1 μs





TL/H/5690-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Notes 1 and 2)

(
Supply Voltage (V _{CC})	17 V _{DC}
Voltage at Any Digital Input	V _{CC} to GND
Voltage at V _{REF} Input	±25V
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T _A =25°C (Note 3)	500 mW
DC Voltage Applied to I _{OUT1} or I _{OUT2} (Note 4)	-100 mV to V _{CC}
ESD Susceptability	800V

Operating Conditions

Lead Temperature (Soldering, 10 se	conds) 300°C
Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
DAC1208LCJ, DAC1209LCJ,	
DAC1210LCJ, DAC1230LCJ,	
DAC1231LCJ, DAC1232LCJ	$-40^{\circ}C \le T_A \le +85^{\circ}C$
DAC1208LCJ-1, DAC1209LCJ-1,	
DAC1210LCJ-1, DAC1230LCJ-1,	
DAC1231LCJ-1, DAC1232LCJ-1	$0^{\circ}C \le T_{A} \le +70^{\circ}C$
Range of V _{CC}	4.75 V _{DC} to 16 V _{DC}
Voltage at Any Digital Input	V _{CC} to GND

Electrical Characteristics

 V_{REF} = 10.000 V_{DC} , V_{CC} = 11.4 V_{DC} to 15.75 V_{DC} unless otherwise noted. Boldface limits apply from T_{MIN} to T_{MAX} (see Note 13); all other limits $T_A = T_J = 25^{\circ}$ C.

Parameter	Conditions	Notes	Typ (Note 10)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
Resolution			12	12	12	Bits
Linearity Error (End Point Linearity)	Zero and Full-Scale Adjusted DAC1208, DAC1230 DAC1209, DAC1231 DAC1210, DAC1232	4, 7, 13		0.012 0.024 0.050	0.012 0.024 0.05	% of FSR % of FSR % of FSR
Differential Non-Linearity	Zero and Full-Scale Adjusted DAC1208, DAC1230 DAC1209, DAC1231 DAC1210, DAC1232	4, 7, 13		0.018 0.024 0.050	0.018 0.024 0.05	% of FSR % of FSR % of FSR
Monotonicity		4	12	12	12	Bits
Gain Error (Min)	Using Internal R _{Fb}	7	-0.1	0.0		% of FSR
Gain Error (Max)	$V_{ref} = \pm 10V, \pm 1V$	7	-0.1	-0.2		% of FSR
Gain Error Tempco		7	±1.3		± 6.0	ppm of FS/°C
Power Supply Rejection	All Digital Inputs Latched High	7	±3.0	±30		ppm of FSR/V
Reference Input Resistance (Min) Reference Input Resistance (Max)		13	15 15	10 20	10 20	kΩ
Output Feedthrough Error	V _{REF} =20 Vp-p, f=100 kHz All Data Inputs Latched Low	9	3.0			mVp-p
Output Capacitance	All Data Inputs I _{OUT1} Latched High I _{OUT2} All Data Inputs I _{OUT1} Latched Low I _{OUT2}				200 70 70 200	pF pF pF pF
Supply Current Drain		13	-	2.0	2.5	mA
Output Leakage Current	All Data Inputs Latched Low All Data Inputs Latched	11, 13 11, 13	0.1 0.1	15 15	15 15	nA nA
	High					
Digital Input Threshold	Low Threshold High Threshold	13 13		0.8 2.2	0.8 2.2	V _{DC} V _{DC}
Digital Input Currents	Digital Inputs <0.8V Digital Inputs >2.2V	13 13		-200 10	-200 10	μΑ _{DC} μΑ _{DC}

DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232

Electrical Characteristics (Continued)

 $V_{REF} = 10.000 V_{DC}$, $V_{CC} = 11.4 V_{DC}$ to 15.75 V_{DC} unless otherwise noted. Boldface limits apply from T_{MIN} to T_{MAX} (see Note 13); all other limits $T_A = T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	See Note	Typ (Note 10)	Tested Limit (Note 5)	Design Limit (Note 6)	Units
AC CHARAC	TERISTICS						
ts	Current Setting Time	$V_{IL} = 0V, V_{IH} = 5V$		1.0			μs
t _W	Write and XFER Pulse Width Min.	$V_{IL} = 0V, V_{IH} = 5V$	8	50		320 320	
t _{DS}	Data Setup Time Min.	$V_{IL} = 0V, V_{IH} = 5V$		70		320 320	
^t DH	Data Hold Time Min.	$V_{IL} = 0V, V_{IH} = 5V$		30		90 90	ns
t _{CS}	Control Setup Time Min.	$V_{IL} = 0V, V_{IH} = 5V$		60		320 320	
tсн	Control Hold Time Min.	$V_{IL} = 0V, V_{IH} = 5V$		0		10]

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: This 500 mW specification applies for all packages. The low intrinsic power dissipation of this part (and the fact that there is no way to significantly modify the power dissipation) removes concern for heat sinking.

Note 4: Both I_{OUT1} and I_{OUT2} must go to ground or the virtual ground of an operational amplifier. The linearity error is degraded by approximately $V_{OS} \div V_{REF}$. For example, if $V_{REF} = 10V$ then a 1 mV offset, V_{OS} , on I_{OUT1} or I_{OUT2} will introduce an additional 0.01% linearity error.

Note 5: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 6: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels. Guaranteed for $V_{CC} = 11.4V$ to 15.75V and $V_{REF} = -10V$ to +10V.

Note 7: The unit FSR stands for full-scale range. Linearity Error and Power Supply Rejection specs are based on this unit to eliminate dependence on a particular V_{REF} value to indicate the true performance of the part. The Linearity Error specification of the DAC1208 is 0.012% of FSR(max). This guarantees that after performing a zero and full-scale adjustment, the plot of the 4096 analog voltage outputs will each be within 0.012% \times V_{REF} of a straight line which passes through zero and full-scale. The unit ppm of FSR(parts per million of full-scale range) and ppm of FS(parts per million of full-scale) are used for convenience to define specs of very small percentage values, typical of higher accuracy converters. In this instance, 1 ppm of FSR=V_{REF}/10⁶ is the conversion factor to provide an actual output voltage quantity. For example, the gain error tempco spec of ±6 ppm of FS/°C represents a worst-case full-scale gain error change with temperature from -40°C to +85°C of ±6(b)(N_{REF}/10⁶)(125°C) or ±0.75 (10⁻³) V_{REF} which is ±0.075% of V_{REF}.

Note 8: This spec implies that all parts are guaranteed to operate with a write pulse or transfer pulse width (t_W) of 320 ns. A typical part will operate with t_W of only 100 ns. The entire write pulse must occur within the valid data interval for the specified t_W, t_{DS}, t_{DH} and t_S to apply.

Note 9: To achieve this low feedthrough in the D package, the user must ground the metal lid. If the lid is left floating the feedthrough is typically 6 mV.

Note 10: Typicals are at 25°C and represent the most likely parametric norm.

Note 11: A 10 nA leakage current with R_{Fb} = 20k and V_{REF} = 10V corresponds to a zero error of (10×10⁻⁹×20×10³)×100% 10V or 0.002% of FS.

Note 12: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 13: Tested limit for -1 suffix parts applies only at 25°C.

Connection Diagrams





TL/H/5690-2



4-92

DAC1208/DAC1209/DAC1210/DAC1230/DAC1231/DAC1232

Definition of Package Pinouts

CONTROL SIGNALS (all control signals are level actuated) CS: Chip Select (active low). The CS will enable WR1.

WR1: Write 1. The active low $\overline{WR1}$ is used to load the digital data bits (DI) into the input latch. The data in the input latch is latched when $\overline{WR1}$ is high. The 12-bit input latch is split into two latches. One holds the first 8 bits, while the other holds 4 bits. The Byte 1/Byte 2 control pin is used to select both latches when Byte 1/Byte 2 is high or to overwrite the 4-bit input latch when in the low state.

Byte 1/Byte 2: Byte Sequence Control. When this control is high, all 12 locations of the input latch are enabled. When low, only the four least significant locations of the input latch are enabled.

WR2: Write 2 (active low). The WR2 will enable XFER.

XFER: Transfer Control Signal (active low). This signal, in combination with WR2, causes the 12-bit data which is available in the input latches to transfer to the DAC register.

DI₀ to DI₁₁: Digital Inputs. DI₀ is the least significant digital input (LSB) and DI₁₁ is the most significant digital input (MSB).

IOUT1: DAC Current Output 1. I_{OUT1} is a maximum for a digital code of all 1s in the DAC register, and is zero for all 0s in the DAC register.

I_{OUT2}: DAC Current Output 2. I_{OUT2} is a constant minus I_{OUT1}, or I_{OUT1}+I_{OUT2}=constant (for a fixed reference voltage). This constant current is

$$V_{\mathsf{REF}} imes \left(1 - \frac{1}{4096}\right)$$

divided by the reference input resistance.

R_{Fb}: Feedback Resistor. The feedback resistor is provided on the IC chip for use as the shunt feedback resistor for the external op amp which is used to provide an output voltage for the DAC. This on-chip resistor should always be used (not an external resistor) since it matches the resistors in the on-chip R-2R ladder and tracks these resistors over temperature.

 $\label{eq:VREF} \begin{array}{l} \textbf{V_{REF:}} \ \mbox{Reference Voltage Input. This input connects an external precision voltage source to the internal R-2R ladder. \\ V_{REF} \ \mbox{can be selected over the range of 10V to $-10V$. This is also the analog voltage input for a 4-quadrant multiplying DAC application. \end{array}$

 V_{CC} : Digital Supply Voltage. This is the power supply pin for the part. V_{CC} can be from 5 V_{DC} to 15 V_{DC} . Operation is optimum for 15 V_{DC} .

GND: Pins 3 and 12 of the DAC1208, DAC1209, and DAC1210 must be connected to ground. Pins 3 and 10 of



the DAC1230, DAC1231, and DAC1232 must be connected to ground. It is important that I_{OUT_1} and I_{OUT_2} are at ground potential for current switching applications. Any difference of potential (V_{OS} on these pins) will result in a linearity change of

V_{OS} 3 V_{BEE}

For example, if $V_{REF} = 10V$ and these ground pins are 9 mV offset from I_{OUT_1} and I_{OUT_2} , the linearity change will be 0.03%.

Definition of Terms

Resolution: Resolution is defined as the reciprocal of the number of discrete steps in the DAC output. It is directly related to the number of switches or bits within the DAC. For example, the DAC1208 has 2^{12} or 4096 steps and therefore has 12-bit resolution.

Linearity Error: Linearity error is the maximum deviation from a *straight line passing through the endpoints of the DAC transfer characteristic.* It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

National's linearity test (a) and the best straight line test (b) used by other suppliers are illustrated below. The best straight line (b) requires a special zero and FS adjustment for each part, which is almost impossible for the user to determine. The end point test uses a standard zero FS adjustment procedure and is a much more stringent test for DAC linearity.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the DAC full-scale output.

Settling Time: Full-scale current settling time requires zero to full-scale or full-scale to zero output change. Settling time is the time required from a code transition until the DAC output reaches within $\pm \frac{1}{2}$ LSB of the final output value.

Full-Scale Error: Full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideally, for the DAC1208 or DAC1230 series, full-scale is V_{REF} -1 LSB. For V_{REF} =10V and unipolar operation, V_{FULL} -SCALE=10.0000V-2.44 mV=9.9976V. Full-scale error is adjustable to zero.

Differential Non-Linearity: The difference between any two consecutive codes in the transfer curve from the theoretical 1 LSB is differential non-linearity.

Monotonic: If the output of a DAC increases for increasing digital input code, then the DAC is monotonic. A 12-bit DAC which is monotonic to 12 bits simply means that input increasing digital input codes will produce an increasing analog output.



Application Hints

1.0 DIGITAL INTERFACE

These DACs are designed to provide all of the necessary digital input circuitry to permit a direct interface to a wide variety of microprocessor systems. The timing and logic level convention of the input control signals allow the DACs to be treated as a typical memory device or I/O peripheral with no external logic required in most systems. Essentially these DACs can be mapped as a two-byte stack in memory (or I/O space) to receive their 12 bits of input data in two successive 8-bit data writing sequences. The DAC1230 series is intended for use in systems with an 8-bit data bus. The DAC1208 series provides all 12 digital input lines which can be externally configured to be controlled from an 8-bit bus or can be driven directly from a 16-bit data bus.

All of the digital inputs to these DACs contain a unique threshold regulator circuit to maintain TTL voltage level compatibility independent of the applied V_{CC} to the DAC. Any input can also be driven from higher voltage CMOS logic levels in non-microprocessor based systems. To prevent damage to the chip from static discharge, all unused digital inputs should be tied to V_{CC} or ground. As a trouble-shooting aid, if any digital input is inadvertently left floating, the DAC will interpret the pin as a logic "1".

Double buffered digital inputs allow the DAC to internally format the 12-bit word used to set the current switching R-2R ladder network (see section 2.0) from two 8-bit data write cycles. *Figures 1* and *2* show the internal data registers and their controlling logic circuitry. The timing diagrams for updating the DAC output are shown in sections 1.1, 1.2 and 1.3 for three possible control modes. The method used depends strictly upon the particular application.



1.1 Automatic Transfer

The 12-bit DAC word is automatically transferred to the DAC register and the R-2R ladder when the second write (the 4 LSBs of the data) occurs.



1.2 Independent Processor Transfer Control

In this case a separate address is decoded to provide the XFER signal. This allows the processor to load the next required DAC word but not change the analog output until some time later, most useful for the simultaneous updating of several DACs in a system where their XFER lines would be tied together.



TL/H/5690-8

1.3 Transfer via an External Strobe

This method is basically the same as the previous operation except the XFER signal is provided by a device other than the processor. This allows the DAC to hold the code for a conditional analog output signal which will be required on demand from an external monitoring device (an analog voltage comparator for instance).



1.4 Left-Justified Data Format

It is important to realize that the input registers of these DACs are arranged to accept a left-justified data word from the microprocessor with the most significant 8 bits coming first (Byte 1) and the lower 4 bits second. Left justification simply means that the binary point is assumed to be located to the left of the most significant bit. *Figure 3* shows how the 12 bits of DAC data should be arranged in 2 8-bit registers of an 8-bit processor before being written to the DAC.



X = don't care FIGURE 3. Left-Justified Data Format

1.5 16-Bit Data Bus Interface

The DAC1208 series provides all 12 digital input lines to permit a direct parallel interface to a 16-bit data bus. In this instance, double buffering is not always necessary (unless a simultaneous updating of several DACs or a data transfer via an external strobe is desired) so the 12-bit DAC register can be wired to flow-through whereby its Q outputs always reflect the state of its D inputs. The external connections required and the timing diagram for this single buffered application are shown in *Figure 4*. Note that either left or right-justified data from the processor can be accommodated with a 16-bit data bus.

1.6 Flow-Through Operation

Through primarily designed to provide microprocessor interface compatibility, the MICRO-DACs can easily be configured to allow the analog output to continuously reflect the state of an applied digital input. This is most useful in appli-



cations where the DAC is used in a continuous feedback control loop and is driven by a binary up/down counter, or in function generation circuits where a ROM is continuously providing DAC data.

Only the DAC1208, DAC1209, DAC1210 devices can have all 12 inputs flow-through. Simply grounding \overline{CS} , $\overline{WR1}$, $\overline{WR2}$ and \overline{XFER} and tying Byte 1/Byte 2 high allows both internal registers to follow the applied digital inputs (flow-through) and directly affect the DAC analog output.

1.7 Address Decoding Tips

It is possible to map the MICRO-DACs into system ROM space to allow more efficient use of existing address decoding hardware. The DAC in effect can share the same addresses of any number of ROM locations. The ROM outputs will only be enabled by a READ of its address (gated by the system READ strobe) and the DAC will only accept data that is written to the same address (gated by the system WRITE strobe).

The Byte 1/Byte 2 control function can easily be generated by the processor's least significant address bit (A0) by placing the DAC at two consecutive address locations and utilizing double-byte WRITE instructions which automatically increment or decrement the address. The CS and XFER signals can then be decoded from the remaining address bits. Care must be taken in selecting the actual address used for Byte 1 of the DAC to prevent a carry (as a result of incrementing the address for Byte 2) from propagating through the address word and changing any of the bits decoded for $\overline{\text{CS}}$ or $\overline{\text{XFER}}$. *Figure 5* shows how to prevent this effect.

The same problem can occur from a borrow when an autodecremented address is used; but only if the processor's address outputs are inverted before being decoded.

1.8 Control Signal Timing

When interfacing these MICRO-DACs to any microprocessor, there are two important time relationships that must be considered to insure proper operation. The first is the minimum WR strobe pulse width which is specified as 320 ns for V_{CC} = 11.4V to 15.75V and operation over temperature, but typically a pulse width of only 250 ns is adequate. A second consideration is that the guaranteed minimum data hold time of 90 ns should be met or erroneous data can be latched. This hold time is defined as the length of time data must be held valid on the digital inputs *after* a qualified (via \overline{CS}) WR strobe makes a low to high transition to latch the applied data.

If the controlling device or system does not inherently meet these timing specs the DAC can be treated as a slow memory or peripheral and utilize a technique to extend the write strobe. A simple extension of the write time, by adding a wait state, can simultaneously hold the write strobe active and data valid on the bus to satisfy the minimum WR pulse

Write Cycle	Address Bits					
	15	2	1*	0**		
First (Byte 1)	Deco	ded to	0	1		
Second (Byte 2)	Address DAC		1	0		

*Starting with a 0 prevents a carry on address incrementing. **Used as Byte 1/Byte2 Control.

FIGURE 5



TL/H/5690-12

width. If this does not provide a sufficient data hold time at the end of the write cycle, a negative edge triggered oneshot can be included between the system write strobe and the \overline{WR} pin of the DAC. This is illustrated in *Figure 6* for an exemplary system which provides a 250 ns \overline{WR} strobe time with a data hold time of only 10 ns.

The proper data set-up time prior to the latching edge (low to high transition) of the \overline{WR} strobe, is insured if the \overline{WR} pulse width is within spec and the data is valid on the bus for the duration of the DAC \overline{WR} strobe.

1.9 Digital Signal Feedthrough

A typical microprocessor is a tremendous potential source of high frequency noise which can be coupled to sensitive analog circuitry. The fast edges of the data and address bus signals generate frequency components of 10's of megahertz and may cause fast transients to appear at the DAC output, even when data is latched internally.

In low frequency or DC applications, low pass filtering can reduce the magnitude of any fast transients. This is most

easily accomplished by over-compensating the DAC output amplifier by increasing the value of its feedback capacitor.

In applications requiring a fast output response from the DAC and op amp, filtering may not be feasible. In this event, digital signals can be completely isolated from the DAC circuitry, by the use of a DM74LS374 latch, until a valid \overline{CS} signal is applied to update the DAC. This is shown in *Figure 7*.

A single TRI-STATE[®] data buffer such as the DM81LS95 can be used to isolate any number of DACs in a system. *Figure 8* shows this isolating circuitry and decoding hardware for a multiple DAC analog output card. Pull-up resistors are used on the buffer outputs to limit the impedance at the DAC digital inputs when the card is not selected. A unique feature of this card is that the DAC XFER strobes are controlled by the data bus. This allows a very flexible update of any combination of analog outputs via a transfer word which would contain a zero in the bit position assigned to any of the DACs required to change to a new output value.



FIGURE 7. Isolating Data Bus from DAC Circuitry to Eliminate Digital Noise Coupling





2.0 ANALOG APPLICATIONS

The analog output signal for these DACs is derived from a conventional R-2R current switching ladder network. A detailed description of this network can be found on the DAC1000 series data sheet. Basically, output I_{OUT1} provides a current directly proportional to the product of the applied reference voltage and the digital input word. A second output, I_{OUT2} will be a current proportional to the complement of the digital input. Specifically:

$$I_{OUT1} = \frac{V_{REF}}{R} \times \frac{D}{4096};$$

$$I_{OUT2} = \frac{V_{REF}}{R} \times \frac{4095 - D}{4096}$$

where D is the decimal equivalent of the applied 12-bit binary word (ranging from 0 to 4095), V_{REF} is the voltage applied to the V_{REF} terminal and R is the internal resistance of the R-2R ladder. R is nominally 15 k Ω .

2.1 Obtaining a Unipolar Output Voltage

To maintain linearity of output current with changes in the applied digital code, it is important that the voltages at both of the current output pins be as near ground potential (0 V_{DC}) as possible. With V_{REF} = +10V every millivolt appearing at either I_{OUT1} or I_{OUT2} will cause a 0.01% linearity error. In most applications this output current is converted to a voltage by using an op amp as shown in *Figure 9*.

The inverting input of the op amp is a virtual ground created by the feedback from its output through the internal 15 kΩ resistor, R_{Fb} . All of the output current (determined by the digital input and the reference voltage) will flow through R_{Fb} to the output of the amplifier. Two-quadrant operation can be obtained by reversing the polarity of V_{REF} thus causing I_{OUT1} to flow into the DAC and be sourced from the output of the amplifier. The output voltage, in either case, is always equal to $I_{OUT1} \times R_{Fb}$ and is the opposite polarity of the reference voltage.

The reference can be either a stable DC voltage source or an AC signal anywhere in the range from -10V to +10V. The DAC can be thought of as a digitally controlled attenuator: the output voltage is always less than the applied reference voltage. The V_{REF} terminal of the device presents a nominal impedance of 15 kD to ground to external circuitry.

Always use the internal R_{Fb} resistor to create an output voltage since this resistor matches (and tracks with temperature) the value of the resistors used to generate the output current (I_{OUT1}).

The selected op amp should have as low a value of input bias current as possible. The product of the bias current times the feedback resistance creates an output voltage error which can be significant in low reference voltage applications. BI-FETTM op amps are highly recommended for use with these DACs because of their very low input current.





Transient response and settling time of the op amp are important in fast data throughput applications. The largest stability problem is the feedback pole created by the feedback resistance, R_{Fb}, and the output capacitance of the DAC. This appears from the op amp output to the (-) input and includes the stray capacitance at this node. Addition of a lead capacitance, C_C in *Figure 9*, greatly reduces overshoot and ringing at the output for a step change in DAC output current.

2.1.1 Zero and Full-Scale Adjustments

For accurate conversions, the input offset voltage of the output amplifier must always be nulled. Amplifier offset errors create an overall degradation of DAC linearity.

The fundamental purpose of zeroing is to make the voltage appearing at the DAC outputs as near 0 V_{DC} as possible. This is accomplished by shorting out R_{Fb}, the amplifier feedback resistor, and adjusting the v_{OS} nulling potentiometer of the op amp until the output reads zero volts. This is done, of course, with an applied digital code of all zeros if I_{OUT1} is driving the op amp (all ones for I_{OUT2}). The short around R_{Fb} is then removed and the converter is zero adjusted.

A unique feature of this series of DACs is that the full-scale or gain error is guaranteed to be negative. The gain error specification is a measure of how close the value of the internal feedback resistor, R_{Fb} , matches the R-2R ladder resistors. A negative gain error indicates that R_{Fb} is a smaller resistance value than it should be. To adjust this gain error, some resistance must always be added in series with R_{Fb} . The 50 Ω potentiometer shown is sufficient to adjust the worst-case gain error for these devices.

2.2 Bipolar Output Voltage from a Fixed Reference

The addition of a second op amp to the unipolar circuit can generate a bipolar output voltage from a fixed reference voltage. This, in effect, gives sign significance to the MSB of the digital input word to allow two quadrant multiplication of the reference voltage. The polarity of the reference can also be reversed to realize full 4-quadrant multiplication. This circuit is shown in *Figure 10*.

This configuration features several improvements over existing circuits for a bipolar output shown with other multiplying DACs. Only the offset voltage of amplifier 1 affects the linearity of the DAC. The offset voltage error of the second op amp (although a constant output error) has no effect on linearity. In addition, this configuration offers a non-interactive positive and negative full-scale calibration procedure.



VREF

2

0011111111111

000000000000

1 LSB

VREF

2

+ VREF

1 I SB

2.2.1 Zero and Full-Scale Adjustments

To calibrate the bipolar output circuit, three adjustments are required. The first step is to set all of the digital inputs LOW (to force I_{OUT1} to 0) then null the V_{OS} of amplifier 1 by setting the voltage at its inverting input (pin 2) to zero volts. Next, with a code of all zeros still applied, adjust "-full-scale adjust", the reference voltage, for $V_{OUT} = \pm |V_{REF}$ ideal]. The polarity of the output voltage at this time will be opposite that of the applied reference. Finally, set all of the digital inputs HIGH and adjust "+full-scale adjust" for

$$V_{OUT} = V_{REF} \frac{2047}{2048}$$

The polarity of the output will be the same as that of the reference voltage.

3.0 APPLICATION IDEAS

In this section the digital input word is represented by the letter D and is equal to the decimal equivalent of the 12-bit binary input. Hence D can be any integer value between 0 and 4095.







4

 $0^{\circ}C$ to $+70^{\circ}C$

0°C to +70°C

-40°C to +85°C

J20A Cerdip

J20A Cerdip

J20A Cerdip

0.024%

0.050%

0.050%

DAC1231LCJ-1

DAC1232LCJ-1

DAC1232LCJ

National Semiconductor

DAC1218/DAC1219 12-Bit Binary Multiplying D/A Converter

General Description

The DAC1218 and the DAC1219 are 12-bit binary, 4-quadrant multiplying D to A converters. The linearity, differential non-linearity and monotonicity specifications for these converters are all guaranteed over temperature. In addition, these parameters are specified with standard zero and fullscale adjustment procedures as opposed to the impractical best fit straight line guarantee.

This level of precision is achieved though the use of an advanced silicon-chromium (SiCr) R-2R resistor ladder network. This type of thin-film resistor eliminates the parasitic diode problems associated with diffused resistors and allows the applied reference voltage to range from -25V to 25V, independent of the logic supply voltage.

CMOS current switches and drive circuitry are used to achieve low power consumption (20 mW typical) and minimize output leakage current errors (10 nA maximum). Unique digital input circuitry maintains TTL compatible input threshold voltages over the full operating supply voltage range.

The DAC1218 and DAC1219 are direct replacements for the AD7541 series, AD7521 series, and AD7531 series with a significant improvement in the linearity specification. In applications where direct interface of the D to A converter to a microprocessor bus is desirable, the DAC1208 and DAC1230 series eliminate the need for additional interface logic.

Features

- Linearity specified with zero and full-scale adjust only
- Logic inputs which meet TTL voltage level specs (1.4V logic threshold)
- Works with ±10V reference—full 4-quadrant multiplication
- All parts guaranteed 12-bit monotonic

Key Specifications

Current Settling Time	1 μs
Resolution	12 Bits
Linearity (Guaranteed	12 Bits (DAC1218)
over temperature)	11 Bits (DAC1219)
Gain Tempco	1.5 ppm/°C
Low Power Dissipation	20 mW
Single Power Supply	5 V_{DC} to 15 V_{DC}



Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	17 V _{DC}
Voltage at Any Digital Input	V _{CC} to GND
Voltage at V _{REF} Input	±25V
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Package Dissipation at $T_A\!=\!25^\circ\!C$ (Note 3	l) 500 mW
DC Voltage Applied to IOUT1 or IOUT2	-100 mV to V _{CC}
(Note 4)	
Lead Temp. (Soldering, 10 seconds)	300°C
ESD Susceptibility (Note 11)	800V

Operating Conditions

Electrical Characteristics

 $V_{REF} = 10.000 V_{DC}$, $V_{CC} = 11.4 V_{DC}$ to 15.75 V_{DC} unless otherwise noted. Boldface limits apply from T_{MIN} to T_{MAX} (see Note 9); all other limits $T_A = T_J = 25^{\circ}$ C.

Parameter	Conditions	Notes	Typ (Note 10)	Tested Limit (Note 11)	Design Limit (Note 12)	Units
Resolution			12	12	12	Bits
Linearity Error (End Point Linearity)	Zero and Full-Scale Adjusted DAC1218 DAC1219	4, 5, 9		0.012 0.024	0.012 0.024	% of FSR % of FSR
Differential Non-Linearity	Zero and Full-Scale Adjusted DAC1218 DAC1219	4, 5, 9		0.018 0.024	0.018 0.024	% of FSR % of FSR
Monotonicity		4	12	12	12	Bits
Gain Error (Min)	Using Internal R _{Fb} ,	5	-0.1	0.0		% of FSR
Gain Error (Max)	$V_{\text{REF}} = \pm 10V, \pm 1V$	5	-0.1	-0.2		% of FSR
Gain Error Tempco		5	±1.3		±6.0	ppm of FS/°C
Power Supply Rejection	All Digital Inputs High	5	±3.0	±30		ppm of FSR/V
Reference Input Resistance	(Min)	9	15	10	10	kΩ
	(Max)	9	15	20	20	kΩ
Output Feedthrough Error	V _{REF} = 120 Vp-p, f = 100 kHz All Data Inputs Low	6	3.0			mVp-p
Output Capacitance	All Data Inputs IOUT1 High IOUT2 All Data Inputs IOUT1 Low IOUT2				200 70 70 200	pF pF pF pF
Supply Current Drain		9		2.0	2.5	mA
Output Leakage Current IOUT1 IOUT2	All Data Inputs Low All Data Inputs High	7, 9		10 10	10 10	nA nA
Digital Input Threshold	Low Threshold High Threshold	9		0.8 2.2	0.8 2.2	V _{DC} V _{DC}
Digital Input Currents	Digital Inputs <0.8V Digital Inputs >2.2V	9		-200 10	-200 10	μA _{DC} μA _{DC}
t _s Current Settling Time	$R_L = 100\Omega$, Output Settled to 0.01%, All Digital Inputs Switched Simultaneously		1			μs

Electrical Characteristics Notes

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: This 500 mW specification applies for all packages. The low intrinsic power dissipation of this part (and the fact that there is no way to significantly modify the power dissipation) removes concern for heat sinking.

Note 4: Both I_{OUT1} and I_{OUT2} must go to ground or the virtual ground of an operational amplifier. The linearity error is degraded by approximately V_{OS} ÷ V_{REF}. For example, if V_{REF}=10V then a 1 mV offset, V_{OS}, on I_{OUT1} or I_{OUT2} will introduce an additional 0.01% linearity error.

Note 5: The unit FSR stands for full-scale range. Linearity Error and Power Supply Rejection specs are based on this unit to eliminate dependence on a particular V_{REF} value to indicate the true performance of the part. The Linearity Error specification of the DAC1216 is 0.012% of FSR. This guarantees that after performing a zero and full-scale adjustment, the plot of the 4096 analog voltage outputs will each be within 0.012% × V_{REF} of a straight line which passes through zero and full-scale adjustment, the plot of the 4096 analog voltage outputs will each be within 0.012% × V_{REF} of a straight line which passes through zero and full-scale) are used for convenience to define specs of very small percentage values, typical of higher accuracy converters. 1 ppm of FSR = $V_{REF}/10^6$ is the conversion factor to provide an actual output voltage quantity. For example, the gain error tempco spec of ±6 ppm of FS/°C represents a worst-ccase full-scale gain error change with temperature from -40° C to $+85^{\circ}$ C of $\pm6(V_{REF}/10^6)(125^{\circ}$ C) or $\pm0.75(10^{-9})$ V_{REF} which is $\pm0.075\%$ of V_{REF}.

Note 6: To achieve this low feedthrough in the D package, the user must ground the metal lid. If the lid is left floating the feedthrough is typically 6 mV.

Note 7: A 10 nA leakage current with R_{Fb}=20k and V_{REF}=10V corresponds to a zero error of (10×10⁻⁹×20×10³)×100% 10V or 0.002% of FS.

Note 8: Human body model, 100 pF discharged through 1.5 k Ω resistor.

Note 9: Tested limit for -1 suffix parts applies only at 25°C.

Note 10: Typicals are at 25°C and represent the most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Design limits are guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Typical Performance Characteristics









V_{CC} - SUPPLY VOLTAGE (V_{DC})

TL/H/5691-2

4-106

Definition of Package Pinouts

(A1-A12): Digital Inputs. A12 is the least significant digital input (LSB) and A1 is the most significant digital input (MSB).

IOUT1: DAC Current Output 1. IOUT1 is a maximum for a digital input of all 1s, and is zero for a digital input of all 0s.

 I_{OUT2} : DAC Current Output 2. I_{OUT2} is a constant minus I_{OUT1} or $I_{OUT1} + I_{OUT2} = constant$ (for a fixed reference voltage).

R_{Fb}: Feedback Resistor. The feedback resistor is provided on the IC chip for use as the shunt feedback resistor for the external op amp which is used to provide an output voltage for the DAC. This on-chip resistor should always be used (not an external resistor) since it matches the resistors in the on-chip R-2R ladder and tracks these resistors over temperature.

 $\mathbf{V_{REF}}$: Reference Voltage Input. This input connects to an external precision voltage source to the internal R-2R ladder. V_{REF} can be selected over the range of 10V to -10V. This is also the analog voltage input for a 4-quadrant multiplying DAC application.

 V_{CC} : Digital Supply Voltage. This is the power supply pin for the part. V_{CC} can be from 5 V_{DC} to 15 V_{DC} . Operation is optimum for 15 V_{DC} .

GND: Ground. This is the ground for the circuit.

Definition of Terms

Resolution: Resolution is defined as the reciprocal of the number of discrete steps in the DAC output. It is directly related to the number of switches or bits within the DAC. For example, the DAC1218 has 2¹² or 4096 steps and therefore has 12-bit resolution.

Linearity Error: Linearity error in the maximum deviation from a straight line passing through the endpoints of the DAC transfer characteristic. It is measured after adjusting for zero and full scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

National's linearity test (a) and the best straight line test (b) used by other suppliers are illustrated below. The best straight line (b) requires a special zero and FS adjustment for each part, which is almost impossible for the user to determine. The end point test uses a standard zero FS adjustment procedure and is a much more stringent test for DAC linearity.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the DAC full-scale output.

Settling Time: Full-scale current settling time requires zero to full-scale or full-scale to zero output change. Settling time is the time required from a code transition until the DAC output reaches within $\pm~1/2$ LSB of the final output value.

 $\label{eq:Full-scale Error: Full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideally, for the DAC1218 full-scale is V_{REF}-1 LSB. For V_{REF}=10V and unipolar operation, V_{FULL-SCALE}=10.0000V-2.44 mV=9.9976V. Full-scale error is adjustable to zero.$

Differential Non-Linearity: The difference between any two consecutive codes in the transfer curve from the theoretical 1 LSB is differential non-linearity.

Monotonic: If the output of a DAC increases for increasing digital input code, then the DAC is monotonic. A 12-bit DAC which is monotonic to 12 bits simply means that input increasing digital input codes will produce an increasing analog output.



b) Shifting FS adjust to pass best straight line test



TL/H/5691-3
Application Hints

The DAC1218 and DAC1219 are pin-for-pin compatible with the DAC1220 series but feature 12 and 11-bit linearity specifications. To preserve this degree of accuracy, care must be taken in the selection and adjustments of the output amplifier and reference voltage. Careful PC board layout is important, with emphasis made on compactness of components to prevent inadvertent noise pickup and utilization of single point grounding and supply distribution.

1.0 BASIC CIRCUIT DESCRIPTION

Figure 1 illustrates the R-2R current switching ladder network used in the DAC1218 and DAC1219. As a function of the logic state of each digital input, the binarily weighted current in each leg of the ladder is switched to either I_{OUT1} or I_{OUT2} . The voltage potential at I_{OUT1} and I_{OUT2} must be at zero volts to keep the current in each leg the same, independent of the switch state.

The switches operate with a small voltage drop across them and can therefore conduct currents of either polarity. This permits the reference to be positive or negative, thereby allowing 4-quadrant multiplication by the digital input word. The reference can be a stable DC source or a bipolar AC signal within the range of \pm 10V, for specified accuracy, with an absolute maximum range of \pm 25V. The reference can also exceed the applied V_{CC} of the DAC.

The maximum output current from either $I_{OUT1} \mbox{ or } I_{OUT2}$ is equal to

$$\frac{V_{\text{REF(max)}}}{R} \left(\frac{4095}{4096}\right)$$

where R is the reference input resistance (typically 15 k Ω). A high level on any digital input steers current to I_{OUT1} and a low level steers current to I_{OUT2} .

2.0 CREATING A UNIPOLAR OUTPUT VOLTAGE (A DIGITAL ATTENUATOR)

To generate an output voltage and keep the potential at the current output terminals at 0V, an op amp current to voltage converter is used. As shown in *Figure 2*, the current from I_{OUT1} flows through the feedback resistor, forcing a proportional voltage at the amplifier output. The voltage at I_{OUT1} is held at a virtual ground potential. The feedback resistor is provided on the chip and should always be used as it matches and tracks the R value of the R-2R ladder. The output voltage is the opposite polarity of the applied reference voltage.

2.1 Amplifier Considerations

To maintain linearity of the output voltage with changing digital input codes the input offset voltage of the amplifier must be nulled. The resistance from I_{OUT1} to ground ($R_{I_{OUT1}}$) varies non-linearly with the applied digital code from a minimum of R with all ones applied to the input to near ∞ with an all zeros code. Any offset voltage between the amplifier inputs appears at the output with a gain of

$$1 + \frac{R_F}{R_{IOUT1}}$$

Since R_{IOUT1} varies with the input code, any offset will degrade output linearity. (See Note 4 of Electrical Characteristics.)

If the desired amplifier does not have offset balancing pins available (it could be part of a dual or quad package) the nulling circuit of *Figure 3* can be used. The voltage at the non-inverting input will be set to $-V_{OS}$ initially to force the inverting input to 0V. The common technique of summing current into the amplifier summing junction cannot be used as it directly introduces a zero code output current error.



Note: Switches shown in digital high state.

FIGURE 1. The R-2R Current Switching Ladder Network



FIGURE 3. Zeroing an Amplifier Which Does Not Have Balancing Provisions

The selected amplifier should have as low an input bias current as possible since input bias current contributes to the current flowing through the feedback resistor. BI-FETTM op amps such as the LF356 or LF351 or bipolar op amps with super β input transistors like the LM11 or LM308A produce negligible errors.

2.2 Zero and Full-Scale Adjustments

The fundamental purpose is to make the output voltages as near 0 V_{DC} as possible. This is accomplished in the circuit of *Figure 2* by shorting out the amplifier feedback resistance, and adjusting the V_{OS} nulling potentiometer of the op amp until the output reads zero volts. This is done, of course, with an applied digital input of all zeros if I_{OUT1} is driving the op amp (all ones for I_{OUT2}). The feedback short is then removed and the converter is zero adjusted.

A unique characteristic of these DACs is that any full-scale or gain error is always negative. This means that for a fullscale input code the output voltage, if not inherently correct, will always be less than what it should be. This ensures that adding an appropriate resistance in series with the internal feedback resistor, R_{Fb} , will always correct for any gain error. The 50 Ω potentiometer in *Figure 2* is all that is needed to adjust the worst case DAC gain error.

Conversion accuracy is only as good as the applied reference voltage, so providing a source that is stable over time and temperature is important.

2.3 Output Settling Time

The output voltage settling time for this circuit in response to a change of the digital input code (a full-scale change is the worst case) is a combination of the DAC's output current settling characteristics and the settling characteristics of the output amplifier. The amplifier settling is further degraded by a feedback pole formed by the feedback resistance and the DAC output capacitance (which varies with the digital code). First order compensation for this pole is achieved by adding a feedback zero with capacitor C_C shown in *Figure 2*.

In many applications output response time and settling is just as important as accuracy. It can be difficult to find a single op amp that combines excellent DC characteristics (low V_{OS} , V_{OS} drift and bias current) with fast response and settling time. BI-FET op amps offer a reasonable compromise of high speed and good DC characteristics. The circuit of *Figure 4* illustrates a composite amplifier connection that combines the speed of a BI-FET LF351 with the excellent DC input characteristics of the LM11. If output settling time is not so critical, the LM11 can be used alone.

Figure 5 is a settling time test circuit for the complete voltage output DAC circuit. The circuit allows the settling time of the DAC amplifier to be measured to a resolution of 1 mV out of a zero to \pm 10V full-scale output change on an oscilloscope. *Figure 6* summarizes the measured settling times for several output amplifiers and feedback compensation capacitors.

DAC1218/DAC1219

Application Hints (Continued)

DAC1218/DAC1219





FIGURE 4. Composite Output Amplifier Connection

TL/H/5691-7



FIGURE 5. DAC Settling Time Test Circuit

Amplifier	Cc	Settling Time to 0.01%
LM11	20 pF	30 µs
LF351	15 pF	8 μs
LF351	30 pF	5 μs
Composite LM11-LF351	20 pF	8 µs
LF356	15 pF	6 μs

FIGURE 6. Some Measured Settling Times

Application Hints (Continued)

3.0 OBTAINING A BIPOLAR OUTPUT VOLTAGE FROM A FIXED REFERENCE

The addition of a second op amp to the circuit of Figure 2 can generate a bipolar output voltage from a fixed reference voltage (Figure 7). This, in effect gives sign significance to the MSB of the digital input word to allow two quadrant multiplication of the reference voltage. The polarity of the reference voltage can also be reversed to realize full 4-quadrant multiplication.

The output responds in accordance to the following expression:

$$V_{O} = V_{REF} \left(\frac{D - 2048}{2048} \right), 0 \le D \le 4095$$

where D is the decimal equivalent of the true binary input word. This configuration inherently accepts a code (halfscale or D=2048) to provide 0V out without requiring an external 1/2 LSB offset as needed by other bipolar multiplying DAC circuits.

Only the offset voltage of amplifier A1 need be nulled to preserve linearity. The gain setting resistors around A2 must match and track each other. A thin film, 4-resistor network available from Beckman Instruments, Inc. (part no. 694-3-R10K-D) is ideally suited for this application. Two of the four resistors can be paralleled to form R and the other two can be used separately as the resistors labeled 2R.

Operation is summarized in the table below:

				I	App Digita	lied I Inpu	t					Decimal	N N	/out
MSB		•		•	•				•		LSB	Equivalent	+ VREF	- VREF
1	1	1	1	1	1	1	1	1	1	1	1	4095	V _{REF} -1 LSB	- V _{REF} +1 LSB
1	1	0	0	0	0	0	0	0	0	0	0	3072	V _{REF} /2	- V _{REF} /2
1	0	0	0	0	0	0	0	0	0	0	0	2048	0	0
0	1	1	1	1	1	1	1	1	1	1	1	2047	-1 LSB	+ 1 LSB
0	1	0	0	0	0	0	0	0	0	0	0	1024	-V _{REF} /2	+ V _{REF} /2
0	0	0	0	0	0	0	0	0	0	0	0	0	-V _{BEF}	+ V _{REF}

Where 1 LSB = 2048



*0.1% matching

FIGURE 7. Obtaining a Bipolar Output from a Fixed Reference

Application Hints (Continued)

3.1 Zero and Full-Scale Adjustments

The three adjustments needed for this circuit are shown in *Figure 7*. The first step is to set all of the digital inputs LOW (to force I_{OUT1} to 0) and then trim "zero adjust" for zero volts at the inverting input (pin 2) of OA1. Next, with a code of all zeros still applied, adjust "- full-scale adjust", the reference voltage, for $V_{OUT} = \pm |(\text{ideal } V_{\text{REF}})|$. The sign of the output voltage will be opposite that of the applied reference. Finally, set all of the digital inputs HIGH and adjust "+ full-scale adjust" for $V_{OUT} = V_{\text{REF}}$ (511/512). The sign of the output at this time will be the same as that of the reference voltage. This + full-scale adjustment scheme takes into account the effects of the V_{OS} of amplifier A2 (as long as this offset is less than 0.1% of V_{REF}) and any gain errors due to external resistor mismatch.

4.0 MISCELLANEOUS APPLICATION HINTS

The devices are CMOS products and reasonable care should be exercised in handling them to prevent catastrophic failures due to electrostatic discharge.

During power-up supply voltage sequencing, the negative supply of the output amplifier may appear first. This will typically cause the output of the op amp to bias near the negative supply potential. No harm is done to the DAC, however, as the on-chip 15 k Ω feedback resistor sufficiently limits the current flow from I_{OUT1} when this lead is clamped to one diode drop below ground.

As a general rule, any unused digital inputs should be tied high or low as required by the application. As a troubleshooting aid, if any digital input is left floating, the DAC will interpret that input as a logical 1 level.

Additional Application Ideas

For the circuits shown, D represents the decimal equivalent of the binary digital input code. D ranges from 0 (for an all zeros input code) to 4095 (for an all ones input code) and for any code can be determined from:

 $D = 2048(A1) + 1024(A2) + 512(A2) + \dots 2(A11) + 1(A12)$

where AN = 1 if that input is high

AN = 0 if that input is low

DAC Controlled Amplifier



TL/H/5691-10



4[°]



National Semiconductor DAC1265A/DAC1265 Hi-Speed 12-Bit D/A Converter with Reference

General Description

The DAC1265A and DAC1265 are fast 12-bit digital to analog converters with internal voltage reference. These DACs use 12 precision high speed bipolar current steering switches, control amplifier, thin film resistor network, and buried zener voltage reference to obtain a high accuracy, very fast analog output current. The DAC1265A and DAC1265 have 10%-90% full-scale transition time under 35 ns and settle to less than 1/2 LSB in 200 ns. The buried zener reference has long-term stability and temperature drift characteristics comparable to the best discrete or separate IC references.

These digital to analog converters are recommended for applications in CRT displays, precision instruments and data acquisition systems requiring throughput rates as high as 5 MHz for full range transitions.

Features

- Bipolar current output DAC and voltage reference
- Fully differential, non-saturating precision current switch — R_{OUT} and C_{OUT} do not change with digital input code.
- Internal buried zener reference 10V±1% max
- Precision thin film resistors for use with external op amp for voltage out or as input resistors for a successive approximation A/D converter
- Superior replacement for 12-bit D/A converters of this type

Key Specifications

- Resolution and Monotonicity 12 Bits
 Linearity 12 Bits (Guaranteed over temperature)
 Output Current Settling Time 400 ns max to 0.01%
 Gain Tempco ± 15 ppm/°C max
- Power Supply Sensitivity ±10 ppm of FS/% V_{SUPPLY}



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

please contact the National Semi	conductor Sales	Power Dissipation (Note 1)	1000 mW
Office/Distributors for availability and	specifications.	Short-Circuit Duration (Pins 4 to 12)	Continuous
Supply Voltage (V $^+$ and V $^-$)	±18V	Operating Temperature Range	Τμιν≤Τδ≤ Τμαχ
Current Output (Pin 9) Voltage	—3V, 12V	DAC1265AJ, DAC1265LJ	-55°C to +125°C
Logic Input Voltage	— 1V, 7V	DAC1265ACJ, DAC1265LCJ	0°C to +70°C
Reference Input Voltage (Pin 6)	±12V	Storage Temperature Bange	-65°C to +150°C
Analog GND to Power GND	±1V	Maximum Junction Temperature	150°C
Bipolar Offset	±12V	Lead Temperature (Soldering, 10 seco	nds) 300°C
10V Range	±12V	ESD Susceptibility (Note 13)	TBD

20V Range

 V^- to +24V

$$\label{eq:Electrical Characteristics} \begin{split} & \mathsf{Electrical Characteristics} \ \mathsf{V}_{SUPPLY} = \pm 15 \mathsf{V} \pm 5\% \ \text{unless otherwise noted}. \ \textbf{Boldface limits apply over temperature,} \\ & \mathsf{T}_{MIN} \leq \mathsf{T}_{A} \leq \mathsf{T}_{MAX}. \ \text{For all other limits} \ \mathsf{T}_{A} = 25^\circ C. \end{split}$$

					DAC1265A					
Parameter	c	onditions	See Note	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Units
CONVERTER CH	IARACTERI	STICS								
Resolution			1		12			12		Bits
Linearity Error Max	Zero and F AJ and LJ S ACJ and LC	ull-Scale Adjusted Suffix Parts CJ Suffix Parts	4	± 1⁄8	± 1/4 ± 1/2	±1/2	± 1⁄4	±1/2 ±3/4	±3⁄4	LSB
Differential Non-Linearity Max	Zero and F	ull-Scale Adjusted		± 1/4	± 1⁄2		± 1⁄2	±3⁄4		
Monotonicity	AJ and LJ S ACJ and LC	Suffix Parts CJ Suffix Parts			12 12	12		12 12	12	Bits
Full-Scale (Gain) Error Max	R2=50 Ω in	n Figure 1	5	±0.1	±0.20		±0.1	±0.20		% Full- Scale
Offset Error Max	Unipolar (F	<i>igure 1</i> Pin 8 Open)	6	±0.01	±0.05		±0.01	±0.05		
All Bits OFF, Logic "0"	Bipolar (R1 <i>Figure 2</i>)	and R2 = 50 Ω in	7	±0.05	±0.1		±0.05	±0.15		
Zero Error Max MSB ON	Bipolar (R1 <i>Figure 2</i>)	and R2 = 50 Ω in	8	±0.05	±0.1		±0.05	±0.15		
Gain Adjustment Range Min	$R2 = 50\Omega \pm$	50Ω in <i>Figure 1</i>			±0.2			±0.2		
Bipolar Offset Adjustment Range Min	R1 = $50\Omega \pm$ in <i>Figure 2</i>	50Ω and R2 = 50 Ω			±0.15			±0.15		
Full-Scale (Gain)	Using the	AJ and LJ Suffix	9	10	15		15	30		ppm/°C
l emperature Coefficients Max	Reference	ACJ and LCJ Suffix		10		20	15		50	
Unipolar Offset	1	AJ and LJ Suffix		1	2		1	2		
Temperature Coefficients Max		ACJ and LCJ Suffix		1		2	1		2	
Bipolar Zero		AJ and LJ Suffix		5	10		5	10		
Coefficients Max		ACJ and LCJ Suffix		5		10	5		10	
Output Resistance	Exclusive of Range Ra	of Offset and		7.5	6 to 10		7.5	6 to 10		kΩ

\sim
\mathbf{P}
0
<u></u>
N
<u>6</u>
g
Р.
<u> </u>
Ď
-
\mathbf{c}
_
N
S
/ m

-

				ם	AC1265A		I	DAC1265		
Paramete	er	Conditions	See Note	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Units
Current Outpu	ut	Unipolar		-2	−1.6 to −2.4		-2	−1.6 to −2.4		mA
		Bipolar		±1.0	±0.8 to ±1.2		±1.0	±0.8 to ±1.2		
Output Capacitance				25			25			pF
Output Noise 10V Range)	(FS,	10 Hz to 100 kHz with Internal Reference		40			40			μVrms
Typ Output Voltage Rang	es	Using Internal Offset and Range I	٦s	±2.5, ±5	, ± 10, 0 to	o 5, 0 to 1	0			V
Reference Inp Resistance	out			20.8	15 to 25		20.8	15 to 25		kΩ
Output Compliance Voltage						– 1.5 to 10			— 1.5 to 10	V
REFERENCE	OUT	PUT CHARACTERISTICS								
Reference Voltage	Min	I _{REF} =1.5 mA		10.00	9.90		10.00	9.90		V
Temperature	Max			±8	10.10		±12	10.10		ppm/°C
Coefficient										
Reference Output Currer Min	nt				3.0			3.0		mA
Output Resistance M	ax	$f_O = 1 \text{ kHz}, 0.5 \text{ mA} \le I_{REF} \le 3 \text{ mA}$		0.05	1.0		0.05	1.0		Ω
DIGITAL AND	DDC	CHARACTERISTICS			-					
Logic Input Voltage		Logic High AJ and LJ Suffix Bit ON ACJ and LCJ Suffix			2 to 5.5 1.9 to 5.5	2 to 5.5		2 to 5.5 1.9 to 5.5	2 to 5.5	V
	Мах	Logic Low AJ and LJ Suffix Bit OFF ACJ and LCJ Suffix			0.8 1.0	0.8		0.8 1.0	0.8	
Logic Input Current Max		Logic High AJ and LJ Suffix ACJ and LCJ Suffix		150 150	300 280	300	150 150	300 280	300	μΑ
		Logic Low AJ and LJ Suffix ACJ and LCJ Suffix		45 45	100 90	100	45 45	100 90	100	
Power Supply	1+	V ⁺ Supply=15V \pm 10%		3	5		3	5		mA
Current Max - V-		V^{-} Supply = -15V ± 10%		-12	- 18		-12	- 18		
Power Dissipation M	ax	V _{SUPPLY} ≔ ±15V		225	345		225	345		mW
Power Supply		V^+ Supply = 15V ± 10%	10	±3	±10		±3	±10		ppm of FS/
Sensitivity Ma	X	V^- Supply = -15V ± 10%	10	±15	±25		±15	±25		% V _{SUPPLY}
	_									

Electrical Characteristics (Continued) $V_{SUPPLY} = \pm 15V \pm 5\%$ unless otherwise noted. Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C.										
				DAC1265A						
Parameter	Conditions	See Note	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Typ (Note 11)	Tested Limit (Note 2)	Design Limit (Note 3)	Units	
AC CHARACTE	AC CHARACTERISTICS									
Settling Time Max	FSR Change		200		400	200		400	ns	
Full-Scale Transition Max	10% to 90% Rise Time Plus Delay Time		15		30	15		30	ns	
	90% to 10% Fall Time Plus Delay Time		30		50	30		50		
Note 1: The typical θ_{JA} of the 24-pin package is 80° C/W. Note 2: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level). Note 3: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels. Note 4: Linearity error = $\frac{V_{OUT} - V_{OFFSET} - (D \times V_{LSB})}{V_{LSB}}$ where $V_{LSB} = \frac{V_{FS} - V_{OFFSET}}{4095}$ and D is the digital input (0 to 4095) which produced V_{OUT} . Note 5: Percent gain error for 10V range = $\frac{(V_{FS} - V_{OFFSET}) - (4095/4096)10V}{10V} \times 100$.										
Note 6: Unipolar of Note 7: Bipolar off	Set error for 10V range = $(V_{OUT} - (V_{OUT} - (V_{O$	/10V)×10 -5V) ×10	0 in percent of fi 0 in percent of ful	ull-scale. Il-scale.						
Note 8: Bipolar zero error for 10V range=(V _{OUT} /10V)×100 in percent of full-scale. Note 9: Gain error tempco= $\frac{(V_{FS}-V_{OFFSET})at(T_{MAX} \text{ or } T_{MIN})-(V_{FS}-V_{OFFSET})at 25^{\circ}C}{10V range \times (T_{MAX} \text{ or } T_{MIN}-25^{\circ}C)} \times 10^{6}$ in ppm/*C.										
Note 10: Power supply sensitivity for 10V range = $10^6 \times (V_{FS} - V_{OFFSET})$ at (16.5V or -13.5V) - (V _{FS} - V_{OFFSET}) at (13.5V or -16.5V) in ppm of FS/% Ve.										

Note 10: Power supply sensitivity for 10V range = $10^6 \times \frac{(VFS - VOFFSET) at (10.5V bi - 13.5V) - (VFS - VOFFSET) at (13.5V bi - 10.5V) - (VFS - 10$

The opposite supply is held at -15V or +15V respectively.

Note 11: Typicals are at 25°C and represent most likely parametric norm.

Note 12: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 13: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Description and Applications

1.0 BUFFERED VOLTAGE OUTPUT CONNECTION

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (LF401A) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV maximum offset voltage should be used to keep offset errors below $\frac{1}{2}$ LSB). Unipolar zero will typically be within $\pm \frac{1}{2}$ LSB (plus op amp offset), and if a 50 Ω fixed resistor is substituted for the 100 Ω trimmer (R2, *Figure 1*), full-scale accuracy will be within 0.1% (0.20% maximum). Substituting a 50 Ω resistor for the 100 Ω bipolar offset trimmer (R1, *Figure 2*) will give a bipolar zero typically within ± 2 LSB (0.05%).

1.1 Unipolar Configuration (Figure 1)

This configuration will provide a unipolar 0V to 9.9976V output range.

Step 1—Offset Adjust (Zero)

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000V (1 LSB=2.44 mV). In most cases this trim is not needed.

Step 2-Gain Adjust

Turn all bits ON and adjust 100Ω gain trimmer, R2, until the output is 9.9976V (full-scale adjusted to 1 LSB less than nominal full-scale of 10.000V). If a 10.2375V full-scale is desired (exactly 2.5 mV/bit), insert a 120 Ω resistor in series with the gain resistor at pin 10 to the op amp output.

1.2 Bipolar Configuration (Figure 2)

This configuration will provide a bipolar output voltage from -5.000V to 4.9976V, with positive full-scale occurring with all bits ON (all 1s).

Step 1—Offset Adjust

Turn OFF all bits. Adjust 100 Ω offset trimmer, R1, to give -5.000V output.

Step 2—Gain Adjust

Turn ON all bits. Adjust 100Ω gain trimmer, R2, to give a reading of 4.9976V.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive. Bipolar zero error (MSB bit ON) is not adjusted separately and is typically $< \pm 0.05\%$ of FS after offset and gain adjust.



DAC1265A/DAC1265

4

1.3 Other Voltage Ranges (Figure 3)

The DAC1265A and DAC1265 can also be easily configured for a unipolar 0V to 5V range or $\pm 2.5V$ and $\pm 10V$ bipolar ranges by using the additional 5k application resistor provided at the 20V range R terminal, pin 11. For a 5V range (0V to 5V or $\pm 2.5V$), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either left open for unipolar or connected through a 100Ω pot to the REF OUT for the bipolar range. For the $\pm 10V$ range use the 5k resistors in series by connecting only pin 11 to the op amp output and connecting the bipolar offset as shown. The $\pm 10V$ option is shown in *Figure 3*.

2.0 INTERNAL/EXTERNAL REFERENCE USE

The performance of the DAC1265A and DAC1265 is specified with the internal reference driving the DAC since all trimming and testing (especially for full-scale error and bipolar operation) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to REF IN and 1.0 mA to BIPO-LAR OFFSET, if used). A minimum of 1.5 mA is available for driving external circuits. The reference is typically trimmed to $\pm 0.2\%$, then tested and guaranteed to $\pm 1.0\%$ maximum error. The temperature coefficient is comparable to that of the full-scale TC for a particular grade.

3.0 DIGITAL INPUT

The DAC1265A and DAC1265 use a standard positive true straight binary code for unipolar outputs (all 1s give full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0s on the inputs, the output will go to negative full-scale; with 100...00 (only the MSB on), the output will be 0.00V; with all 1s, the output will go to positive full-scale.

The threshold of the digital input circuitry is set at 1.4V and does not vary with supply voltage. The input lines can interface with any type of 5V logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in *Figure 4*. The input line can be modeled as a 30 k Ω resistance connected to a -0.7V rail.



TL/H/5242-6





4.0 APPLICATION OF ANALOG AND POWER GROUNDS

The DAC1265A and DAC1265 have separate analog and power ground pins to allow optimum connections for low noise and high speed performance. The two ground lines can be separated by up to 200 mV without any loss in performance. There may be some loss in linearity beyond that level. If these DACs are to be used in a system in which the two grounds will be ultimately connected at some distance from the device, it is recommended that parallel back-toback diodes be connected between the ground lines near the device to prevent a fault condition.

The analog ground at pin 5 is the ground reference point for the internal reference and is thus the "high quality" ground; it should be connected directly to the analog reference point of the system. The power ground at pin 12 can be connected to the most convenient ground reference point; analog power return is preferred, but digital ground is acceptable. If power ground contains high frequency noise beyond 200 mV, this noise may feed through the converter, so that some caution will be required in applying these grounds.

5.0 OUTPUT VOLTAGE COMPLIANCE

The DAC1265A and DAC1265 have a typical output compliance range from -2V to 10V. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from power ground. This is a linear effect that does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in ncn-linear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply.

6.0 DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CA-BLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. *Figure 5* shows a connection using the gain and bipolar output resistors to give a $\pm 1.60V$ bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors (R_x) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 mA to -2 mA unipolar output current and using the 10.0V reference voltage for bipolar offset. For example, setting R_x = 2.67 k\Omega gives a $\pm 1V$ range with a 1 k Ω equivalent output impedance.

This connection is especially useful for directly driving a long cable at high speed. Using a 50 Ω resistor for R_x would allow interface to a 50 Ω cable with a ±50 mV full-scale swing.

7.0 HIGH SPEED 12-BIT A/D CONVERTERS

The fast settling characteristics of the DAC1265A and DAC1265 make them ideal for high speed successive approximation A/D converters. The internal reference and trimmed internal resistors allow a 12-bit converter system to be constructed with a minimum parts count. Shown in *Figure* 6 is a configuration using standard components; this system completes a full 12-bit conversion in 10 μ s unipolar or bipolar. This converter will be accurate to $\pm 1/2$ LSB of 12 bits and have a typical gain TC of 10 pm/°C.





In the unipolar mode, the system range is 0V to 9.9976V, with each bit having a value of 2.44 mV. For true conversion accuracy, an A/D converter should be trimmed so that a given output code results from input levels from $\frac{1}{2}$ LSB below to $\frac{1}{2}$ LSB above the exact voltage represented by that code. Therefore, the converter zero point should be trimmed with an input voltage of 1.22 mV; trim R1 until the LSB just begins to appear in the output code (all other bits "0"). For full-scale, use an input voltage of 9.9963V (10V-1 LSB- $\frac{1}{2}$ LSB); then trim R2 until the LSB just begins to appear (all other bits "1").

The bipolar signal range is -5.0V to 4.9976V. Bipolar offset trimming is done by applying a -4.9988V input signal and trimming R3 for the LSB transition (all other bits "0").

Full-scale is set by applying 4.9963V and trimming R2 for the LSB transition (all other bits "1"). In many applications,

the pretrimmed internal resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 12-bit $\pm \frac{1}{2}$ LSB accuracy.

For fastest operation, the impedance at the comparator summing node must be minimized. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance at the summing node of 1 k Ω , 1 LSB=0.5 mV), to the point that comparator performance will be sacrificed. The contribution to this impedance from the DAC will vary with the input configuration (*Figure 6*, Input Rances Table).

To prevent dynamic errors, the input signal should have a low dynamic source impedance, such as that of the LF411A op amp.



Definition of Terms

Digital Inputs: The DAC1265A and DAC1265 accept digital input codes in binary format and may be user connected for any one of three binary codes: straight binary, two's complement, or offset binary.

Digital		Analog Output			
Input MSB LSB	Straight Binary	Straight Offset Binary Binary			
000000	zero	-FS (Full-Scale)	zero		
011111	1/₂ FS−1 LSB	zero – 1 LSB	+FS-1LSB		
100000	1∕2 FS	zero	-FS		
111 111	+FS-1LSB	+FS-1LSB	zero-1 LSB		

*Invert MSB with external inverter to obtain Two's Complement coding

Linearity Error: Linearity error of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full-scale (all bits ON).

Differential Non-Linearity: For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for a one-bit change in code. A differential non-linearity of ± 1 LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input. It is guaranteed by testing the major carry transitions, i.e., 100...000 to 011...111, etc.

Settling Time: Settling time is the time required for the output to settle to within the specified error band for any input

Ordering Information

code transition. It is usually specified for a full-scale or major carry transition.

Gain Tempco: The change in full-scale analog output over the specified temperature range expressed in parts per million of full-scale per °C (ppm of FS/°C). Gain error is measured with respect to 25°C at high (T_{MAX}) and low (T_{MIN}) temperatures. Gain tempco is calculated for both high (T_{MAX}-25°C) and low (25°C-T_{MIN}) ranges by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worstcase drift.

Offset Tempco: The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full-scale per °C (ppm of FS/°C). Offset error is measured with respect to 25°C at high (T_{MAX}) and low (T_{MIN}) temperatures. Offset tempco is calculated for both high (T_{MAX}-25°C) and low (25°C-T_{MIN}) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst-case drift.

Power Supply Sensitivity: Power supply sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -15V or +15V supplies. It is specified under DC conditions and expressed as parts per million of full-scale per percent of change in power supply (ppm of FS/%).

Temperature R	ange	0°C to 70°C	-55°C to + 125°C
Linearity Error	±1⁄2 Bit	DAC1265ACJ	DAC1265AJ
Over Temperature	±³∕₄ Bit	DAC1265LCJ	DAC1265LJ

National Semiconductor DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converter General Description

The DAC1266A and DAC1266 are fast 12-bit digital to analog converters. These DACs use 12 precision high speed bipolar current steering switches, control amplifier, and a thin film resistor network to obtain a high accuracy, very fast analog output current. The DAC1266A and DAC1266 have 10%-90% full-scale transition time under 30 ns and settle to less than $\frac{1}{2}$ LSB in 200 ns.

These digital to analog converters are recommended for applications in CRT displays, precision instruments and data acquisition systems requiring throughput rates as high as 5 MHz for full range transitions.

Features

- Bipolar current output DAC
- Fully differential, non-saturating precision current switch — R_{OUT} and C_{OUT} do not change with digital input code

- Precision thin film resistors for use with external op amp for voltage out or as input resistors for a successive approximate A/D converter
- Superior replacement for 12-bit D/A converters of this type

Key Specifications

- Resolution and Monotonicity 12 Bits
- Linearity 12 Bits
- (Guaranteed over temperature)
- Output Current Settling Time 400 ns max to 0.01%
- Full-Scale Transition Time (10%-90%) 30 ns
- Power Supply Sensitivity ±15 ppm of FS/% V_{SUPPLY}



Absolute Maximum Ratings (Note 11) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability and	a specifications.	Operating Temperature Bange	$T_{MINI} \leq T_A \leq T_{MAXY}$		
Supply Voltage (V ⁻)	0V to 18V	DAC1266AJ, DAC1266LJ	-55° C to $+125^{\circ}$ C		
Current Output (Pin 9) Voltage	—3V, 12V	DAC1266ACJ, DAC1266LCJ	0°C to +70°C		
Logic Input Voltage	— 1V, 7V	Storage Temperature Bange	-65°C to +150°C		
Reference Input Voltage (Pin 5)	±12V	Maximum Junction Temperature	150°C		
Analog GND to Power GND	±1V	Lead Temp. (Soldering, 10 sec.)	300°C		
Bipolar Offset	±12V	ESD Suscentibility (Note 12)	TBD		
10V Range	+ 12V		100		

20V Range

Power Dissipation (Note 1)

				DAC1266	Α		DAC126	6	
Parameter	Conditions	See Note	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units
CONVERTER CH	ARACTERISTICS								
Resolution				12			12		Bits
Linearity Error Max	Zero and Full-Scale Adjusted AJ and LJ Suffix Parts ACJ and LCJ Suffix Parts	4	± 1⁄8	± 1/4 ± 1⁄2	± 1/2	± 1⁄4	± ½ ± ¾	± 3⁄4	LSB
Differential Non-Linearity Max	Zero and Full-Scale Adjusted		± 1⁄4	± 1/2		± 1/2	± 3⁄4		
Monotonicity	AJ and LJ Suffix Parts ACJ and LCJ Suffix Parts			12 12	12		12 12	12	Bits
Full-Scale (Gain) Error Max	R2=50 Ω in <i>Figure 1</i>	5	±0.1	±0.20		±0.1	±0.20		% Full- Scale
Offset Error Max	Unipolar (Figure 1 Pin 7 Open)	6	±0.01	±0.05		±0.01	±0.05		
All Bits OFF, Logic ''0"	Bipolar (R1 and R2 = 50 Ω in Figure 2)	7	±0.05	±0.1		±0.05	±0.15		
Zero Error Max MSB ON	Bipolar (R1 and R2 = 50 Ω in Figure 2)	8	±0.05	±0.1		±0.05	±0.15		
Gain Adjustment Range Min	R2=50 Ω ±50 Ω in <i>Figure 1</i>			±0.2			±0.2		
Bipolar Offset Adjustment Range Min	R1=50 $\Omega\pm$ 50 Ω and R2=50 Ω in Figure 2			±0.15			±0.15		
Full-Scale (Gain) Temperature Coefficients Max	AJ and LJ Suffix ACJ and LCJ Suffix	9	1	3	3	5 5	10	10	ppm/°C
Unipolar Offset Temperature Coefficients Max	AJ and LJ Suffix ACJ and LCJ Suffix		1 1	2	2	1	2	2	
Bipolar Zero Temperature Coefficients Max	AJ and LJ Suffix ACJ and LCJ Suffix		5 5	10	10	5 5	10	10	
Output Resistance	Exclusive of Offset and Range R_{S}		7.5	6 to 10		7.5	6 to 10		kΩ
Current Output	Unipolar		-2	-1.6 to -2.4		-2	-1.6 to -2.4		mA
	Bipolar		±1.0	±0.8 to ±1.2		±1.0	±0.8 to ±1.2		

 V^- to +24V

1000 mW

Electrical Characteristics	(Continued) $V_{SUPPLY} = -15V \pm 5\%$ and $V_{REF} = 10.000V$ unless otherwise noted.
Boldface limits apply over temperature,	$T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}$ C.

•						DAC126	6A	DAC1266			
Parameter		Conditions		See Note	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units
Output Capacitance					25			25			pF
Typ Output Voltage Ranges		Using Internal Offs	set and Range R _S		±2.5	5, ±5, ±10	0, 0 to 5, 0	to 10			v
Reference Input Resistance					20.8	15 to 25		20.8	15 to 25		kΩ
Output Compliance Voltage							- 1.5 to 10			— 1.5 to 10	v
DIGITAL AND D	ос сн	ARACTERISTICS									
Logic Input Voltage		Logic High Bit ON	AJ and LJ Suffix ACJ and LCJ Suffix			2 to 5.5 1.9 to 5.5	2 to 5.5		2 to 5.5 1.9 to 5.5	2 to 5.5	v
	Мах	Logic Low Bit OFF	AJ and LJ Suffix ACJ and LCJ Suffix			0.8 1.0	0.8		0.8 1.0	0.8	
Logic Input Current Max		Logic High ACJ aı	AJ and LJ Suffix nd LCJ Sufix		150 150	300 280	300	150 150	300 280	300	μΑ
		Logic Low ACJ a	AJ and LJ Suffix nd LCJ Suffix		45 45	100 90	100	45 45	100 90	100	
Power Supply Current Max		V ⁻ Supply=-15	V±10%		-12	- 18		-12	- 18		mA
Power Dissipation Max		V ⁻ Supply=-15	v		180	270		180	270		mW
Power Supply		V ⁻ Supply=-12	V±5%	10	±15	±25		±15	±25		ppm of FS/
		V^- Supply = -15	V±10%	10	±15	±25		±15	±25		% VSUPPLY
AC CHARACTE	RIST	CS		1		T		1	I		·
Settling Time Max		FSR Change			200		400	200		400	ns
Full-scale		Delay Plus 10% to	90% Rise Time		15		30	15		30	
Transition Max		Delay Plus 90% to	0 10% Fall Time		30		50	30		50	ns
Note 1: The typical θ_{JA} of the 24-pin package is 80° C/W. Note 2: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level). Note 3: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels. Note 4: Linearity error = $\frac{V_{OUT} - V_{OFFSET} - (D \times V_{LSB})}{V_{LSB}}$ where $V_{LSB} = \frac{V_{FS} - V_{OFFSET}}{4005}$ and D is the digital input (0 to 4095) which produced V_{OUT} .											
Note 5: Percent	gain er	for for 10V range = $\frac{(V_I)}{(V_I)}$	<u>-/ 4095/2</u>	096)V _R	EE × 1	00.					
Note 6: Unipolar	offset	error for 10V range = (V_{OUT}/V_{REF}) × 100 in pe	rcent of	full-sca	le.					
Note 7: Bipolar o	offset e	ror for 10V range = $\frac{V_0}{V_0}$	$\frac{DUT - (-V_{REF}/2)}{V_{REF}} \times 100$	in perce	ent of fu	III-scale.					
Note 8: Bipolar z	ero err	or for 10V range = (V_C)	V_{REF} × 100 in perce	ent of ful	I-scale.	+ 25°C					
Note 9: Gain erro	or temp	$co = \frac{(v_{FS} - v_{OFFSET})}{10^{10}}$	$f_{\text{at (TMAX OF TMIN)}} = (V_{FS})^{-1}$	<u>- 25°C)</u>	FSET) a	× 10 ⁶	in ppm/°C.	40 -			
Note 10: Power	supply	sensitivity for 10V range	$\Theta = 10^6 \times \frac{(V_{FS} - V_{OFFS})}{(V_{FS} - V_{OFFS})}$	_{ET}) at (-	- 13.5V V _{RE}) — (V _{FS} — V = × 20%	OFFSET) at (-	-16.5V) in ppm of F	S/% V _S .	
Note 11: Absolu operating the de Note 12: Human	Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions. Note 12: Human body model, 100 pF discharged through a 1.5 kΩ resistor.										

Functional Description and Applications

1.0 BUFFERED VOLTAGE OUTPUT CONNECTION

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (LF401A) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV maximum offset voltage should be used to keep offset errors below 1/2 LSB). Unipolar zero will typically be within $\pm \frac{1}{2}$ LSB (plus op amp offset), and if a 50 Ω fixed resistor is substituted for the 100Ω trimmer (R2, Figure 1), full-scale accuracy will be within 0.1% (0.20% maximum). Substituting a 50 Ω resistor for the 100 Ω bipolar offset trimmer (R1, Figure 2) will give a bipolar zero error typically within ±2 LSB (0.05%).

1.1 Unipolar Configuration (Figure 1)

This configuration will provide a unipolar 0V to 9.9976V output range.

Step 1—Offset Adjust (Zero)

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000V (1 LSB=2.44 mV). In most cases this trim is not needed.

Step 2-Gain Adjust

Turn all bits ON and adjust 100Ω gain trimmer, R2, until the output is 9.9976V (full-scale adjusted to 1 LSB less than nominal full-scale of 10.000V). If a 10.2375V full-scale is desired (exactly 2.5 mV/bit), insert a 120Ω resistor in series with the gain resistor at pin 10 to the op amp output or use the LH0071 voltage reference.

1.2 Bipolar Configuration (Figure 2)

This configuration will provide a bipolar output voltage from -5.000V to 4.9976V, with positive full-scale occurring with all bits ON (all 1s).

Step 1-Offset Adjust

Turn OFF all bits. Adjust 100Ω offset trimmer, R1, to give -5.000V output.

Step 2-Gain Adjust

Turn ON all bits. Adjust 100Ω gain trimmer, R2, to give a reading of 4.9976V.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive. Bipolar zero error (MSB bit ON) is not adjusted separately and is typically < ±0.05% of FS after offset and gain adjust.

1.3 Other Voltage Ranges (Figure 3)

The DAC1266A and DAC1266 can also be easily configured for a unipolar 0V to 5V range or $\pm 2.5V$ and $\pm 10V$ bipolar ranges by using the additional 5k application resistor provided at the 20V range R terminal, pin 11. For a 5V span (0V to 5V or $\pm 2.5V$), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either left open for unipolar or connected through a 100Ω pot to the external

161





Functional Description and

Applications (Continued)

reference for the bipolar range. For the \pm 10V range use the 5k resistors in series by connecting only pin 11 to the op amp output and connecting the bipolar offset as shown. The \pm 10V option is shown in *Figure 3*.

2.0 DIGITAL INPUT

The DAC1266A and DAC1266 use a standard positive true straight binary code for unipolar outputs (all 1s give full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0s on the inputs, the output will go to negative full-scale; with 100...00 (only the MSB on), the output will be 0.00V; with all 1s, the output will go to positive full-scale.

The threshold of the digital input circuitry is set at 1.4V and does not vary with supply voltage. The input lines can interface with any type of SV logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in *Figure 4*. The input line can be modelled as a 30 k Ω resistance connected to a -0.7V rail.



TL/H/5068~4

FIGURE 4. Equivalent Digital Input Circuit

3.0 APPLICATION OF ANALOG AND POWER GROUND

The DAC1266A and DAC1266 have separate analog and power ground pins to allow optimum connections for low noise and high speed performance. The two ground lines can be separated by up to 200 mV without any loss in performance. There may be some loss in linearity beyond that level. If these DACs are to be used in a system in which the two grounds will be ultimately connected at some distance from the device, it is recommended that parallel back-toback diodes be connected between the ground lines near the device to prevent a fault condition. The analog ground at pin 3 is the ground reference point for the internal reference and is thus the "high quality" ground; it should be connected directly to the analog reference point of the system. The power ground at pin 12 can be connected to the most convenient ground reference point; analog power return is preferred, but digital ground is acceptable. If power ground contains high frequency noise beyond 200 mV, this noise may feed through the converter, so that some caution will be required in applying these grounds.

4.0 OUTPUT VOLTAGE COMPLIANCE

The DAC1266A and DAC1266 have a typical output compliance range from -2V to 10V. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from power ground. This is a linear effect that does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in non-linear performance. Compliance limits are a function of output current and negative supply.

5.0 DIRECT UNBUFFERED VOLTAGE OUTPUT FOR CABLE DRIVING

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 5 shows a connection using the gain and bipolar output resistors to give a \pm 1.60V bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors (R_X) can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 mA to -2 mA unipolar output current and using the 10.0V reference voltage for bipolar offset. For example, setting R_X=2.67 k\Omega gives a \pm 1V range with a 1 k Ω equivalent output impedance.

This connection is especially useful for directly driving a long cable at high speed. Using a 50 Ω resistor for R_X would allow interface to a 50 Ω cable with a \pm 50 mV full-scale swing.

6.0 HIGH SPEED 12-BIT A/D CONVERTERS

The fast settling characteristics of the DAC1266A and DAC1266 make them ideal for high speed successive approximation A/D converters. Shown in *Figure 6* is a configuration using standard components; this system completes a full 12-bit conversion in 10 μ s unipolar or bipolar. This converter will be accurate to $\pm 1/2$ LSB of 12 bits and have a typical gain TC of 10 ppm/°C.



In the unipolar mode, the system range is 0V to 9.9976V, with each bit having a value of 2.44 mV. For true conversion accuracy, an A/D converter should be trimmed so that a given output code results from input levels from $\frac{1}{2}$ LSB below to $\frac{1}{2}$ LSB above the exact voltage represented by that code. Therefore, the converter zero point should be trimmed with an input voltage of 1.22 mV; trim R1 until the LSB just begins to appear in the output code (all other bits "0"). For full-scale, use an input voltage of 9.9963V (10V-1 LSB- $\frac{1}{2}$ LSB); then trim R2 until the LSB just begins to appear (all other bits "1").

The bipolar signal range is -5.0V to 4.9976V. Bipolar offset trimming is done by applying a -4.9988V input signal and trimming R3 for the LSB transition (all other bits "0").

Full-scale is set by applying a 4.9963V and trimming R2 for the LSB transition (all other bits "1"). In many applications, the pretrimmed internal resistors are sufficiently accurate that external trimmers will be unnecessary, especially in situations requiring less than full 12-bit $\pm 1/2$ LSB accuracy.

For fastest operation, the impedance at the comparator summing node must be minimized. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance at the summing node of 1 kΩ, 1 LSB = 0.5 mV), to the point that comparator performance will be sacrificed. The contribution to this impedance from the DAC will vary with the input configuration (*Figure 6*, Input Ranges Table).

To prevent dynamic errors, the input signal should have a low dynamic source impedance, such as that of the LF411A op amp.

Definition of Terms

Digital Inputs: The DAC1266A and DAC1266 accept digital input codes in binary format and may be user connected for any one of three binary codes: straight binary, two's complement, or offset binary.

	Analog Output						
Digital Input MSB LSB	Straight Binary	Offset Binary	Two's Complement*				
000000	zero	-FS (Full-Scale)	zero				
011111	1/2 FS-1 LSB	zero-1 LSB	+ FS-1 LSB				
100000	1∕₂ FS	zero	-FS				
111111	+ FS-1 LSB	+ FS-1 LSB	zero-1 LSB				

*Invert MSB with external inverter to obtain Two's Complement coding

Ordering Information

Temperature R	ange	0°C to 70°C	-55°C to +125°C			
Linearity Error	± 1∕₂ Bit	DAC1266ACJ	DAC1266AJ			
Over Temperature	±³∕₄ Bit	DAC1266LCJ	DAC1266LJ			

Linearity Error: Linearity Error of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full-scale (all bits ON).

Differential Non-Linearity: For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for a one-bit change in code. A differential non-linearity of ± 1 LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input. It is guaranteed by testing the major carry transitions; i.e., 100...000 to 011...111 etc.

Settling Time: Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full-scale or major carry transition.

Gain Tempco: The change in full-scale analog output over the specified temperature range expressed in parts per million of full-scale per °C (ppm of FS/°C). Gain error is measured with respect to 25°C at high (T_{MAX}) and low (T_{MIN}) temperatures. Gain tempco is calculated for both high (T_{MAX}-25°C) and low (25°C-T_{MIN}) ranges by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst-case drift.

Offset Tempco: The change in analog output with all bits OFF over the specified temperature expressed in parts per million of full-scale per °C (ppm of FS/°C). Offset error is measured with respect to 25°C at high (T_{MAX}) and low (T_{MIN}) temperatures. Offset tempco is calculated for both high (T_{MAX} - 25°C) and low (25°C - T_{MIN}) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst-case drift.

Power Supply Sensitivity: Power supply sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -15V supply. It is specified under DC conditions and expressed as parts per million of full-scale per percent of change in power supply (ppm of FS/%).

.



Section 5 Sample and Hold



Section 5 Contents

Sample and Hold Definition of Terms	5-3
Sample and Hold Selection Guide	5-4
LF198/LF298/LF198A/LF398A Monolithic Sample and Hold Circuits	5-5
LF13006/LF13007 Digital Gain Set	5-15
LH0023/LH0023C/LH0043/LH0043C Sample and Hold Circuits	5-22
LH0053/LH0053C High Speed Sample and Hold Amplifier	5-31
LH4860 Super Fast 12-Bit Track-Hold Amplifier	5-37

National Semiconductor

Sample and Hold Definition of Terms

Acquisition Time: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Aperture Time: The delay required between "Hold" command and an input analog transition, so that the transition does not affect the held output.

Dynamic Sampling Error: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times. Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

Hold Settling Time: The time required for the output to settle within 1 mV of final value after the "hold" logic command.

Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (DC) analog input voltage. Logic swing is 5V.

National Semiconductor

Sample and Hold Selection Guide

	Т	1				T	
	LH0023	LH0023 LH0043		LH0053		LH4860	Units
Accuracy Gain/Offset Error	0.01		0.1).2	0.01	% Max
Offset Voltage	t Voltage 20		. 40		7	5	mV Max
Droop Rate (25°C) C _S = 1000 pF C _S = 10000 pF	1	10 1		6		500 (Note 2)	mV/sec
Acquisition Time (25°C) $C_S = 1000 \text{ pF}$ $C_S = 10000 \text{ pF}$	N/A 50	10 4 30 (Not		4 ote 1)	0.15 (Note 2)	μs	
Aperture Time (25°C)	150	20)		10	6	ns
Temperature Range	-55 to +125	-55 to	-55 to +125		o + 125	-55 to +125	°C
Comment	Low Drift	Medium Speed Hi		High	Speed	12-Bit High Speed	<u></u>
Note 1: C _S = 100 pF Note 2: C _S is internal							
	LF198A	LF398A	LF	198	LF398	LF298	Units
Accuracy Gain/Offset Error	0.01	0.01	0.	.02	0.02	0.02	% Max
Offset Voltage	2	3		5	10	5	mV Max
Droop Rate (25°C) $C_S = 1000 \text{ pF}$ $C_S = 10000 \text{ pF}$	30 3	30 3	30 3		30 3	30 3	mV/sec
Acquisition Time (25°C) $C_S = 1000 \text{ pF}$ $C_S = 10000 \text{ pF}$	4 20	4 20	4 20		4 20	4 20	μs
Aperture Time (25°C)	250	250	0 250		250	250	ns
Temperature Range	-55 to +125	0 to +70	—55 t	o + 125	0 to +70	-25 to +85	°C
Comment	Low Drift	Low Drift	Gei Pur	neral pose	General Purpose	Low Drift	

National Semiconductor

LF198/LF298/LF398, LF198A/LF398A Monolithic Sample and Hold Circuits

General Description

The LF198/LF298/LF398 are monolithic sample and hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6 μ s to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy.

P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1 μ F hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold mode, even for input signals equal to the supply voltages.

Features

- Operates from ±5V to ±18V supplies
- Less than 10 µs acquisition time
- TTL, PMOS, CMOS compatible logic input
- \blacksquare 0.5 mV typical hold step at C_h = 0.01 μF
- Low input offset
- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF198 will operate from \pm 5V to \pm 18V supplies. It is available in an 8-lead TO-5 package.

An "A" version is available with tightened electrical specifications.

Typical Connection and Performance Curve



Connection Diagrams







Metal Can Package



Order Number LF198H, LF298H, LF398H, LF198AH or LF398AH See NS Package Number H08C TL/H/5692-11

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage ±18V Power Dissipation (Package Limitation) (Note 1) 500 mW Operating Ambient Temperature Range LF198/LF198A -55°C to +125°C LF298 -25°C to +85°C LF398/LF398A 0°C to +70°C Storage Temperature Range -65°C to +150°C

Input Voltag	upply Voltage						
Logic To Log	gic Reference Differential Voltage	+7V, -30V					
(Note 2)							
Output Shor	t Circuit Duration	Indefinite					
Hold Capaci	tor Short Circuit Duration	10 sec					
Lead Tempe	260°C						
Thermal Re							
H package	ir)						
85°C/W (Board mount in 400LF/min air f							
N package	115°C/W						

 $\theta_{\rm JC}$ (typical) 20°C/W

Electrical Characteristics (Note 3)

Parameter	Conditions	LF198/LF298			LF398			Units
, aramotor	contactions	Min	Тур	Max	Min	Тур	Max 7 10 50 100 0.01 0.02 4 6 6.5 6.5 10 200 200	01110
Input Offset Voltage, (Note 6)	$T_j = 25^{\circ}C$ Full Temperature Range		1	3 5		2	7 10	mV mV
Input Bias Current, (Note 6)	$T_j = 25^{\circ}C$ Full Temperature Range		5	25 75	-	10	50 100	nA nA
Input Impedance	$T_j = 25^{\circ}C$		1010			.1010		Ω
Gain Error	$T_j = 25^{\circ}$ C, $R_L = 10$ k Full Temperature Range		0.002	0.005 0.02		0.004	0.01 0.02	% %
Feedthrough Attenuation Ratio at 1 kHz	$T_{j} = 25^{\circ}C, C_{h} = 0.01 \ \mu F$	86	96		80	90		dB
Output Impedance	T _j = 25°C, "HOLD" mode Full Temperature Range		0.5	2 4		0.5	4 6	Ω Ω
"HOLD" Step, (Note 4)	$T_{j} = 25^{\circ}C, C_{h} = 0.01 \ \mu\text{F}, V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV
Supply Current, (Note 6)	Tj≥25°C		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	$T_j = 25^{\circ}C$		2	10	-	2	10	μ Α
Leakage Current into Hold Capacitor (Note 6)	T _j = 25°C, (Note 5) Hold Mode		30	100		30	200	pА
Acquisition Time to 0.1%	$\begin{array}{l} \Delta V_{OUT}=10 \text{V}, \text{C}_{h}=1000 \text{ pF} \\ \text{C}_{h}=0.01 \ \mu \text{F} \end{array}$		4 20			4 20		μs μs
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	80	110		80	110		dB
Differential Logic Threshold	$T_j = 25^{\circ}C$	0.8	1.4	2.4	0.8	1.4	2.4	v

Electrical Characteristics (Continued) (Note 3)								
Parameter	Conditions		LF1984	•	LF398A			Unite
Falameter			Тур	Max	Min	Тур	Max	Units
Input Offset Voltage, (Note 6)	$T_j = 25^{\circ}C$ Full Temperature Range		1	1 2		2	2 3	mV mV
Input Bias Current, (Note 6)	$T_j = 25^{\circ}C$ Full Temperature Range		5	25 75		10	25 50	nA nA
Input Impedance	$T_{j} = 25^{\circ}C$		10 ¹⁰			10 ¹⁰		Ω
Gain Error	$T_j = 25^{\circ}C, R_L = 10k$ Full Temperature Range		0.002	0.005 0.01		0.004	0.005 0.01	% %
Feedthrough Attenuation Ratio at 1 kHz	$T_{j} = 25^{\circ}C, C_{h} = 0.01 \ \mu F$	86	96		86	90		dB
Output Impedance	$T_j = 25^{\circ}C$, "HOLD" mode Full Temperature Range		0.5	1 4		0.5	1 6	Ω Ω
"HOLD" Step, (Note 4)	$T_{j} = 25^{\circ}C, C_{h} = 0.01 \mu F, V_{OUT} = 0$		0.5	1		1.0	1	mV
Supply Current, (Note 6)	T _j ≥25°C		4.5	5.5	_	4.5	6.5	mA
Logic and Logic Reference Input Current	$T_j = 25^{\circ}C$		2	10		2	10	μΑ
Leakage Current into Hold Capacitor (Note 6)	$T_j = 25^{\circ}C$, (Note 5) Hold Mode		30	100		30	100	pА
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V, C_h = 1000 \mu F$ $C_h = 0.01 \mu F$		4 20	6 25		4 20	6 25	μs μs
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	90	110		90	110		dB
Differential Logic Threshold	$T_j = 25^{\circ}C$	0.8	1.4	2.4	0.8	1.4	2.4	V

Note 1: The maximum junction temperature of the LF198/LF198A is 150°C, for the LF298, 115°C, and for the LF398/LF398A, 100°C. When operating at elevated ambient temperature, the power dissipation must be derated based on a thermal resistance ($\Theta_{|A}$) of 150°C/W.

Note 2: Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

Note 3: Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S = \pm 15V$, $T_j = 25^{\circ}C$, $-11.5V \le V_{IN} \le +11.5V$, $C_h = 0.01 \ \mu$ F, and $R_L = 10 \ k\Omega$. Logic reference voltage = 0V and logic voltage = 2.5V.

Note 4: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5V logic swing and a 0.01 µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

Note 5: Leakage current is measured at a *junction* temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

Note 6: These parameters guaranteed over a supply voltage range of ± 5 to $\pm 18V$, and an input range of $-V_S + 3.5V \le V_{IN} \le +V_S - 3.5V$.

Typical Performance Characteristics





LF198/LF298/LF398/LF198A/LF398A



5

Application Hints

Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may "sag back" up to 0.2% after a guick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. Ceramic is unusable with > 1% hysteresis. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. "NPO" or "COG" capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see the curve Dielectric Absorption Error. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198 is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten

DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1 k Ω potentiometer which has one end tied to V⁺ and the other end tied through a resistor to ground. The resistor should be selected to give ≈ 0.6 mA through the 1k potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10 pF capacitor from the wiper to the hold capacitor will give ± 4 mV hold step adjustment with a 0.01 μ F hold capacitor and 5V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

Logic Rise Time

For proper operation, logic signals into the LF198 must have a minimum dV/dt of 1.0 V/ μ s. Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/ μ s.

Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300Ω series resis

tor on the chip. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/µs. With no analog phase delay and 100 ns logic delay, one could expect up to (0.1 µs) $(0.6V/\mu s) = 60 \text{ mV}$ error if the "hold" signal arrived near maximum dV/dt of the input. A positive-going input would give a +60 mV error. Now assume a 1 MHz (3 dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.16 μ s) (0.6 V/ μ s) = -96 mV. Total output error is +60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

A curve labeled *Aperture Time* has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1 mV error fed into the output.

A second curve, *Hold Settling Time* indicates the time required for the output to settle to 1 mV after the "hold" command.

Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.

Guarding Technique



Use 10-pin layout. Guard around C_h is tied to output.





Use
$$\approx \frac{100}{A_V}$$
 pF from comp 2 to ground

(Output Follows Input in *Hold* Mode)



TL/H/5692-7
$V_{OS} \le 20 \mu V$ (No trim)

 $\frac{\Delta V_{OS}}{-} \approx 0.1 \mu V/^{\circ} C$ ΔŤ

30µV/sec

 $Z_{IN} \approx 1 M\Omega$

ΔVos

Δt

Typical Applications (Continued)



5-12

1.2M

ξ 3.3k

TL/H/5692-8

0.033µF

4.7k



LF198/LF298/LF398/LF198A/LF398A

Typical Applications (Continued)

Capacitor Hysteresis Compensation





TL/H/5692-10

Definition of Terms

Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

Acquisition Time: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a per cent difference.

Hold Settling Time: The time required for the output to settle within 1 mV of final value after the "hold" logic command.

Dynamic Sampling Error: The error introduced into the held cutput due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

Aperture Time: The delay required between "Hold" command and an input analog transition, so that the transition does not affect the held output.

PRELIMINARY

LF13006/LF13007

National Semiconductor

LF13006/LF13007 Digital Gain Set

General Description

The LF13006 and LF13007 are precision digital gain sets used for accurately setting non-inverting op amp gains. Gains are set with a 3-bit digital word which can be latched in with \overline{WR} and \overline{CS} pins. All digital inputs are TTL and CMOS compatible.

The LF13006 shown below will set binary scaled gains of 1, 2, 4, 8, 16, 32, 64, and 128. The LF13007 will set gains of 1, 2, 5, 10, 20, 50, and 100 (a common attenuator sequence). In addition, both versions have several taps and two uncommitted matching resistors that allow customization of the gain.

The gains are set with precision thin film resistors. The low temperature coefficient of the thin film resistors and their excellent tracking result in gain ratios which are virtually independent of temperature. The LF13006, LF13007 used in conjunction with an amplifier not only satisfies the need for a digitally programmable amplifier in microprocessor based systems, but is also useful for discrete applications, eliminating the need to find 0.5% resistors in the ratio of 100 to 1 which track each other over temperature.

Features

- TTL and CMOS compatible logic levels
- Microprocessor compatible
- Gain error 0.5% max
- Binary or scope knob gains
- Wide supply range + 5V to ± 18V
- Packaged in 16-pin DIP

Block Diagram and Typical Application (LF13006)



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V $^+$ to V $^-$	36V
Supply Voltage, V+ to GND	25V
Voltage at Any Digital Input	V+ to GND
Analog Voltage	V+ to (V- + 2V)

Electrical Characteristics (Note 2)

Operating Ratings (Note 1)

Operating Temperature Range Lead Temp. (Soldering, 10 seconds) -40°C to +85°C 260°C

Parameter	Conditions	Typ (Note 3)	Tested Limit (Note 4)	Design Limit (Note 5)	Units
Gain Error	A _{OUT} = ±10V ANA GND=0V I _{INPUT} <10 nA	0.3	0.5	0.5	%(max)
Gain Temperature Coefficient	$A_{OUT} = \pm 10V$ ANA GND=0V	0.001			%/°C
Digital Input Voltage Low High		1.4 1.6	0.8 2.0	0.8 2.0	V(max) V(min)
Digital Input Current Low High	V _{IL} =0V V _{IH} =5V	-38 0.0001	-100 1	- 100 1	μA(max) μA(max)
Positive Power Supply Current	All Logic Inputs Low	2	5	5	mA(max)
Negative Power Supply Current	All Logic Inputs Low	-1.7	-5	-5	mA(max)
Write Pulse Width, tW	V _{IL} =0V, V _{IH} =5V		150		ns(min)
Chip Select Set-Up Time, t _{CS}	V _{IL} =0V, V _{IH} =5V		250		ns(min)
Chip Select Hold Time, t _{CH}	V _{IL} =0V, V _{IH} =5V		0		ns(min)
DIG IN Set-Up Time, t _{DS}	V _{IL} =0V, V _{IH} =5V		150		ns(min)
DIG IN Hold Time, t _{DH}	V _{IL} =0V, V _{IH} =5V		60		ns(min)
Switching Time for Gain Change	(Note 4)	200			ns(max)
Switch On Resistance		3			kΩ
Unit Resistance, R		15	12-18		kΩ
R1 and R2 Mismatch		0.3	0.5	0.5	%(max)
R1/R2 Temperature Coefficient		0.001			%/°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: Parameters are specified at V⁺ = 15V and V⁻ = -15V. Min V⁺ to ground voltage is 5V. Min V⁺ to V⁻ voltage is 5V. Boldface numbers apply over full operating temperature ranges. All other numbers apply at T_A=T_i=25°C.

Note 3: Typicals are at 25°C and represent most likely parametric norm.

Note 4: Guaranteed and 100% production tested.

Note 5: Guaranteed (but not 100% production tested) over the operating temperature. These limits are not used to calculate outgoing quality levels.

Note 6: Settling time for gain change is the switching time for gain change plus settling time (see section on Settling Time).

Note 7: WR minimum high threshold voltage increases to 2.4V under the extreme conditions when all three digital inputs are simultaneously taken from 0V to 5V at a slew rate of greater than 500V/µS.

GAIN	TABLE

Digital Input			Gain					
	original impa	•	LF1	3006	LF1	3007		
DIG in 3	DIG in 2	DIG in 1	AOUT	BOUT	AOUT	BOUT		
0	0	0	1	1	1	1		
0	0	1	2	1.25	1.25	1		
0	1	0	4	2.5	2	1.6		
0	1	1	8	5	5	4		
1	0	0	16	10	10	8		
1	0	1	32	20	20	16		
1	1	0	64	40	50	40		
1	1	1	128	80	100	80		







Application Information

FLOW-THROUGH OPERATION

THE LF13006, LF13007 can be operated with control lines $\overline{\text{CS}}$ and $\overline{\text{WR}}$ grounded. In this mode new data on the digital inputs will immediately set the new gain value. Input data cannot be latched in this mode.

INPUT CURRENT

Current flowing through the input (pin 2) due to bias current of the op amp will result in a gain error due to switch impedance. Normally this error is very small. For example, 10 nA of bias current flowing through 3 k Ω of switch resistance will result in an error of 30 μ V at the summing node. However, applications that have significant current flowing through the input must take this effect into account.

SETTLING TIME

Settling time is a function of the particular op amp used with the LF13006/7 and the gain that is selected. It can be optimized and stability problems can be prevented through the use of a lead capacitor from the inverting input to the output of the amplifier. A lead capacitor is effective whenever the feedback around an amplifier is resistive, whether with discrete resistors or with the LF13006/7. It compensates for the feedback pole created by the parallel resistance and capacitance from the inverting input of the op amp to AC around.

Settling Time Test Circuit



TL/H/5114-6







Note 2: All 10k resistors 0.1% matched.

5-21

5

National Semiconductor

LH0023/LH0023C/LH0043/LH0043C Sample and Hold Circuits

General Description

The LH0023/LH0023C and LH0043/LH0043C are complete sample and hold circuits including input buffer amplifier, FET output amplifier, analog signal sampling gate, TTL compatible logic circuitry and level shifting. They are designed to operate from standard ± 15 V DC supplies, but provision is made on the LH0023/LH0023C for connection of a separate +5V logic supply in minimum noise applications. The principal difference between the LH0023/LH0023C and the LH0043/LH0043C is a 10:1 trade-off in performance between sample accuracy and sample acquisition time. Devices are pin compatible except for TTL logic polarity.

The LH0023/LH0023C and LH0043/LH0043C are ideally suited for a wide variety of sample and hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. They offer significant cost and size reduction over equivalent module or discrete designs. Each device is available in a hermetic TO-8 package and is completely specified over both full military and industrial temperature ranges.

The LH0023 and LH0043 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LH0023C and LH0043C are specified for operation over the -25° C to $+85^{\circ}$ C temperature range.

Features

LH0023/LH0023C

- Sample accuracy-0.01% max
- Hold drift rate-0.5 mV/sec typ
- Sample acquisition time-100 µs max for 20V
- Aperture time-150 ns typ
- Wide analog input range-±10V min
- Logic input-TTL/DTL compatible
- Offset adjustable to zero with single 10k pot
- Output short circuit proof

LH0043/LH0043C

- Sample acquisition time-15 µs max for 20V
 - 4 μs typ for 5V
- Aperture time-20 ns typ
- Hold drift rate-1 mV/sec typ
- Sample accuracy-0.1% max
- Wide analog input range-±10V min
- Logic input-TTL/DTL compatible
- Offset adjustable to zero with single 10k pot
- Output short circuit protection





5

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _S)	±20V
Logic Supply Voltage (V _{CC}) LH0023, LH0023C	+7.0V
Logic Input Voltage (V ₆)	+ 5.5V
Analog Input Voltage (V5)	±15V

Power Dissipation	See graph
Output Short Circuit Duration	Continuous
Operating Temperature Range	
LH0023, LH0043	-55°C to +125°C
LH0023C, LH0043C	-25°C to +85°C
Storage Temperature Range	-65°C to -150°C
Lead Soldering (10 seconds)	300°C

Electrical Characteristics LH0023/LH0023C (Note 1)

		Limits						
Parameter	Parameter Conditions		LH0023			LH0023C		
		Min	Тур	Max	Min	Тур	Max	
Sample (Logic "1") Input Voltage	$V_{\rm CC} = 4.5 V$	2.0			2.0			V
Sample (Logic "1") Input Current	$V_6 = 2.4V, V_{CC} = 5.5V$			5.0			5.0	μΑ
Hold (Logic "0") Input Voltage	$V_{\rm CC} = 4.5V$			0.8			0.8	V
Hold (Logic "0") Input Current	$V_6 = 0.4V, V_{CC} = 5.5V$			0.5			0.5	mA
Analog Input Voltage Range		±10	±11		±10	±11		V
Supply Current – I ₁₀	$V_5 = 0V, V_6 = 2V, V_{11} = 0V$		4.5	6		4.5	6	mA
Supply Current – I ₁₂	$V_5 = _{OV, V6} = 0.4V, V_{11} = _{OV}$		4.5	6		4.5	6	mA
Supply Current – I8	$V_8 = 5.0V, V_5 = 0$		1.0	1.6		1.0	1.6	mA
Sample Accuracy	$V_{OUT} = \pm 10V$ (Full Scale)		0.002	0.01		0.002	0.02	%
DC Input Resistance	Sample Mode Hold Mode	500 20	1000 25		300 20	1000 25		kΩ kΩ
Input Current – I ₅	Sample Mode		0.2	1.0		0.3	1.5	μA
Input Capacitance			3.0			3.0		pF
Leakage Current –	$V_5 = \pm 10V; V_{11} = \pm 10V,$		10.0	200		20.0	500	pА
pin 1	$-55^{\circ}C \le T_A \le 125^{\circ}C$ V ₅ = ±10V; V ₁₁ = ±10V			5.0			2.0	nA
Drift Rate	$V_{OUT} = \pm 5V, C_S = 0.01 \ \mu F,$ $T_A = 25^{\circ}C$		0.5			0.5		mV/s
Drift Rate	V _{OUT} = ±10V, C _S = 0.01 μF, T _A = 25°C		1.0	20		2.0	50	mV/s
Drift Rate	$V_{OUT} = \pm 10V,$ $C_S = 0.01 \ \mu F$			0.50			0.2	mV/ms
Aperture Time			150			150		ns
Sample Acquisition Time	$\Delta V_{OUT} = 20V,$ $C_S = 0.01 \ \mu F$		50	100		50	100	μs
Output Amplifier Slew Rate		1.5	3.0		1.5	3.0		V/µs
Output Offset Voltage (without null)	$R_{S} \le 10k, V_{5} = 0V, V_{6} = 2.0V$			±20			±20	mV
Analog Voltage	$R_L \ge 1k, T_A = 25^{\circ}C$	±10	±11		±10	±11		V
Output Range	R _L ≥ 2k	±10	±12		±10	±12		V

Note 1: Unless otherwise noted, these specifications apply for $V^+ = +15V$, $V_{CC} = +5V$, $V^- = -15V$, pin 9 grounded, a 0.01 μ F capacitor connected between pin 1 and ground over the temperature range -55° C to $+125^{\circ}$ C for the LH0023, and -25° C to $+85^{\circ}$ C for the LH0023C. All typical values are for T_A = 25^{\circ}C.

				Lin	nits			
Parameter	Conditions		LH0043			LH0043C	;	Units
		Min	Тур	Max	Min	Тур	Max	
Hold (Logic ''1'') Input Voltage		2.0			2.0			V
Hold (Logic "1") Input Current	$V_6 = 2.4V$			5.0			5.0	μΑ
Sample (Logic "0") Input Voltage				0.8			0.8	V
Sample (Logic "0") Input Current	$V_{6} = 0.4V$			1.5			1.5	mA
Analog Input Voltage Range		±10	±11		±10	±11		V
Supply Current			20 14	22 18		20 14	22 18	mA mA
Sample Accuracy	$V_{OUT} = \pm 10V$ (Full Scale)		0.02	0.1		0.02	0.3	%
DC Input Resistance	T _C = 25°C	1010	1012		1010	1012		Ω
Input Current – I ₅			1.0	5.0		2.0	10.0	nA
Input Capacitance			1.5			1.5		рF
Leakage Current- pin 1	$V_5 = \pm 10V; V_{11} = \pm 10,$ $T_C = 25^{\circ}C$ $V_C = \pm 10V; V_{11} = \pm 10V$		10 10	25 25		20 2	50 5	pA nA
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.001 \ \mu\text{F}, T_C = 25^{\circ}\text{C}$		10	25		20	50	mV/s
Drift Rate	$V_{OUT} = \pm 10V, C_{S} = 0.001 \ \mu F$		10	25		2	5	mV/ms
Drift Rate			1	2.5		2	5	mV/s
Drift Rate	$V_{OUT} = \pm 10V, C_{S} = 0.01 \mu F$		1	2.5		0.2	0.5	mV/ms
Aperture Time			20	60		20	60	ns
Sample Acquisition Time	$\begin{array}{l} \Delta V_{OUT} = 20V, C_S = 0.001 \ \mu \ F \\ \Delta V_{OUT} = 20V, C_S = 0.01 \ \mu \ F \\ \Delta V_{OUT} = 5V, C_S = 0.001 \ \mu \ F \end{array}$		10 30 4	15 50		10 30 4	15 50	μs μs μs
Output Amplifier Slew Rate	$V_{OUT} = 5V, C_S = 0.001 \ \mu F$	1.5	3.0		1.5	3.0		V/µs
Output Offset Voltage (without null)	$R_{S} \le 10k, V_{5} = 0V, V_{6} = 0V$			±40			±40	mV
Analog Voltage Output Range	$\begin{array}{l} R_L \geq 1 k, T_A = 25^\circ C \\ R_L \geq 2 k \end{array}$	±10 ±10	±11 ±12		±10 ±10	±11 ±12		V V

Note 2: Unless otherwise noted, these specifications apply for $V^+ = \pm 15V$, $V^- = -15V$, pin 9 grounded, a 5000 pF capacitor connected between pin 1 and ground over the temperature range -55° C to $+125^{\circ}$ C for the LH0043, and -25° C to $+85^{\circ}$ C for the LH0043C. All typical values are for T_C = 25^{\circ}C.



LH0023/LH0023C/LH0043/LH0043C

TL/K/5693-3



5



5-28

LH0023/LH0023C/LH0043/LH0043C

Applications Information

1.0 DRIFT ERROR MINIMIZATION

In order to minimize drift error, care in selection of C_S and layout of the printed circuit board is required. The capacitor should be of high quality Teflon, polycarbonate, or polystyrene construction. Board cleaniness and layout are critical particularly at elevated temperatures. See AN-63 for detailed recommendations. A guard conductor connected to the output surrounding the storage node (pin 1) will be helpful in meeting severe environmental conditions which would otherwise cause leakage across the printed circuit board.

2.0 CAPACITOR SELECTION

The size of the capacitor is dictated by the required drift rate and acquisition time. The drift is determined by the leakage current at pin 1 and may be calculated by $\frac{dV}{dt} = \frac{I_L}{C_S}$, where I_L

is the total leakage current at pin 1 of the device, and C_s is the value of the storage capacitor.

2.1 Capacitor Selection – LH0023

At room temperature leakage current for the LH0023 is approximately 100 pA. A drift rate of 10 mV/sec would require a 0.01 μ F capacitor.

For values of C_s up to 0.01 μ F the acquisition time is limited by the slew rate of the input buffer amplifier, A1, typically 0.5 V/ μ s. Beyond this point, current availability to charge C_s also enters the picture. The acquisition time is given by:

$$t_{A} \simeq \sqrt{\frac{2\Delta e_{O}\,RC_{s}}{0.5\times10^{6}}} = 2\times10^{-3}\,\sqrt{\Delta e_{o}\,RC_{s}}$$

where: R=the internal resistance in series with Cs

 Δe_0 = change in voltage sampled

An average value for R is approximately 600 ohms. The expression for t_A reduces to:

$$t_{A} \cong \frac{\sqrt{\Delta e_{0} C_{s}}}{20}$$

For a -10V to +10V change and C_s=.05 μ F, acquisition time is typically 50 μ s.

2.2 Capacitor Selection-LH0043

At 25°C case temperature, the leakage current for the LH0043G is approximately 10 pA, so a drift rate of 5 mV/s would require a capacitor of $C_s = 10 \cdot 10^{12} / 5 \cdot 10^3 = 2000$ pF or larger.

For values of C_s below about 5000 pF, the acquisition time of the LH0043G will be limited by the slew rate of the output amplifier (the signal will be acquired, in the sense that the voltage will be stored on the capacitor, in much less time as dictated by the slew rate and current capacity of the input amplifier, but it will not be available at the output). For larger values of storage capacitance, the limitation is the current sinking capability of the input amplifier, typically 10 mA. With $C_S = 0.01 \ \mu$ F, the slew rate can be estimated by

$$\frac{dV}{dt} = \frac{10 \cdot 10^{-3}}{0.01 \cdot 10^{-6}} = 1V/\mu \text{s or a slewing time for a 5 volt}$$

signal change of 5µs.

3.0 OFFSET NULL

Provision is made to null both the LH0023 and LH0043 by use of a 10k pot between pins 3 and 4. Offset null should be accomplished in the sample mode at one half the input voltage range for minimum average error.

4.0 SWITCHING SPIKE MINIMIZATION-LH0043

A capacitive divider is formed by the storage capacitor and the capacitance of the internal FET switch which causes a small error current to be injected into the storage capacitor at the termination of the sample interval. This can be considered a negative DC offset and nulled out as described in (3.0), or the transient may be nulled by coupling an equal but opposite signal to the storage capacitor. This may be accomplished by connecting a capacitor of about 30 pF (or a trimmer) between the logic input (pin 6) and the storage capacitor (pin 1). Note that this capacitor must be chosen as carefully as the storage capacitor itself with respect to leakage. The LH0023 has switch spike minimization circuitry built into the device.

5.0 ELIMINATION OF THE 5V LOGIC SUPPLY - LH0023

The 5V logic supply may be eliminated by shorting pin 7 to pin 8 which connects a 10k dropping resistor between the + 15V and V_C. Decoupling pin 8 to ground through 0.1 μ F disc capacitor is recommended in order to minimize transients in the output.

6.0 HEAT SINKING

The LH0023 and LH0043G may be operated without damage throughout the military temperature range of -55 to $+125^{\circ}$ C (-25 to $+85^{\circ}$ C for the LH0023CG and LH0043CG) with no explicit heat sink, however power dissipation will cause the internal temperature to rise above ambient. A simple clip-on heat sink such as Wakefield #215-1.9 or equivalent will reduce the internal temperature about 20°C thereby cutting the leakage current and drift rate by one fourth at max. ambient. There is no internal electrical connection to the case, so it may be mounted directly to a grounded heat sink.

7.0 THEORY OF OPERATION-LH0023

The LH0023/LH0023C is comprised of input buffer amplifier, A1, analog switches, S1 and S2, a TTL to MOS level

Applications Information (Continued)

translator, and output buffer amplifier, A2. In the "sample" mode, the logic input is raised to logic "1" (V₆ \leq 2.0V) which closes S1 and opens S2. Storage capacitor, C_s, is charged to the input voltage through S1 and the output slews to the input voltage. In the "hold" mode, the logic input is lowered to logic "0" (V₆ \leq 0.8V) opening S1 and closing S2. C_s retains the sample voltage which is applied to the output via A2. Since S1 is open, the input signal is overriden, and leakage across the MOS switch is therefore minimized. With S1 open, drift is primarily determined by input bias current of A2, typically 100 pA at 25°C.

7.1 Theory of Operation-LH0043

The LH0043/LH0043C is comprised of input buffer amplifier A1, FET switch S1 operated by a TTL compatible level translator, and output buffer amplifier A2. To enter the "sample" mode, the logic input is taken to the TTL logic "0" state (V_6 =0.8V) which commands the switch S1 closed



and allows A1 to make the storage capacitor voltage equal to the analog input voltage. in the "hold" mode (V_6 =2.0V), S1 is opened isolating the storage capacitor from the input and leaving it charged to a voltage equal to the last analog input voltage before entering the hold mode. The storage capacitor voltage is brought to the output by low leakage amplifier A2.

8.0 DEFINITIONS

V₅: The voltage at pin 5, e.g., the analog input voltage.

- V₆: The voltage at pin 6, e.g., the logic control input signal.
- V₁₁: The voltage at pin 11, e.g., the output signal.
- TA: The temperature of the ambient air.
- T_C: The temperature of the device case at the center of the bottom of the header.

Acquisition Time:

The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to the input (pin 5) with the logic input (pin 6) in the low state. Aperture Time:

The time indeterminacy when switching from sample mode to hold including the delay from the time the mode control signal (pin 6) passes through its threshold (1.4 volts) to the time the circuit actually enters the hold mode.

Output Offset Voltage:

The voltage at the output terminal (pin 11) with the analog input (pin 5) at ground and logic input (pin 6) in the "sample" mode. This will always be adjustable to zero using a 10k pot between pins 3 and 4 with the wiper arm returned to V^- .

National Semiconductor

LH0053/LH0053C High Speed Sample and Hold Amplifier

General Description

The LH0053/LH0053C is a high speed sample and hold circuit capable of acquiring a 20V step signal in under 5.0 $\mu s.$

The device is ideally suited for a variety of high speed data acquisition applications including analog buffer memories for A to D conversion and synchronous demodulation.

Features

- \blacksquare Sample acquisition time 10 μs max. for 20V signal
- FET switch for preset or reset function
- Sample accuracy null
- Offset adjust to 0V
- DTL/TTL compatible FET gate
- Single storage capacitor



Metal Can Package OFFSET ADJUST FEEDBACK ANALOG 3 INPUT 4 (12 STORAGE ന OUTPUT 65 CAPACITOR 6 67 GATE N.C. GND NC TL/H/9251-2 **Top View**

Order Number LH0053G or LH0053CG See NS Package Number G12



5

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V $^+$ and V $^-$)	±18V
Gate Input Voltage (V ₆)	±20V
Analog Input Voltage (V ₄)	±15V
Input Current (I ₈ and I ₅)	±10 mA

 Power Dissipation
 See graph

 Output Short Circuit Duration
 Continuous

 Operating Temperature Range
 -55°C to + 125°C

 LH0053
 -25°C to + 85°C

 Storage Temperature Range
 -65°C to + 150°C

 Lead Temperature (Soldering, 10 sec.)
 300°C

Electrical Characteristics (Note 1)

·		Limits						
Parameter	Conditions		LH005	3	LH0053C			Units
	· · · · · · · · · · · · · · · · · · ·	Min	Тур	Max	Min	Тур	Max	
Sample (Gate "0") Input Voltage		-		0.5			0.5	v
Sample (Gate "0") Input Current	$V_6 = 0.5V, T_A = 25^{\circ}C$ $V_6 = 0.5V$			-5.0 -100			-5.0 -100	μΑ μΑ
Hold (Gate "1") Input Voltage		4.5			4.5			V
Hold (Gate "1") Input Current	$V_6 = 4.5V, T_A = 25^{\circ}C$ $V_6 = 4.5V$			1.0 1.0				nA μA
Analog Input Voltage Range		±10	±11		±10	±11		٧
Supply Current	$V_4 = 0V, V_6 = 0.5V$		13	18		13	18	mA
Input Bias Current (I4)	$V_4 = 0V, T_A = 25^{\circ}C$		120	250		150	500	nA
Input Resistance		5.0	10	15	5.0	10	15	kΩ
Analog Output Voltage Range	$R_L = 2.0 k\Omega$	±10	±12		±10	±12		٧
Output Offset Voltage	$V_4 = 0V, V_6 = 0.5V, T_A = 25^{\circ}C$ $V_4 = 0V, V_6 = 0.5V$		5.0	7.0 10		5.0	10 15	mV mV
Sample Accuracy (Note 2)	$V_4 = \pm 10V, V_6 = 0.5V, T_A = 25^{\circ}C$		0.1	0.2		0.1	0.3	%
Aperture Time	$\Delta V_{6} = 4.5 V, T_{A} = 25 ^{\circ} C$		10	25		10	25	ns
Sample Acquisition Time	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $C_F = 1000 \text{ pF}, V_6 = 0V$		5.0	10		8.0	15	μs
Sample Acquisition Time	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $C_F = 100 \text{ pF}, V_6 = 0V$		4.0			4.0		μs
Output Slew Rate	$ \Delta V_{\text{IN}} = \pm 10 \text{V}, \text{T}_{\text{A}} = 25^{\circ}\text{C}, \\ C_{\text{F}} = 100 \text{ pF}, \text{V}_{6} = 0 \text{V} $		20			20		V/µs
Large Signal Bandwidth	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $C_F = 1000 \text{ pF}$		200			200		kHz
Large Current (Pin 5)	$V_4 = \pm 10V, T_A = 25^{\circ}C, V_4 = \pm 10V$		6.0	50 30		10	100 30	pA nA
Drift Rate	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $C_F = 1000 \text{ pF}$		6.0	50		10	100	mV/s
Drift Rate	$V_4 = \pm 10V, C_F = 1000 pF$			30			30	V/s

Note 1: Unless otherwise noted, these specifications apply for $V_S = \pm 15V$, pin 9 grounded, a 1000 pF capacitor between pin 5 and pin 11, pin 3 shorted to pin 11, over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0053 and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0053C. All typical values are for $T_A = 25^{\circ}C$. Note 2: Sample accuracy may be nulled by inserting a potentiometer in the feedback loop. This compensates for source impedance and feedback resistor

Note 2: Sample accuracy may be nulled by inserting a potentiometer in the feedback loop. This compensates for source impedance and feedback resistor tolerances.



5-33

Typical Applications (Continued)



Applications Information SOURCE IMPEDANCE COMPENSATION

The gain accuracy (linearity) of the LH0053/LH0053C is set by two internal precision resistors. Circuit applications in which the source impedance is non-zero will result in a closed loop gain error, e.g. if $R_S = 10\Omega$, a gain error of 0.1% results. *Figures 1* and *2* show methods for accommodating non-zero source impedance.

DRIFT ERROR MINIMIZATION

In order to minimize drift error, care in selecting C_F and layout of the printed circuit board are required. The capacitor should be of high quality teflon, polycarbonate, or polystyrene construction. Board layout and clean lines are critical particularly at elevated temperature.

A ground guard (shield) surrounding pin 5 will minimize leakage currents to and from the summing junction, arising from extraneous signals. See AN-63 for detailed recommendations.

CAPACITOR SELECTION

The size of the capacitor is determined by the required drift rate usually at the expense of acquisition time.

The drift is dictated by leakage current at pin 5 and is given by:

$$\frac{dv}{dt} = \frac{I_L}{C_F}$$

Where I_L is the leakage current at pin 5 and C_F is the value of the capacitance. The room temperature leakage of the LH0053 is typically 6.0 pA, and a 1000 pF capacitor will yield a drift rate of 6.0 mV per second.

For values of C_F below 1000 pF, acquisition for the LH0053 is primarily governed by the slew rate of the input amplifier (20 V/ μ s) and the setting time of the output amplifier (\approx 1.0 μ s). For values above C_F = 1000 pF, acquisition time is given by:

$$t_{a} = \frac{C_{F} \Delta V}{I_{DSS}} + t_{S2}$$

Where:

C_F = The value of the capacitor

 ΔV = The magnitude of the input step, e.g. 20V

 I_{DSS} = The ON current of switch Q1 \cong 5.0 mA

 t_{S2} = The setting time of output amplifier \approx 1.0 μ s



LH0053/LH0053C

Applications Information (Continued)



FIGURE 2. Non-Zero Source Impedance Buffering

GATE INPUT CONSIDERATIONS

5.0V TTL Applications

The LH0053 Gate input (pin 6) will interface directly with 5.0V TTL. However, TTL gates typically pull up to 2.5V in the logic "1" state. It is therefore advisable to use a 10 k Ω pull-up resistor between the 5.0V, V_{CC}, and the output of the gate as shown in *Figure 3*.

To obtain the highest speed and fastest acquisition time, the gate drive shown in *Figure* 6 is recommended.



FIGURE 5. TTE LOgic Compa

CMOS APPLICATIONS

The LH0053 gate input may be interfaced directly with 74C, CMOS operating off of V_{CC}'s from 5.0V to 15V. However, transient currents of several milliamps can flow on the rising and falling edges of the input signal. It is, therefore, advisable to parallel the outputs of two 54C/74C gates as shown in *Figure 4*.

It should be noted that leakage at pin 5 in the hold mode will be increased by a factor of 2 to 3 when operating into 15V logic levels.



FIGURE 4. CMOS Logic Compatibility

HEAT SINKING

The LH0053 may be operated over the military temperature range, -55° C to $+125^{\circ}$ C, without incurring damage to the device. However, a clip on heat sink such as the Wakefield 215 Series or Thermalloy 2240 will reduce the internal temperature rise by about 20°C. The result is two-fold improvement in drift rate at an ambient temperature of 25°C.

Since the case of the device is electrically isolated from the circuit, the LH0053 may be mounted directly to a grounded heat sink.

POWER SUPPLY DECOUPLING

Amplifiers A1 and A2 within the LH0053 are very wide band devices and are sensitive to power supply inductance. It is advisable to bypass V⁺ (pin 12) and V⁻ (pin 10) to ground with 0.1 μ F disc capacitors in order to prevent oscillation.

Applications Information (Continued)

Should this procedure prove inadequate, the disc capacitors should be paralleled with 4.7 μ F solid tantalum electrolytic capacitors.

DC OFFSET ADJUST

Output offset error may be adjusted to zero using the circuit shown in *Figure 5*. Offset null should be accomplished in the sample mode (V₆ \leq 0.5V) and analog input (pin 4) equal to zero volts.



FIGURE 6. High Speed Gate Drive Circuit

Definition of Terms

Voltage V₄: The voltage at pin 4, i.e., the analog input voltage.

Voltage V₆: The voltage at pin 6, i.e., the logic control signal. A logic "1" input, V₆ \leq 4.5V, places the LH0053 in the HOLD mode; a logic "0" input (V₆ \leq 0.5V) places the device in sample mode.

Acquisition Time: The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to Analog Input 1 (pin 4) with logic input, (pin 6) in the logic "0" state.

Aperture Time: The time indeterminacy when switching from the "sample" mode to the HOLD mode measured from the time the logic input passes through its threshold (2.0V) to the time the device actually enters the HOLD mode.

Sample Accuracy: Difference between input voltage and output voltage while in the sample mode, expressed as a percent of the input voltage.

National Semiconductor

LH4860 Super Fast 12-Bit Track-Hold Amplifier

General Description

The LH4860 is an extremely fast high resolution Sample-Hold (track-and-hold) amplifier. It guarantees acquisition time and sample-to-hold settling time to $\pm 0.01\%$. The LH4860 will acquire a full 10V signal to $\pm 0.01\%$ full scale (or ± 1 mV) in less than 200 ns. The bandwidth of the tracking amplifier is 16 MHz. In the track mode, offset error is typically ± 0.5 mV and gain error is typically $\pm 0.05\%$. The LH4860 is precisely laser trimmed for pedestal compensation. The "Hold" capacitor is internal for ease of use. Also, the bypassing power supply capacitors are inside the package.

Features

- 200 ns max acquisition time 10V step to ±0.01% FS
- 100 ns max sample-to-hold settling time
- ±50 ps aperture jitter
- 74 dB feedthrough attenuation
- TTL compatible
- Direct replacement for HTC-0300, 4860, and HS9720

Applications

- Transient recorders
- Fast fourier analysis
- High speed DAS's
- High speed DDS's
- Analog delay and storage

Block and Connection Diagrams



5

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

±18V
+ 7V
±Vs
-0.5V to +5.5V
±65 mA

Output Short Circuit Duration	Continuous
Operating Temperature Range LH4860C LH4860	−25°C to +85°C −55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation (P _D) (See Graph) ESD (Note 6)	2.4W TBD

DC Electrical Characteristics $V_S = \pm 15V$ and $\pm 5V$, $T_A = \pm 25^{\circ}C$, unless otherwise noted (Note 1)

	Parameter	Conditions	LH4860C/LH4860			Units
Symbol			Тур	Tested Limit (Note 8)	Design Limit (Note 9)	(Max Unless Otherwise Stated)
	Input/Output Voltage Range		±11.5	±10.25		V (Min)
	Input Impedance		1			kΩ
	Output Current	(Note 1)		40		mA
	Output Impedance		0.1			Ω
	Maximum Capacitive Load		150			pF
	Logic High ''1''	(Note 2)		2.0		V (Min)
				5.0		V
••••••••••••••••••••••••••••••••••••••	Logic Low "0"	(Note 2)		0		V (Min)
				0.8		v
	Digital Input Loading		1			TTL Load
	Gain		- 1.00			V/V
	Gain Accuracy		±0.05	±0.2		%
	Gain Linearity Error (Note 4)		±0.003	±0.01		% FS
	Offset Voltage	Sample Mode	±0.5	±5		mV
	Hold Step	Pedestal Figure 1	±2.5	±20		mV
	Gain Drift	(Note 7)	±0.5		±5	ppm of FSR/°C
	Offset Drift	Sample Mode (Note 4)	±3		± 15	ppm of FSR/°C

AC Ele	AC Electrical Characteristics $V_{S} = \pm 15V$ and $\pm 5V$, $T_{A} = \pm 25^{\circ}$ C, unless otherwise noted (Note 1)
Symbol	Parameter	Conditions	Тур	LH4860C/LH4 Tested Limit (Note 8)	860 Design Limit (Note 9)	Units (Max Unless Otherwise Stated)
	Acquisition Time (Notes 4, 5)	10V Step to ±0.01% FS (±1 mV)	150	200		ns
		10V Step to ±0.1% FS (±10 mV)	100	170		ns
		10V Step to ±1% FS (±100 mV)	90			ns
		1V Step to ±1% FS (±100 mV)	75			ns
	Settling Time Sample	to ±0.01% FS (1 mV)	60	100		ns
	to Hold (Note 4)	to ±0.1% FS (10 mV)	40			ns
	Sample to Hold Transient		180			mV _{P-P}
	Aperture Delay Time		6			ns
	Aperture Jitter		±50			ps
	Output Slew Rate		300			V/µs
	Small Signal Bandwidth (-3 dB)		16			MHz
	Droop Rate		±0.5	±5		μV/μs
		+ 85°C	±55			μV/μs
		+ 125°C	±1.2			mV/μs
	Feedthrough	2.5 MHz, 20 V _{P-P} Input	74			dB
PSRR	Power Supply Rejection Ratio		±0.5			mV/V
	Quiescent Current Drain	+ 15V Supply	21	25		mA
		-15V Supply	-22	-25		mA
		+5V Supply	17	25		mA
	Power Consumption		730	875		mW

Note 1: The LH4860 output is current limited at approximately ±65 mA and the unit can withstand a sustained short-to-ground. For normal operation, load current should not exceed ±40 mA.

Note 2: See Application Information for use of Hold and Hold inputs.

Note 3: The Hold Command inputs appear as one TTL load and are defined as sinking 40 μ A with logic "1" applied and sourcing 1.6 mA with logic "0" applied.

Note 4: FS means "Full Scale" and is equivalent to 10V. FSR means "Full Scale Range" and is equivalent to 20V. For a 12-bit system, 1 LSB = 0.024% FS. Note 5: Acquisition time is tested with no load.

Note 6: The test circuit used consists of the human body model of 100 pF in series with 1500Ω .

Note 7: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH4860C is -25°C to +85°C, and LH4860 is -55°C to +125°C.

Note 8: Tested limits are guaranteed and 100% production tested.

Note 9: Design limits are guaranteed (but not production tested) over the indicated temperature or temperature range. These limits are not used to calculate outgoing quality level.



FIGURE 2. Accuracy Error Due to a \pm 50 ps Aperture Jitter at 10V Full Scale

Application Information

LAYOUT

-H4860

The LH4860 is constructed in a way that with proper care in the layout it will meet its specifications without additional external components.

A large analog ground plane will provide uniform ground potential to the four ground pins (Pin 10, 15, 21 and 23). These pins should be connected to the ground plane with minimum lead length. Any difference in ground potential, due to ground current, will degrade the performance of the device.

The analog and digital grounds of the LH4860 should be connected together close to the device. The +5V digital

logic supply needs to be well bypassed. Although both +5V and $\pm 15V$ are internally decoupled with 0.001 μ F, in critical applications, additional bypass capacitors are recommended (0.1 μ F-1 μ F tantalum).

LOGIC COMMANDS

A TTL logic "0" on Pin 11 (or a logic "1" on Pin 12) will put the LH4860 into the sample (track) mode. In this mode, the device acts as an inverting unity gain amplifier, and its output will track the input.

A logic "1" on Pin 11 and logic "0" on Pin 12 will put the device into the hold mode, where the output will be held constant at the level present when the command was given.

Application Information (Continued)

Unused logic pins need to be tied to a fixed logic level. When Pin 11 is used, then Pin 12 must be tied to ground; when Pin 12 is used as logic input, Pin 11 is to be tied to +5V through 1 k Ω .

Each Pin 11 or 12 represents one TTL load to the drive circuit.

Pin 11 (Hold)	Pin 12 (Hold)	State
0	0	Track
0	1	Track
1	0	Hold
1	1	Track

In the tracking mode, the Track-Hold Amplifier operates as an inverting amplifier with unity gain. It is limited by its small signal bandwidth, typically 16 MHz, and the power bandwidth, typically 4.8 MHz.

LOADING

Some restrictions on the output load apply to avoid oscillations and performance variations over temperature.

... Recommended load resistance is 500Ω or above and capacitance up to 50 pF; load resistance down to 250Ω can be used without degrading the performance. Capacitive loads up to 150 pF will be free of oscillations, but acquisition and settling times will be extended due to slew rate limitations in the output.

APERTURE JITTER

In a typical DSP Application, an analog signal needs to be digitized. This can be done with an A/D Converter; which has the limitation that the signal needs to be fairly constant throughout the conversion time, therefore, only low frequency signals can be converted without loss of accuracy. To handle faster signals, a Track-Hold Amplifier can be used in front of the A/D.

In order not to lose accuracy, the standard rule of thumb is that the input signal should not change more than \pm 1/2 LSB during the conversion time. This determines the maximum frequency for accurate conversion.

For example, take a 12-bit 10 μ s A/D Converter. If it is operated on a 0V to 10V input range, 1 LSB is equivalent to:

$$\frac{10V}{2^{12}} = \frac{10V}{4096} = 2.44 \text{ mV}$$

and ${1\!\!/_2}$ LSB is 1.22 mV. The maximum allowable rate of change becomes:

$$\frac{dV}{dt} = \frac{\frac{1}{2} LSB}{Conversion Time} = \frac{1.22 \text{ mV}}{10 \text{ }\mu\text{s}} = 122 \text{ V/s}$$

For a sinewave of $v(t) = A \sin 2\pi$ ft, the derivative is a rate of change vs. time.

$$\frac{d v(t)}{dt} = 2\pi f A \cos (2\pi f t)$$

The extreme value of this is at t = 0, and the maximum rate of change becomes $2\pi fA$.

If the sinewave is chosen for 10 V_{P-P}, or A = 5V, the maximum rate of change becomes $10\pi f$. If this is equated to the

maximum allowable rate of change, the frequency that can be converted accurately becomes:

$$f = \frac{122 \text{ V/s}}{2\pi5 \text{V}} = 3.9 \text{ Hz}$$

If a track-hold amplifier is used in front of the A/D, then much faster signals can be accurately digitized. In this case, the input waveform has to be repetitive, and the hold pulse is shifted in phase every time a new conversion is made, until the whole signal has been captured. The limitation for accuracy is determined by the aperture jitter, which is the uncertainty of the moment when the signal is frozen. In this case, the maximum slew rate is 1.22 mV/100 ps = 12.2 V/ μ s and the highest frequency at which accurate conversion occurs becomes:

$$f = \frac{12.2V/\mu s}{2\pi 5V} = 338 \text{ kHz}$$

The fact that the LH4860 can digitize the fastest part of a 338 kHz sine wave does not mean it can digitize that signal for reconstruction purposes. Realistically a sample can only be taken in the time it takes to acquire (200 ns for the LH4860) plus the conversion time of the ADC.

Other Considerations for Using the LH4860 with A/D Converters

There are several considerations for good match between track hold amplifier and A/D. One is that the output resistance of the T/H should be low compared to the input resistance of the A/D, up to frequencies 5 times the clockrate of the A/D. This is because of the digital nature of a successive approximation A/D its internal D/A changes its output momentarily and current transients occur at the A/D input. These should be sunk and settled before the next bit conversion. In the hold mode, the LH4860 has a typical output resistance of 0.1 Ω ; its output, typically, recovers to $\pm 0.01\%$ from 2 mA step in less than 100 ns.

Another consideration is the LH4860's track-to-hold transient settling time. Normally, the same timing pulse that initiates "hold" also starts the A/D conversion. The decision for the A/D's MSB, normally, takes place one clock cycle after the start signal, and at that time, the track-hold command pin can be driven directly (or inverted) from the successive approximation A/D's conversion status output. During conversion the T/H is in hold.

Many sampling A/D converter applications require that a signal be sampled fast but held for a long time so that a slow (inexpensive) A/D converter may be used. Such conflicting requirements place stringent demands on a S/H amplifier. Fortunately, cascading two S/H amplifiers, as in *Figure 3*, solves the problem. The LH4860 acquires the signal to within 0.01% F.S. in under 200 ns and holds it until the LH0023 acquires the sampled signal. The low droop rate of LH0023 allows it to hold the sampled signal to within 0.01% for as long as the conversion time of ADC1210 (100 μ s). Note that the start pulse for the A/D converter should occur at the end of LH0023's hold mode settling time. *Figure 3's* circuit accepts a 0V to -5V full scale input signal and produces a complementary binary output. A typical timing dia-



Applications (Continued) +15V H4860 ANALOG AH0015 DG187AA INPUTS (SILICONIX) n LH0033 ANALOG OUTPUT 0+5V 0+5 H4860 ٤ 1 10 LOGIC CONTROL S/H CONTROL -15

FIGURE 5. Fast Data Acquisition Using Ping-Pong Switching

TL/K/9770-7

FAST

ADC

LH4860

For ultrafast A/D converters with conversion time in the microsecond region, the S/H's acquisition and hold mode settling time can contribute significantly to the system's overall cycle time thus reducing system throughput. For example, an LH4860 at the front end of a 12-bit/1 µs ADC can add as much as 300 ns to the converter's conversion time thus increasing the sampling interval to 1300 ns; a 30% increase. However, by using two S/H amplifiers in a pingpong switching configuration, the system's cycle time can be decreased to very nearly that of the ADC. Figure 5 shows an ultrafast multi-channel data acquisition system. The AH0015 Mux allows the selection of 1 of 4 input signals in a process monitor application. Note that a logic "1" at AH0015's logic control pin closes the corresponding switch. Since LH4860's input impedance is only 1 kΩ, LH0033 buffers the input signal so as to prevent the S/H from loading the signal source, a 1 MΩ resistor at the buffer's input prevents the buffer's output from saturating when all Mux switches are open. The ping-pong switching scheme involves the use of a fast SPDT switch (DG187AA) to select the output of each S/H for half the sampling period. Thus, S/H1's output is selected when S/H1 is in the hold mode, the ADC meanwhile begins conversion. While the ADC is converting, S/H2 is acquiring a new sample of the input signal. As soon as the ADC's conversion is complete, S/H2

goes into hold mode and a new conversion can begin at the end of S/H2's hold mode settling time, S/H1 now goes into the sampling mode. This approach thus eliminates the S/H's acquisition time from the system's overall cycle time. Note that DG187AA's typical switch on and off times are less than the 100 ns hold mode settling time of the LH4860. Consequently, switching the S/H's output to the output channel at the instant the S/H goes from sample to hold mode eliminates the switch delay because the ADC's conversion does not begin until after the LH4860's hold mode settling time of 100 ns. Neglecting the minimal delay through LH0033G, a sampling interval of 1100 ns can be achieved, this is only a 10% increase over the minimum available sampling interval. It should be noted that since LH0033 and LH4860 do not have precisely unity gain, they introduce gain error in addition to voltage offset. The gain error and offset of the entire system can, however, be trimmed out by the ADC's gain and offset trim circuits. The circuit in Figure 5 accepts -5V to +5V input signals and produces an inverted output. The circuit described is ideally suited for interface with flash ADCs having sub-microsecond conversion times, and, taking advantage of the pingpong switching scheme allows significant improvement in system throughput compared to a single S/H and ADC combination.



Section 6 Temperature Sensors



Section 6 Contents

Temperature Sensors Selection Guide	6-3
LM34/LM34A/LM34C/LM34CA/LM34D Precision Fahrenheit Temperature Sensors	6-4
LM35/LM35A/LM35C/LM35CA/LM35D Precision Centigrade Temperature Sensors	6-12
LM135/LM235/LM335/LM135A/LM235A/LM335A Precision Temperature Sensors	6-21
LM3911 Temperature Controller	6-30

National Semiconductor

Temperature Sensor Selection Guide

Part	Temp. Range	*Accuracy	Output Scale
LM34A	-50°F to +300°F	±2.0°F	10 mV/°F
LM34	-50°F to +300°F	±3.0°F	10 mV/°F
LM34CA	-40°F to +230°F	±2.0°F	10 mV/°F
LM34C	-40°F to +230°F	±3.0°F	10 mV/°F
LM34D	+ 32°F to + 212°F	±4.0°F	10 mV/°F
LM35A	-55°C to +150°C	±1.0°C	10 mV/°C
LM35	-55°C to +150°C	± 1.5°C	10 mV/°C
LM35CA	-40°C to +110°C	± 1.0°C	10 mV/°C
LM35C	40°C to +110°C	±1.5°C	10 mV/°C
LM35D	0°C to +100°C	±2.0°C	10 mV/°C
LM134-3	-55°C to +125°C	±3.0°C	l _{SET} ∝ °k
LM134-6	-55°C to +125°C	± 6.0°C	l _{SET} ∝ °k
LM234-3	-25°C to +100°C	±3.0°C	I _{SET} ∝ °k
LM234-6	-25°C to +100°C	±6.0°C	l _{SET} ∝ °k
LM135A	-55°C to +150°C	±1.3°C	10 mV/°k
LM135	-55°C to +150°C	±2.0°C	10 mV/°k
LM235A	-40°C to +125°C	±1.3°C	10 mV/°k
LM235	-40°C to +125°C	±2.0°C	10 mV/°k
LM335A	-40°C to +100°C	±2.0°C	10 mV/°k
LM335	-40°C to +100°C	± 4.0°C	10 mV/°k
LM3911	-25°C to +85°C	±10.0°C	10 mV/°k (or °F)

*Note: Accuracy is measured over T(Min) to T(Max) uncalibrated

Note: The LM134/234/334 3-Terminal Adjustable current sources Datasheet can be found in Linear 1, Section 1.

6
-M34/LM34A/LM34C/LM34CA/LM34D

National Semiconductor

LM34/LM34A/LM34C/LM34CA/LM34D Precision Fahrenheit Temperature Sensors

General Description

The LM34 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Fahrenheit temperature. The LM34 thus has an advantage over linear temperature sensors calibrated in degrees Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Fahrenheit scaling. The LM34 does not require any external calibration or trimming to provide typical accuracies of $\pm \frac{1}{2}$ °F at room temperature and ±11/°F over a full -50 to +300°F temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM34's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies or with plus and minus supplies. As it draws only 70 µA from its supply, it has very low self-heating, less than 0.2°F in still air. The LM34 is rated to operate over a -50° to $+300^{\circ}$ F temperature range, while the LM34C is rated for a -40° to +230°F range (0°F with improved accuracy). The LM34 series is available packaged in hermetic TO-46 transistor packages,

while the LM34C is also available in the plastic TO-92 transistor package. The LM34 is a complement to the LM35 (Centigrade) temperature sensor.

Features

- Calibrated directly in degrees Fahrenheit
- Linear +10.0 mV/°F scale factor
- 1.0°F accuracy guaranteed (at +77°F)
- Rated for full -50° to +300°F range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 5 to 30 volts
- Less than 70 µA current drain
- Low self-heating, 0.18°F in still air
- Nonlinearity only ±0.5°F typical
- Low-impedance output, 0.4Ω for 1 mA load



+ 300°C

+ 260°C

T_{MIN} to T_{MAX}

-50°F to +300°F -40°F to +230°F

+32°F to +212°F

Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+35V to −0.2V
Output Voltage	+6V to -1.0V
Output Current	10 mA
Storage Temperature,	
TO-46 Package	-76°F to +356°F
TO-92 Package	-76°F to +300°F

DC Electrical Characteristics (Note 1, Note 6)

			LM34A			LM34CA		
Parameter	Conditions	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Max)
Accuracy (Note 7)	$T_A = +77^{\circ}F$	±0.4	±1.0		±0.4	±1.0		°F
	$T_A = 0^{\circ}F$	±0.6			±0.6		±2.0	°F
	$T_A = T_{MAX}$	±0.8	±2.0		±0.8	±2.0		۴F
	$T_A = T_{MIN}$	±0.8	±2.0		±0.8		±3.0	°F
Nonlinearity (Note 8)	$T_{MIN} \le T_A \le T_{MAX}$	±0.35		± 0.7	±0.30		±0.6	۴F
Sensor Gain (Average Slope)	$T_{MIN} \leq T_A \leq T_{MAX}$	+ 10.0	+ 9.9, + 10.1		+ 10.0		+ 9.9, + 10.1	mV/°F, min mV/°F, max
Load Regulation (Note 3)	$\begin{array}{l} T_{A} = + 77^{\circ}F \\ T_{MIN} \leq T_{A} \leq T_{MAX} \\ 0 \leq I_{L} \leq 1 \; mA \end{array}$	±0.4 ± 0.5	±1.0	± 3.0	±0.4 ± 0.5	±1.0	± 3.0	mV/mA mV/mA
Line Regulation (Note 3)	$\begin{array}{l} T_{A}=\ +77^{\circ}F\\ 5V\leqV_{S}\leq30V \end{array}$	±0.01 ± 0.02	±0.05	±0.1	±0.01 ± 0.02	±0.05	±0.1	mV/V mV/V
Quiescent Current (Note 9)	$ \begin{array}{l} V_{S}=+5V,+77^{\circ}F \\ V_{S}=+5V \\ V_{S}=+30V,+77^{\circ}F \\ V_{S}=+30V \end{array} $	75 131 76 132	90 92	160 163	75 116 76 117	90 92	139 142	μΑ μΑ μΑ μΑ
Change of Quiescent Current (Note 3)	$\begin{array}{l} 4V \leq V_S \leq 30V, \ +77^\circF \\ 5V \leq V_S \leq 30V \end{array}$	+0.5 + 1.0	2.0	3.0	0.5 1.0	2.0	3.0	μΑ μΑ
Temperature Coefficient of Quiescent Current		+0.30		+ 0.5	+0.30		+0.5	μA/°F
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1,</i> $I_L = 0$	+3.0		+ 5.0	+ 3.0		+ 5.0	°F
Long-Term Stability	$T_j = T_{MAX}$ for 1000 hours	±0.16			±0.16			۴F

Lead Temp. (Soldering, 10 seconds)

Specified Operating Temp. Range (Note 2)

TO-46 Package

TO-92 Package

LM34. LM34A

LM34D

LM34C, LM34CA

Note 1: Unless otherwise noted, these specifications apply: -50° F $\leq T_j \leq +300^\circ$ F for the LM34 and LM34A; -40° F $\leq T_j \leq +230^\circ$ F for the LM34C and LM34CA; and $+32^\circ$ F $\leq T_j \leq +212^\circ$ F for the LM34D. V_S = +5 Vdc and I_{LOAD} = 50 μ A in the circuit of *Figure 2*; +6 Vdc for LM34 and LM34A for 230^\circF $\leq T_j \leq 300^\circ$ F. These specifications also apply from +5°F to T_{MAX} in the circuit of *Figure 1*.

Note 2: Thermal resistance of the TO-46 package is 92°F/W junction to ambient and 43°F/W junction to case. Thermal resistance of the TO-92 package is 324°F/W junction to ambient.

Note 3: Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested limits are guaranteed and 100% tested in production.

Note 5: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specification in BOLDFACE TYPE apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and 10 mV/°F times the device's case temperature at specified conditions of voltage, current, and temperature (expressed in °F).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line over the device's rated temperature range.

Note 9: Quiescent current is defined in the circuit of *Figure 1*.

Note 10: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions (see Note 1).

6

	LM34 LM34C, LM34D					4D		
Parameter	Conditions	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Max)
Accuracy, LM34, LM34C (Note 7)	$T_{A} = +77^{\circ}F$ $T_{A} = 0^{\circ}F$ $T_{A} = T_{MAX}$	±0.8 ±1.0 ±1.6	±2.0 ±3.0		±0.8 ±1.0 ±1.6	±2.0	±3.0 ±3.0	ኖ ኖ ኖ
Accuracy, LM34D (Note 7)	$T_{A} = T_{MIN}$ $T_{A} = +77^{\circ}F$ $T_{A} = T_{MAX}$ $T_{A} = T_{MIN}$	±1.6		±3.0	±1.6 ±1.2 ±1.8 ±1.8	±3.0	±4.0 ±4.0 ±4.0	<u></u> °F °F °F
Nonlinearity (Note 8)	$T_{MIN} \le T_A \le T_{MAX}$	±0.6		± 1.0	±0.4		± 1.0	۴F
Sensor Gain (Average Slope)	$T_{MIN} \le T_A \le T_{MAX}$	+ 10.0	+9.8, +10.2		+ 10.0		+9.8, +10.2	mV/°F, m mV/°F, m
Load Regulation (Note 3)	$\begin{array}{l} {\sf T}_{\sf A} = \ + 77^{\circ}{\sf F} \\ {\sf T}_{\sf MIN} \leq {\sf T}_{\sf A} \leq \ + 150^{\circ}{\sf F} \\ 0 \leq {\sf I}_{\sf L} \leq 1 \; {\sf m}{\sf A} \end{array}$	±0.4 ± 0.5	±2.5	±6.0	±0.4 ±0.5	±2.5	±6.0	mV/mA mV/mA
Line Regulation (Note 3)	$T_A = +77^{\circ}F$ 5V $\leq V_S \leq 30V$	±0.01 ± 0.02	±0.1	±0.2	±0.01 ± 0.02	±0.1	±0.2	mV/V mV/V
Quiescent Current (Note 9)	$V_{S} = +5V, +77^{\circ}F$ $V_{S} = +5V$ $V_{S} = +30V, +77^{\circ}F$ $V_{S} = +30V$	75 131 76 132	100 103	176 181	75 116 76 117	100 103	154 159	μΑ μΑ μΑ μΑ
Change of Quiescent Current (Note 3)	$\begin{array}{l} 4V \leq V_{S} \leq 30V, \ +77^{\circ}F \\ 5V \leq V_{S} \leq 30V \end{array}$	+0.5 + 1.0	3.0	5.0	0.5 1.0	3.0	5.0	μΑ μΑ
Temperature Coefficient of Quiescent Current		+0.30		+ 0.7	+0.30		+ 0.7	μA/°F
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1</i> , $I_L = 0$	+ 3.0		+ 5.0	+3.0		+ 5.0	۴
Long-Term Stability	$T_i = T_{MAX}$ for 1000 hours	±0.16			±0.16			°F

Typical Performance Characteristics



6

Typical Applications

The LM34 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about 0.02°F of the surface temperature. This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature between the surface temperature and the air temperature. This is expecially true for the TO-92 plastic package, where the copper leads are the principal thermal path to carry heat into the device, so its temperature might be close er to the air temperature than to the surface temperature.

To minimize this problem, be sure that the wiring to the LM34, as it leaves the device, is held at the same temperature as the surface of interest. The easiest way to do this is to cover up these wires with a bead of epoxy which will insure that the leads and wires are all at the same temperature as the surface, and that the LM34 die's temperature will not be affected by the air temperature.

The TO-46 metal package can also be soldered to a metal surface or pipe without damage. Of course in that case, the V₋ terminal of the circuit will be grounded to that metal. Alternatively, the LM34 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM34 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often

used to insure that moisture cannot corrode the LM34 or its connections.

These devices are sometimes soldered to a small, lightweight heat fin to decrease the thermal time constant and speed up the response in slowly-moving air. On the other hand, a small thermal mass may be added to the sensor to give the steadiest reading despite small deviations in the air temperature.

Capacitive Loads

Like most micropower circuits, the LM34 has a limited ability to drive heavy capacitive loads. The LM34 by itself is able to drive 50 pF without special precautions. If heavier loads are anticipated, it is easy to isolate or decouple the load with a resistor; see Figure 3. Or you can improve the tolerance of capacitance with a series R-C damper from output to ground: see Figure 4. When the LM34 is applied with a 499 Ω load resistor (as shown), it is relatively immune to wiring capacitance because the capacitance forms a bypass from ground to input, not on the output. However, as with any linear circuit connected to wires in a hostile environment, its performance can be affected adversely by intense electromagnetic sources such as relays, radio transmitters, motors with arcing brushes, SCR's transients, etc., as its wiring can act as a receiving antenna and its internal junctions can act as rectifiers. For best results in such cases, a bypass capacitor from VIN to ground and a series R-C damper such as 75Ω in series with 0.2 or 1 μ F from output to ground are often useful. These are shown in the following circuits.



Temperature Sensor,



HEAVY CAPACITIVE LOAD, WIRING, ETC.

TL/H/6685-7

FIGURE 3. LM34 with Decoupling from Capacitive Load



TL/H/6685-8

FIGURE 4. LM34 with R-C Damper

Temperature Rise of LM34 Due to Self-Heating (Thermal Resistance)

Conditions	TO-46, No Heat Sink	TO-46, Small Heat Fin*	TO-92, No Heat Sink	TO-92, Small Heat Fin**
Still air	720°F/W	180°F/W	324°F/W	252°F/W
Moving air	180°F/W	72°F/W	162°F/W	126°F/W
Still oil	180°F/W	72°F/W	162°F/W	126°F/W
Stirred oil	90°F/W	54°F/W	81°F/W	72°F/W
(Clamped to metal, infinite heat sink)	(43	°F/W)		

*Wakefield type 201 or 1" disc of 0.020" sheet brass, soldered to case, or similar.

**TO-92 package glued and leads soldered to 1" square of 1/16" printed circuit board with 2 oz copper foil, or similar.





LM34/LM34A/LM34C/LM34CA/LM34D

6-10



6

National Semiconductor

LM35/LM35A/LM35C/LM35CA/LM35D Precision Centigrade Temperature Sensors

General Description

The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in ° Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm \frac{1}{4}$ °C at room temperature and ±34°C over a full -55 to +150°C temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only 60 µA from its supply, it has very low self-heating, less than 0.1°C in still air. The LM35 is rated to operate over a -55° to +150°C temperature range, while the LM35C is rated for a -40° to +110°C range (-10° with improved accuracy). The LM35 series is

available packaged in hermetic TO-46 transistor packages, while the LM35C is also available in the plastic TO-92 transistor package.

Features

- Calibrated directly in ° Celsius (Centigrade)
- Linear + 10.0 mV/°C scale factor
- 0.5°C accuracy guaranteeable (at +25°C)
- Rated for full -55° to +150°C range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4 to 30 volts
- Less than 60 µA current drain
- Low self-heating, 0.08°C in still air
- Nonlinearity only ±1/2°C typical
- Low impedance output, 0.1 Ω for 1 mA load



Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+35V to -0.2V
Output Voltage	+6V to -1.0V
Output Current	10 mA
Storage Temp., TO-46 Package,	-60°C to +180°C
TO-92 Package,	-60°C to +150°C
Lead Temp. (Soldering, 10 seconds):	
TO-46 Package,	300°C
TO-92 Package,	260°C

Specified Operating Temperature Range: T_{MIN} to T_{MAX} (Note 2)

LM35, LM35A	-55°C to +150°C
LM35C, LM35CA	-40°C to +110°C
LM35D	0°C to +100°C

LM35/LM35A/LM35C/LM35CA/LM35D

Electrical Characteristics (Note 1) (Note 6)

			LM35A					
Parameter	Conditions	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units '(Max.)
Accuracy (Note 7)	$T_{A} = +25^{\circ}C$ $T_{A} = -10^{\circ}C$ $T_{A} = T_{MAX}$ $T_{A} = T_{MAX}$	±0.2 ±0.3 ±0.4	±0.5 ±1.0		±0.2 ±0.3 ±0.4	±0.5 ±1.0	±1.0	ຸ ວຸ ວຸ
Nonlinearity (Note 8)	$T_{MIN} \le T_A \le T_{MAX}$	±0.4	± 1.0	±0.35	±0.4		± 0.3	°C
Sensor Gain (Average Slope)	T _{MIN} ≤T _A ≤T _{MAX}	+ 10.0	+9.9, +10.1		+ 10.0		+ 9.9, + 10.1	mV/°C
Load Regulation (Note 3) $0 \le I_L \le 1 \text{ mA}$	$T_A = +25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$	±0.4 ±0 .5	±1.0	± 3.0	±0.4 ±0.5	±1.0	± 3.0	mV/mA mV/mA
Line Regulation (Note 3)	$T_A = +25^{\circ}C$ $4V \le V_S \le 30V$	±0.01 . ± 0.02	±0.05	±0.1	±0.01 ± 0.02	±0.05	±0.1	mV/V mV/V
Quiescent Current (Note 9)	$V_{S} = +5V, +25^{\circ}C$ $V_{S} = +5V$ $V_{S} = +30V, +25^{\circ}C$ $V_{S} = +30V$	56 105 56.2 105.5	67 68	131 133	56 91 56.2 91.5	67 68	114 116	μΑ μΑ μΑ μΑ
Change of Quiescent Current (Note 3)	$4V \le V_S \le 30V$, $+25^{\circ}C$ $4V \le V_S \le 30V$	0.2 0.5	1.0	2.0	0.2 0.5	1.0	2.0	μΑ μΑ
Temperature Coefficient of Quiescent Current		+0.39		+ 0.5	+0.39		+ 0.5	μΑ/°C
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1</i> , I _L =0	+ 1.5		+ 2.0	+ 1.5		+ 2.0	°C
Long Term Stability	T _J =T _{MAX} , for 1000 hours	±0.08			±0.08			°C

Note 1: Unless otherwise noted, these specifications apply: $-55^{\circ}C \le T_{J} \le +150^{\circ}C$ for the LM35 and LM35A; $-40^{\circ} \le T_{J} \le +110^{\circ}C$ for the LM35D and LM35CA; and $0^{\circ} \le T_{J} \le +100^{\circ}C$ for the LM35D. $V_{S} = +5Vdc$ and $I_{LOAD} = 50 \ \mu$ A, in the circuit of *Figure 2*. These specifications also apply from $+2^{\circ}C$ to T_{MAX} in the circuit of *Figure 1*. Specifications in **boldface** apply over the full rated temperature range.

Note 2: Thermal resistance of the TO-46 package is 440°C/W, junction to ambient, and 24°C/W junction to case. Thermal resistance of the TO-92 package is 180°C/W junction to ambient.

Electrical Characteristics (Note 1) (Note 6) (Continued)									
· · · · · · · · · · · · · · · · · · ·		LM35		L					
Parameter	Conditions	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Max.)	
Accuracy, LM35, LM35C (Note 7)	$T_A = +25^{\circ}C$ $T_A = -10^{\circ}C$ $T_A = T_{MAX}$ $T_A = T_{MIN}$	±0.4 ±0.5 ±0.8 ±0.8	±1.0 ±1.5	±1.5	±0.4 ±0.5 ±0.8 ±0.8	±1.0	±1.5 ±1.5 ±2.0	ン ン ン ン	
Accuracy, LM35D (Note 7)	$T_A = +25^{\circ}C$ $T_A = T_{MAX}$ $T_A = T_{MIN}$				±0.6 ±0.9 ±0.9	±1.5	±2.0 ±2.0	າດ ກ ກ	
Nonlinearity (Note 8)	T _{MIN} ≤T _A ≤T _{MAX}	±0.3		±0.5	±0.2		±0.5	°C	
Sensor Gain (Average Slope)	T _{MIN} ≤T _A ≤T _{MAX}	+ 10.0	+ 9.8, + 10.2		+ 10.0		+ 9.8, + 10.2	mV/°C	
Load Regulation (Note 3) 0≤I _L ≤1 mA	$T_A = +25^{\circ}C$ $T_{MIN} \le T_A \le T_{MAX}$	±0.4 ± 0.5	±2.0	± 5.0	±0.4 ± 0.5	±2.0	± 5.0	mV/mA mV/mA	
Line Regulation (Note 3)	$T_A = +25^{\circ}C$ $4V \le V_S \le 30V$	±0.01 ±0.02	±0.1	±0.2	±0.01 ± 0.02	±0.1	±0.2	mV/V mV/V	
Quiescent Current (Note 9)	$V_{S} = +5V, +25^{\circ}C$ $V_{S} = +5V$ $V_{S} = +30V, +25^{\circ}C$ $V_{S} = +30V$	56 105 56.2 105.5	80 82	158 161	56 91 56.2 91.5	80 82	138	μΑ μΑ μΑ μΑ	
Change of Quiescent Current (Note 3)	4V≤V _S ≤30V, +25°C 4V≤V _S ≤30V	0.2 0.5	2.0	3.0	0.2 0.5	2.0	3.0	μΑ μΑ	
Temperature Coefficient of Quiescent Current		+0.39			+0.39		+ 0.7	μΑ/°C	
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1</i> , I _L =0	+ 1.5		+ 2.0	+ 1.5		+2.0	°C	
Long Term Stability	T _J =T _{MAX} , for 1000 hours	±0.08			±0.08			°C	

Note 3: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested Limits are guaranteed and 100% tested in production.

Note 5: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specifications in boldface apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and 10mv/°C times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in °C).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.

Note 9: Quiescent current is defined in the circuit of Figure 1.

Note 10: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 1.



Applications

The LM35 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about 0.01°C of the surface temperature.

This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM35 die would be at an intermediate temperature between the surface temperature and the air temperature. This is expecially true for the TO-92 plastic package, where the copper leads are the principal thermal path to carry heat into the device, so its temperature might be closer to the air temperature than to the surface temperature.

To minimize this problem, be sure that the wiring to the LM35, as it leaves the device, is held at the same temperature as the surface of interest. The easiest way to do this is to cover up these wires with a bead of epoxy which will insure that the leads and wires are all at the same temperature as the surface, and that the LM35 die's temperature will not be affected by the air temperature. The TO-46 metal package can also be soldered to a metal surface or pipe without damage. Of course, in that case the V- terminal of the circuit will be grounded to that metal. Alternatively, the LM35 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM35 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM35 or its connections.

These devices are sometimes soldered to a small lightweight heat fin, to decrease the thermal time constant and speed up the response in slowly-moving air. On the other hand, a small thermal mass may be added to the sensor, to give the steadiest reading despite small deviations in the air temperature.

Temperature Rise of LM35 Due To Self-heating (Thermal Resistance)

	TO-46,	TO-46,	TO-92,	TO-92,
	no heat sink	small heat fin*	no heat sink	small heat fin**
Still air	400°C/W	100°C/W	180°C/W	140°C/W
Moving air	100°C/W	40°C/W	90°C/W	70°C/W
Still oil	100°C/W	40°C/W	90°C/W	70°C/W
Stirred oil	50°C/W	30°C/W	45°C/W	40°C/W
(Clamped to metal,				
Infinite heat sink)	(24°C/W)			

* Wakefield type 201, or 1" disc of 0.020" sheet brass, soldered to case, or similar.

** TO-92 package glued and leads soldered to 1" square of 1/16" printed circuit board with 2 oz. foil or similar.

Typical Applications (Continued)



TL/H/5516-19 FIGURE 3. LM35 with Decoupling from Capacitive Load



FIGURE 4. LM35 with R-C Damper

capacitance because the capacitance forms a bypass from ground to input, not on the output. However, as with any linear circuit connected to wires in a hostile environment, its performance can be affected adversely by intense electromagnetic sources such as relays, radio transmitters, motors with arcing brushes, SCR transients, etc, as its wiring can act as a receiving antenna and its internal junctions can act as rectifiers. For best results in such cases, a bypass capacitor from V_{IN} to ground and a series R-C damper such as 75 Ω in series with 0.2 or 1 μ F from output to ground are often useful. These are shown in *Figures 13, 14*, and *16*.

CAPACITIVE LOADS

Like most micropower circuits, the LM35 has a limited ability to drive heavy capacitive loads. The LM35 by itself is able to drive 50 pf without special precautions. If heavier loads are anticipated, it is easy to isolate or decouple the load with a resistor; see *Figure 3*. Or you can improve the tolerance of capacitance with a series R-C damper from output to ground; see *Figure 4*.

When the LM35 is applied with a 200Ω load resistor as shown in *Figure 5, 6,* or *8,* it is relatively immune to wiring





FIGURE 13. Temperature To Digital Converter (Serial Output) (+ 128°C Full Scale)

IN

VREF 0.64V

FIGURE 14. Temperature To Digital Converter (Parallel TRI-STATE® Outputs for Standard Data Bus to μ P Interface) (128°C Full Scale)

ADC0804

1 µl

OUT

LM35

GND

. 10k

16k

ENABLE

- GND

• 5V

PARALLEL

DATA OUTPUT

INTR

4 CS **4** RD **4** WR **4** WR **-** GND TL/H/5516-13

TL/H/5516-14





Block Diagram



National Semiconductor

LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors

General Description

The LM135 series are precision, easily-calibrated, integrated circuit temperature sensors. Operating as a 2-terminal zener, the LM135 has a breakdown voltage directly proportional to absolute temperature at $+10~\text{mV/}^\circ\text{K}$. With less than 1 Ω dynamic impedance the device operates over a current range of 400 μA to 5 mA with virtually no change in performance. When calibrated at 25°C the LM135 has typically less than 1°C error over a 100°C temperature range. Unlike other sensors the LM135 has a linear output.

Applications for the LM135 include almost any type of temperature sensing over a -55° C to $+150^{\circ}$ C temperature range. The low impedance and linear output make interfacing to readout or control circuitry especially easy.

The LM135 operates over a -55° C to $+150^{\circ}$ C temperature range while the LM235 operates over a -40° C to $+125^{\circ}$ C temperature range. The LM335 operates from -40° C to $+100^{\circ}$ C. The LM135/LM235/LM335 are available packaged in hermetic TO-46 transistor packages while the LM335 is also available in plastic TO-92 packages.

Features

- Directly calibrated in °Kelvin
- 1°C initial accuracy available
- Operates from 400 µA to 5 mA
- Less than 1 Ω dynamic impedance
- Easily calibrated
- Wide operating temperature range
- 200°C overrange
- Low cost





Reverse Current

Forward Current

Storage Temperature TO-46 Package

TO-92 Package

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 4) Specified Operating Temp. Range

		Intermittent
	Continuous	(Note 2)
LM135, LM135A	-55°C to +150°C	150°C to 200°C
LM235, LM235A	-40°C to +125°C	125°C to 150°C
LM335, LM335A	-40°C to +100°C	100°C to 125°C
Lead Temp. (Solde	ering, 10 seconds)	
TO-92 Package:		260°C
TO-46 Package:		300°C

Temperature Accuracy LM135/LM235, LM135A/LM235A (Note 1)

Parameter	Conditions	LM1	35A/LM	235A	LM	Unite		
rarameter	Conditions	Min	Тур	Max	Min	Тур	Max	Onits
Operating Output Voltage	$T_{\rm C} = 25^{\circ}{\rm C}, I_{\rm R} = 1 {\rm mA}$	2.97	2.98	2.99	2.95	2.98	3.01	v
Uncalibrated Temperature Error	$T_{\rm C} = 25^{\circ}{\rm C}, I_{\rm R} = 1 {\rm mA}$		0.5	1		1	3	°C
Uncalibrated Temperature Error	$T_{MIN} \le T_C \le T_{MAX}$, $I_R = 1 \text{ mA}$		1.3	2.7		2	5	°C
Temperature Error with 25°C Calibration	$T_{MIN} \le T_C \le T_{MAX}$, $I_R = 1 \text{ mA}$		0.3	1		0.5	1.5	°C
Calibrated Error at Extended Temperatures	$T_{C} = T_{MAX}$ (Intermittent)		2			2		°C
Non-Linearity	I _R = 1 mA		0.3	0.5		0.3	1	°C

15 mA

10 mA

-60°C to +180°C

-60°C to +150°C

Temperature Accuracy LM335, LM335A (Note 1)

Parameter	Conditions	LM335A			LM335			Unite
			Тур	Max	Min	Тур	Max	onita
Operating Output Voltage	$T_{C} = 25^{\circ}C, I_{R} = 1 \text{ mA}$	2.95	2.98	3.01	2.92	2.98	3.04	v
Uncalibrated Temperature Error	$T_{C} = 25^{\circ}C, I_{R} = 1 \text{ mA}$		1	3		2	6	°C
Uncalibrated Temperature Error	$T_{MIN} \le T_C \le T_{MAX}$, $I_R = 1 \text{ mA}$		2	5		4	9	°C
Temperature Error with 25°C Calibration	$T_{MIN} \le T_C \le T_{MAX}$, $I_R = 1 \text{ mA}$		0.5	1		1	2	°C
Calibrated Error at Extended Temperatures	$T_{C} = T_{MAX}$ (Intermittent)		2			2		°C
Non-Linearity	$I_{\rm R} = 1 \rm mA$		0.3	1.5		0.3	1.5	°C

Electrical Characteristics (Note 1)

Parameter	Conditions	LM135/LM235 LM135A/LM235A			LM335 LM335A			Units
		Min	Тур	Max	Min	Тур	Max	
Operating Output Voltage Change with Current	400 μA≤I _R ≤5 mA At Constant Temperature		2.5	10		3	14	mV
Dynamic Impedance	I _R =1 mA		0.5			0.6		Ω
Output Voltage Temperature Coefficient			+10			+ 10		mV/°C
Time Constant	Still Air 100 ft/Min Air Stirred Oil		80 10 1			80 10 1		sec sec sec
Time Stability	T _C =125°C		0.2			0.2		°C/khr

Note 1: Accuracy measurements are made in a well-stirred oil bath. For other conditions, self heating must be considered.

Note 2: Continuous operation at these temperatures for 10,000 hours for H package and 5,000 hours for Z package may decrease life expectancy of the device. Note 3: Thermal Resistance TO-92 TO-46

θ_{JA} (junction to ambient) 202°C/W 400°C/W

 $\theta_{\rm JC}$ (junction to case) 170°C/W N/A

Note 4: Refer to RETS135H for military specifications.

LM135/LM235/LM335, LM135A/LM235A/LM335A

Typical Performance Characteristics



Response Time

้อมร่ายบ่า

INPHI

250

4

3

2

1

0

10

0

0 1 2

VOLTAGE SWING (V)



T_j = -55°C T_j = 125°C

100

T; = 25°f

1k

FREQUENCY (Hz)

10k

100k



Reverse Characteristics

25°0

-125⁰C

10

1

0.1

55

REVERSE CURRENT (mA)







Thermal Response in Stirred Oil Bath

DYNAMIC IMPEDANCE (\O)

OUTPUT

3 4 5

TIME (µs)

10

0.1

10





6

TL/H/5698-3

Application Hints

CALIBRATING THE LM135

Included on the LM135 chip is an easy method of calibrating the device for higher accuracies. A pot connected across the LM135 with the arm tied to the adjustment terminal allows a 1-point calibration of the sensor that corrects for inaccuracy over the full temperature range.

This single point calibration works because the output of the LM135 is proportional to absolute temperature with the extrapolated output of sensor going to 0V output at 0°K (-273. 15°C). Errors in output voltage versus temperature are only slope (or scale factor) errors so a slope calibration at one temperature corrects at all temperatures.

The output of the device (calibrated or uncalibrated) can be expressed as:

$$V_{OUT_{T}} = V_{OUT_{T_{o}}} \times \frac{T}{T_{o}}$$

where T is the unknown temperature and T_o is a reference temperature, both expressed in degrees Kelvin. By calibrating the output to read correctly at one temperature the output at all temperatures is correct. Nominally the output is calibrated at 10 mV/°K.

To insure good sensing accuracy several precautions must be taken. Like any temperature sensing device; self heating can reduce accuracy. The LM135 should be operated at the lowest current suitable for the application. Sufficient current, of course, must be available to drive both the sensor and the calibration pot at the maximum operating temperature as well as any external loads.

If the sensor is used in an ambient where the thermal resistance is constant, self heating errors can be calibrated out. This is possible if the device is run with a temperature stable current. Heating will then be proportional to zener voltage and therefore temperature. This makes the self heating error proportional to absolute temperature the same as scale factor errors.

WATERPROOFING SENSORS

Meltable inner core heat shrinkable tubing such as manufactured by Raychem can be used to make low-cost waterproof sensors. The LM335 is inserted into the tubing about $1_2^{\prime\prime}$ from the end and the tubing heated above the melting point of the core. The unfilled $1_2^{\prime\prime}$ end melts and provides a seal over the device.





TL/H/5698-20





TL/H/5698-5

Simple Temperature Control



TL/H/5698-21







*Adjust for 2.7315V at output of LM308

*Adjust R2 for 2.554V across LM336. Adjust R1 for correct output.





*To calibrate adjust R2 for 2.554V across LM336. Adjust R1 for correct output.

THERMOCOUPLE COLD JUNCTION COMPENSATION Compensation for Grounded Thermocouple



*Select R3 for proper thermocouple type

THERMO-	R3	SEEBECK
COUPLE	(±1%)	COEFFICIENT
J	377Ω	52.3 μV/°C
T	308Ω	42.8 μV/°C
К	293Ω	40.8 µV/°C
S	45.8Ω	6.4 μV/°C

TL/H/5698-24

Adjustments: Compensates for both sensor and resistor tolerances 1. Short LM329B

2. Adjust R1 for Seebeck Coefficient times ambient temperature (in degrees K) across R3.

3. Short LM335 and adjust R2 for voltage across R3 corresponding to thermocouple type

J	14.32 mV	к	11.17 mV
Т	11.79 mV	S	1.768 mV

TL/H/5698-6

Centigrade Thermometer

Single Power Supply Cold Junction Compensation



*Select R3 and R4 for thermocouple type

THERMO- COUPLE	R3	R4	SEEBECK COEFFICIENT
J	1.05K	385Ω	52.3 μV/°C
т	856Ω	315Ω	42.8 μV/°C
к	816Ω	300Ω	40.8 µV/°C
S	128Ω	46.3 Ω	6.4 µV/°C

Adjustments:

1. Adjust R1 for the voltage across R3 equal to the Seebeck Coefficient times ambient temperature in degrees Kelvin.

2. Adjust R2 for voltage across R4 corresponding to thermocouple

	-	
J		14.32 mV
Т		11.79 mV
К		11.17 mV
s		1.768 mV

TL/H/5698-11

Centigrade Calibrated Thermocouple Thermometer



Terminate thermocouple reference junction in close proximity to LM335.

Adjustments:

- 1. Apply signal in place of thermocouple and adjust R3 for a gain of 245.7.
- 2. Short non-inverting input of LM308A and output of LM329B to ground.
- 3. Adjust R1 so that $V_{OUT} = 2.982V @ 25^{\circ}C$.
- 4. Remove short across LM329B and adjust R2 so that $V_{OUT} = 246 \text{ mV} @ 25^{\circ}\text{C}.$
- 5. Remove short across thermocouple.





TL/H/5698-14

TL/H/5698-15

Variable Offset Thermometer[‡]



LM135/LM235/LM335, LM135A/LM235A/LM335A

Ground Referred Centigrade Thermometer





TL/H/5698-16

Definition of Terms

Operating Output Voltage: The voltage appearing across the positive and negative terminals of the device at specified conditions of operating temperature and current.

Uncalibrated Temperature Error: The error between the operating output voltage at 10 mV/°K and case temperature at specified conditions of current and case temperature.

Calibrated Temperature Error: The error between operating output voltage and case temperature at 10 mV/°K over a temperature range at a specified operating current with the 25°C error adjusted to zero.

National Semiconductor

LM3911 Temperature Controller

General Description

The LM3911 is a highly accurate temperature measurement and/or control system for use over a -25° C to $+85^{\circ}$ C temperature range. Fabricated on a single monolithic chip, it includes a temperature sensor, a stable voltage reference and an operational amplifier.

The output voltage of the LM3911 is directly proportional to temperature in degrees Kelvin at 10 mV/°K. Using the internal op amp with external resistors any temperature scale factor is easily obtained. By connecting the op amp as a comparator, the output will switch as the temperature transverses the set-point making the device useful as an on-off temperature controller.

An active shunt regulator is connected across the power leads of the LM3911 to provide a stable 6.8V voltage reference for the sensing system. This allows the use of any power supply voltage with suitable external resistors.

The input bias current is low and relatively constant with temperature, ensuring high accuracy when high source impedance is used. Further, the output collector can be returned to a voltage higher than 6.8V allowing the LM3911 to drive lamps and relays up to a 35V supply.

The LM3911 uses the difference in emitter-base voltage of transistors operating at different current densities as the basic temperature sensitive element. Since this output depends only on transistor matching the same reliability and stability as present op amps can be expected.

The LM3911 is available in two package styles, a metal can TO-46 and an 8-lead epoxy mini-DIP. In the epoxy package all electrical connections are made on one side of the device allowing the other 4 leads to be used for attaching the LM3911 to the temperature souce. The LM3911 is rated for operation over a -25° C to $+85^{\circ}$ C temperature range.

Features

- Uncalibrated accuracy ±10°C
- Internal op amp with frequency compensation
- Linear output of 10 mV/°K (10 mV/°C)
- Can be calibrated in degrees Kelvin, Celsius or Fahrenheit
- Output can drive loads up to 35V
- Internal stable voltage reference
- Low cost



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Current (Externally Set)	10 mA
Output Collector Voltage, V + +	36V
Feedback Input Voltage Range	0V to +7.0V

 Output Short Circuit Duration
 Indefinite

 Operating Temperature Range
 -25°C to +85°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 seconds)
 260°C

Electrical Characteristics (Note 1)

Parameter	Conditions	Min	Тур	Max	Units
SENSOR					
Output Voltage	T _A =-25°C, (Note 2)	2.36	2.48	2.60	v
Output Voltage	T _A =+25°C, (Note 2)	2.88	2.98	3.08	v
Output Voltage	T _A =+85°C, (Note 2)	3.46	3.58	3.70	v
Linearity	$\Delta T = 100^{\circ}C$		0.5	2	%
Long-Term Stability			0.3		%
Repeatability			0.3		%
VOLTAGE REFERENCE					
Reverse Breakdown Voltage	1 mA≤I _z ≤5 mA	6.55	6.85	7.25	v
Reverse Breakdown Voltage Change With Current	1 mA≤I _z ≤5 mA		10	35	mV
Temperature Stability			20	85	mV
Dynamic Impedance	I _z =1 mA		3.0		Ω
RMS Noise Voltage	10 Hz≤f≤10 kHz		30		μV
Long Term Stability	T _A =+85°C		6.0		mV
OP AMP					
Input Bias Current	T _A =+25°C		35	150	nA
Input Bias Current			45	250	nA
Voltage Gain	$R_L = 36k, V^+ + = 36V$	2500	15000		V/V
Output Leakage Current	T _A =25°C (Note 3)		0.2	2	μΑ
Output Leakage Current	(Note 3)		1.0	8	μΑ
Output Source Current	V _{OUT} ≤3.70	10			μΑ
Output Sink Current	1V≤V _{OUT} ≤36V	2.0			mA

Note 1: These specifications apply for $-25^{\circ}C \le T_A \le +85^{\circ}C$ and 0.9 mA $\le I_{SUPPLY} \le 1.1$ mA unless otherwise specified; $C_L \le 50$ pF.

Note 2: The output voltage applies to the basic thermometer configuration with the output and input terminals shorted and a load resistance of $\geq 1.0 \text{ M}\Omega$. This is the feedback sense voltage and includes errors in both the sensor and op amp. This voltage is specified for the sensor in a rapidly stirred oil bath. The output is referred to V⁺.

Note 3: The output leakage current is specified with \geq 100 mV overdrive. Since this voltage changes with temperature, the voltage drive for turn-off changes and is defined as V_{OUT} (with output and input shorted) – 100 mV. This specification applies for V_{OUT}=36V.

Application Hints

Although the LM3911 is designed to be totally trouble-free, certain precautions should be taken to insure the best possible performance.

As with any temperature sensor, internal power dissipation will raise the sensor's temperature above ambient. Nominal suggested operating current for the shunt regulator is 1.0 mA and causes 7.0 mW of power dissipation. In free, still, air this raises the package temperature by about 1.2°K. Although the regulator will operate at higher reverse currents and the output will drive loads up to 5.0 mA, these higher currents will raise the sensor temperature to about 19°K above ambient-degrading accuracy. Therefore, the sensor should be operated at the lowest possible power level.

With moving air, liquid or surface temperature sensing, selfheating is not as great a problem since the measured media will conduct the heat from the sensor. Also, there are many small heat sinks designed for transistors which will improve heat transfer to the sensor from the surrounding medium. A small finned clip-on heat sink is quite effective in free-air. It should be mentioned that the LM3911 die is on the base of the package and therefore coupling to the base is preferable.

The internal reference regulator provides a temperature stable voltage for offsetting the output or setting a comparison point in temperature controllers. However, since this reference is at the same temperature as the sensor temperature, changes will also cause reference drift. For application where maximum accuracy is needed an external reference should be used. Of course, for fixed temperature controllers the internal reference is adequate.





6



Thermometer With Meter Output



 $\begin{aligned} \mathsf{R1^*} &= \frac{(V_2) \ 0.01 \ \Delta \mathsf{T}}{\mathsf{I}_M \ (V_Z - 0.01 \ \mathsf{T}_O)}^{**} \\ & \mathsf{Select} \ \mathsf{I}_Q \leq \frac{2V}{\mathsf{R1}} \\ & \mathsf{R2} = \frac{0.01 \ \mathsf{T}_O - \mathsf{I}_O \mathsf{R1}}{\mathsf{I}_Q} \\ & \mathsf{R3} = \frac{V_Z}{\mathsf{I}_Q} - \mathsf{R1} - \mathsf{R2} \\ & \mathsf{R3^*} \qquad \mathsf{R3} = \frac{V_Z}{\mathsf{I}_Q} - \mathsf{R1} - \mathsf{R2} \\ & \mathsf{R2^*} \qquad \left(\mathsf{I}_Q \leq \frac{2V}{\mathsf{R1}}\right) \\ & \mathsf{V2} = \mathsf{Shunt} \ \mathsf{regulator} \ \mathsf{voltage} \ (\mathsf{use} \ 6.85) \\ & \mathsf{AT} = \mathsf{Meter} \ \mathsf{temperature} \ \mathsf{span} \ (\mathsf{K}) \\ & \mathsf{R3^*} \qquad \mathsf{AT} = \mathsf{Meter} \ \mathsf{temperature} \ \mathsf{span} \ (\mathsf{K}) \\ & \mathsf{R3^*} \qquad \mathsf{AT} = \mathsf{Meter} \ \mathsf{temperature} \ \mathsf{span} \ (\mathsf{K}) \\ & \mathsf{I}_Q = \mathsf{Current} \ \mathsf{through} \ \mathsf{R1}, \mathsf{R2}, \mathsf{R3} \ \mathsf{at} \ \mathsf{zero} \\ & \mathsf{meter} \ \mathsf{current} \ (10 \ \mu\mathsf{A} \ \mathsf{t} \ 1.0 \ \mathsf{mA}) \ (\mathsf{A}) \\ & \mathsf{Values} \ \mathsf{shown} \ \mathsf{for:} \\ & \mathsf{T}_Q = \mathsf{300^\circ K}, \ \mathsf{AT} = 100^\circ \mathsf{K}, \end{aligned}$

 $I_{M} = 1.0 \text{ mA}, I_{Q} = 100 \ \mu\text{A}$



*Selected as for meter thermometer except T_O should be 5°K more than desired and I_Q = 100 μ A †Calibrates T_O





**The 0.01 in the above and following equations is in units of V/°K or V/°C, and is a result of the basic 0.01V/°K sensitivity of the transducer







*Solenoid or 6-15W heater

 $^+$ Pot will provide about a 50°F to 90°F setting range. The trim resistor (100k) is selected to bring 70°F near the middle of the pot rotation.

SCR heating, by proper positioning, can preheat the sensor giving control anticipation as is presently used in many home thermostats.



Electronic Thermostat

6

LM3911





Section 7 Voltage References



Section 7 Contents

Voltage Reference Selection Guide	7-3
LH0070 Series BCD Buffered Reference	7-7
LH0071 Series Precision Buffered Reference	7-7
LH7070 Series Precision BCD Buffered Reference	7-11
LH7071 Series Precision Binary Buffered Reference	7-11
LM113/LM313 Reference Diode	7-16
LM129/LM329 Precision Reference	7-19
LM134/LM234/LM334 3-Terminal Adjustable Current Sources	7-24
LM136-2.5/LM236-2.5/LM336-2.5V Reference Diodes	7-32
LM136-5.0/LM236-5.0/LM336-5.0V Reference Diodes	7-39
LM168/LM268/LM368 Precision Voltage References	7-46
LM169/LM369 Precision Voltage References	7-52
LM185-1.2/LM285-1.2/LM385-1.2 Micropower Voltage Reference Diodes	7-62
LM185-2.5/LM285-2.5/LM385-2.5 Micropower Voltage Reference Diodes	7-69
LM185/LM285/LM385 Adjustable Micropower Voltage References	7-75
LM199/LM299/LM399/LM3999 Precision References	7-82
LM368-2.5 Precision Voltage Reference	7-91

National Semiconductor

Voltage Reference Selection Guide

Shunt Type

Reverse Breakdown	Device	Operating Device Temp	Voltage Tolerance	Te	mperature Drift	Operating	Output Dynamic		
Voltage (V _R)		Range*	Max, $T_A = 25^{\circ}C$	ppm/°C (Max)	Over Range	Current Range, I _R	Impedance (Typ)		
1.22	LM113-2	м	±1%	50 (Typ)	-55°C to +125°C	500 μA to 20 mA	0.8		
1.22	LM113-1	м	±2%	50 (Typ)	-55°C to +125°C	500 µA to 20 mA	0.8		
1.22	LM113	м	±5%	100 (Typ)	-55°C to +125°C	500 µA to 20 mA	0.8		
1.22	LM313	С	±5%	100 (Тур)	0°C to +70°C	500 µA to 20 mA	0.8		
1.235	LM185BX-1.2	м	±1%	30	-55°C to +125°C	10 µA to 20 mA	1		
1.235	LM185BY-1.2	м	±1%	50	-55°C to +125°C	10 µA to 20 mA	1		
1.235	LM185-1.2	м	±1%	150	-55°C to +125°C	10 µA to 20 mA	1		
1.235	LM285BX-1.2	1	±1%	30	-40°C to +85°C	10 µA to 20 mA	1		
1.235	LM285BY-1.2	I	±1%	50	-40°C to +85°C	10 µA to 20 mA	1		
1.235	LM285-1.2	1	±1%	150	-40°C to +85°C	10 µA to 20 mA	1		
1.235	LM385BX-1.2	С	±1%	30	0°C to +70°C	15 µA to 20 mA	1		
1.235	LM385BY-1.2	С	±1%	50	0°C to +70°C	15 µA to 20 mA	1		
1.235	LM385B-1.2	c	±1%	150	0°C to + 70°C	15 µA to 20 mA	1		
1.235	LM385-1.2	С	+2%, -2.4%	150	0°C to +70°C	15 µA to 20 mA	1		
1.24 to 5.3 (Adj.)	LM185B	М	±1%	150	-55°C to +125°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM185BX	M	±1%	30	-55°C to +125°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM185BY	M	±1%	50	-55°C to +125°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM285BX	1	±1%	30	-40°C to +85°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM285BY	1	±1%	50	-40°C to +85°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM285	1	±2%	150	-40°C to +85°C	10 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM385BX	C	±1%	30	0°C to +70°C	13 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM385BY	С	±1%	50	0°C to +70°C	13 µA to 20 mA	0.3		
1.24 to 5.3 (Adj.)	LM385	С	±2%	150	0°C to +70°C	13 µA to 20 mA	0.3		
1.24 to 6.3 (Adj.)	†LM611M	м	±0.4%	20	-55°C to +125°C	16 µA to 10 mA	0.27		
1.24 to 6.3 (Adj.)	LM611AI	1	±0.6%	20	-40°C to +85°C	16 µA to 10 mA	0.27		
1.24 to 6.3 (Adj.)	LM611I		±0.6%	80	-40°C to +85°C	16 µA to 10 mA	0.27		
1.24 to 6.3 (Adj.)	LM611C	С	±2.0%	150	0°C to +70°C	16 µA to 10 mA	0.27		
1.24 to 6.3 (Adj.)	††LM613M	м	±0.4%	20	-55°C to +125°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM613AI		±0.6%	20	-40°C to +85°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM613I	1	±0.6%	80	-40°C to +85°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM613C	С	±2.0%	150	0°C to +70°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	‡LM614M	M	±0.4%	20	-55°C to +125°C	16 μA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM614AI		±0.6%	20	-40°C to +85°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM614I	1	±0.6%	80	-40°C to +85°C	16 µA to 10 mA	0.2		
1.24 to 6.3 (Adj.)	LM614C	С	±2.0%	150	0°C to + 70°C	16 µA to 10 mA	0.2		
2.49	LM136A	м	±1%	72	-55°C to +125°C	400 µA to 10 mA	0.4		
2.49	LM136	M	±2%	72	-55°C to +125°C	400 µA to 10 mA	0.4		
2.49	LM236A		±1%	72	-25°C to +85°C	400 µA to 10 mA	0.4		
2.49	LM236		±2%	72	-25°C to +85°C	400 µA to 10 mA	0.4		
2.49	LM336		±4%	54	0°C to +70°C	400 µA to 10 mA	0.4		
2.49	LM336B	C	±2%	54	0°C to + 70°C	400 µA to 10 mA	0.4		
Shunt Type (Continued)									
---------------------------	-------------	-----------	--------------------------	-----------------	---------------------	-------------------------------	--------------------	--	--
Reverse Breakdown	Device	Operating	Voltage	T	emperature Drift	Operating	Output Dynamic		
Voltage (V _R)	Device	Range*	Max, $T_A = 25^{\circ}C$	ppm/°C (Max)	Over Range	Current Range, I _R	Impedance (Typ)		
2.5	LM185BX-2.5	м	±1.5%	30	-55°C to +125°C	20 µA to 20 mA	1		
2.5	LM185BY-2.5	м	±1.5%	50	-55°C to +125°C	20 µA to 20 mA	1		
2.5	LM185B-2.5	м	±1.5%	150	-55°C to +125°C	20 µA to 20 mA	1		
2.5	LM285BX-2.5	1	±1.5%	30	-40°C to +85°C	20 µA to 20 mA	1		
2.5	LM285BY-2.5	1	±1.5%	50	-40°C to +85°C	20 µA to 20 mA	1		
2.5	LM285-2.5	1	±1.5%	150	-40°C to +85°C	20 µA to 20 mA	1		
2.5	LM385BX-2.5	C C	±1.5%	30	0°C to +70°C	20 µA to 20 mA	1		
2.5	LM385BY-2.5	C	±1.5%	50	0°C to +70°C	20 µA to 20 mA	. 1		
2.5	LM385B-2.5	С	±1.5%	150	0°C to + 70°C	20 µA to 20 mA	1		
2.5	LM385-2.5	С	±3%	150	0°C to + 70°C	20 µA to 20 mA	1		
5.0	LM136A	м	±1%	72	-55°C to +125°C	400 µA to 10 mA	0.8		
5.0	LM136	м	±2%	72	-55°C to +125°C	400 µA to 10 mA	0.8		
5.0	LM236A	1	±1%	72	-25°C to +85°C	400 µA to 10 mA	0.8		
5.0	LM236	1	±2%	72	-25°C to +85°C	400 µA to 10 mA	0.8		
5.0	LM336B	С	±2%	54	0°C to + 70°C	400 µA to 10 mA	0.8		
5.0	LM336	С	±4%	54	0°C to +70°C	400 µA to 10 mA	0.8		
6.9	LM129A	м	+3%, -2%	10	-55°C to +125°C	600 µA to 15 mA	0.6		
6.9	LM129B	м	+3%, -2%	20	-55°C to +125°C	600 µA to 15 mA	0.6		
6.9	LM129C	м	+3%, -2%	50	-55°C to +125°C	600 μA to 15 mA	0.6		
6.9	LM329B	С	±5%	50	0°C to +70°C	600 µA to 15 mA	0.8		
6.9	LM329C	C	±5%	20	0°C to +70°C	600 µA to 15 mA	0.8		
6.9	LM329D	С	±5%	100	0°C to +70°C	600 µA to 15 mA	0.8		
6.95	LM199A	м	±2%	0.5	-55°C to +125°C	500 µA to 10 mA	0.5		
6.95	LM199A-20	м	Same as LM199/	A with 20 p	pm guaranteed long	term drift.			
6.95	LM199	м	±2%	1.0	-55°C to +125°C	500 µA to 10 mA	0.5		
6.95	LM299A	1	±2%	0.5	-25°C to +85°C	500 μA to 10 mA	0.5		
6.95	LM299A-20		Same as LM2994	4 with 20 p	pm guaranteed long	term drift.			
6.95	LM299	1	±2%	1	-25°C to +85°C	500 µA to 10 mA	0.5		
6.95	LM399A	C	±5%	1	0°C to +70°C	500 µA to 10 mA	0.5		
6.95	LM399A-50	C	Same as LM399/	A with 50 p	pm guaranteed long	term drift.			
6.95	LM399	С	±5%	2	0°C to +70°C	500 µA to 10 mA	0.5		
6.95	LM3999	C	±5%	5	0°C to +70°C	600 µA to 10 mA	0.6		

*C (Commercial) = 0°C to 70°C, I (Industrial) = -25°C to +85°C for the LM236 and LM299, I = -40°C to +85°C for all others. M (Military) = -55°C to +125°C

†LM611 has on-board Op Amp.

††LM613 has on-board Dual Op Amp and Dual Comparator.

‡LM614 has on-board Quad Op Amp.

Current References

Output Current	Device	Operating	÷	Set Current Erroi	Operating	Set Current	
Range		Temperature Range	2 μ Α to 10 μΑ	10 μ A to 1 mA	1 mA to 5 mA	Voltage Range	Temperature Dependence*
2 µA to 10 mA	LM134	-55°C to +125°C	±8%	±3%	±5%	1V to 40V	0.96T to 0.104T
2 µA to 10 mA	LM134-3	-55°C to +125°C	N/A	±1%	N/A	1V to 40V	0.98T to 0.102T
2 µA to 10 mA	LM134-6	-55°C to +125°C	N/A	±2%	N/A	1V to 40V	0.97T to 0.103T
2 µA to 10 mA	LM234	-25°C to +100°C	±8%	±3%	±5	1V to 40V	0.96T to 0.104T
2 µA to 10 mA	LM234-3	-25°C to +100°C	N/A	±1%	N/A	1V to 40V	0.98T to 0.102T
2 µA to 10 mA	LM234-6	-25°C to +100°C	N/A	±2%	N/A	1V to 40V	0.97T to 0.103T
2 µA to 10 mA	LM334	0°C to +70°C	±12%	±6%	±8%	1V to 40V	0.96T to 0.104T

*Set current changes linearly with temperature at a rate of 0.33%/°C.

r

Series Type (Buffered Output)									
Output	Dovice	Oper.	Voltage Tolerance	T	Temperature Drift		Operating Current	Quiescent	
Voltage	Denite	Range*	Max, $T_A = 25^{\circ}C$	ppm/°C (Max)	Over Range	ppm/mA	Range	(mA)	
0.2 (Adj)	†LM10	м	±2.5%	20 typ	-55°C to +125°C	100	0 mA to +1 mA	0.27	
0.2 (Adj)	†LM10B	I I	±2.5%	20 typ	-25°C to +85°C	100	0 mA to +1 mA	0.27	
0.2 (Adj)	†LM10C	С	±5.0%	30 typ	0°C to +70°C	100	0 mA to +1 mA	0.30	
2.5	LM368Y-2.5	С	±0.2%	20	0°C to +70°C	25	0 mA to + 10 mA	0.55	
2.5	LM368-2.5	С	±0.2%	30	0°C to +70°C	25	0 mA to + 10 mA	0.55	
5.0	LM168BY-5.0	м	±0.05%	10	-55°C to +125°C	10	-10 mA to +10 mA	0.35	
5.0	LM268BY-5.0	1	±0.05%	15	-40°C to +85°C	10	-10 mA to +10 mA	0.35	
5.0	LM368BY-5.0	С	±0.1%	20	0°C to +70°C	10	-10 mA to $+10$ mA	0.35	
5.0	LM368-5.0	С	±0.1%	30	0°C to +70°C	10	-10 mA to $+10$ mA	0.35	
10	LM169B	м	±0.05%	3	-55°C to +125°C	8	-10 mA to +10 mA	1.8	
10	LH0070-2	м	±0.05%	8	-25°C to +25°C	60	0 to 5 mA	5	
10	LM169	м	±0.05%	5	-55°C to +125°C	8	-10 mA to $+10$ mA	1.8	
10	LH0070-0	М	±0.1%	40	-25°C to +25°C	60	0 mA to 5 mA	5	
10	LH0070-1	М	±0.1%	20	-25°C to +25°C	60	0 mA to 5 mA	5	
10	LM369C	С	±0.05%	10	0°C to +70°C	8	- 10 mA to + 10 mA	1.8	
10	LM369	С	±0.05%	5	0°C to +70°C	8	-10 mA to $+10$ mA	1.8	
10	LM369B	С	±0.05%	3	0°C to +70°C	8	-10 mA to $+10$ mA	1.8	
10	LM368Y-10	С	±0.1%	20	0°C to +70°C	10	-10 mA to $+10$ mA	0.35	
10	LM368-10	С	±0.1%	30	0°C to +70°C	10	-10 mA to + 10 mA	0.35	
10	LM369D	С	±0.1%	30	0°C to +70°C	8	-10 mA to $+10$ mA	2	
10.24	LH0071-2	м	±0.05%	8	-40°C to +85°C	60	0 mA to 5 mA	5	
10.24	LH0071-1	м	±0.1%	20	-40°C to +85°C	60	0 mA to 5 mA	5	
10.24	LH0071-0	М	±0.1%	40	-25°C to +25°C	60	0 mA to 5 mA	5	

*C (Commercial) = 0°C to 70°C, I (Industrial) = -40°C to +85°C, M (Military) = -55°C to +125°C

†Reference has on-board Op Amp.

Low Current Reference Diodes

Output	Device	Operating Temp	Voltage Tolerance	T	emperature Drift	Operating	Output Dynamic	
Voltage	Devide	Range*	Max, $T_A = 25^{\circ}C$	ppm/°C (Max)	Over Range	Current Range, I _R	Impedance (Typ)	
3.0	LM103-3.0	М	±10%	- 1700	-55°C to +125°C	10 µA to 10 mA	25	
3.3	LM103-3.3	м	±10%	-1500	-55°C to +125°C	10 µA to 10 mA	25	
3.6	LM103-3.6	м	±10%	-1400	-55°C to +125°C	10 µA to 10 mA	25	
3.9	LM103-3.9	M	±10%	-1300	-55°C to +125°C	10 µA to 10 mA	25	

*M (Military) = -55°C to +125°C

"Reference Grade" Voltage Regulators*

nelelence diaue		Vollaye ne	Vollaye negulators					
Output Voltage	Device	Operating Temperature Range	Voltage Tolerance Max, T _A = 25°C	Output Variation Over Operating Range	Load Reg. ppm/mA	Line Reg. ppm/V	Output Current (Max)	Quiescent Current
Adjustable:	LP2951	-55°C to +150°C	±0.5%	±0.5%	100	42	100 mA	120 µA
1.235V to 30V	LP2951AC	-40°C to +125°C	±0.5%	±0.5%	100	42	100 mA	120 μA
	LP2951C	-40°C to +125°C	±1%	±1%	200	83	100 mA	120 μA
Programmable:	LH0075	-55°C to +125°C	±0.5%	±0.3% (Typ)	38	200	200 mA	8 mA
5V, 6V, 10V, 12V, 15V	LH0075C	0°C to +70°C	±1%	±0.14% (Typ)	76	400	200 mA	10 mA
Programmable								
−5V, −6V, −10V	LH0076	-55°C to +125°C	±0.5%	±0.3% (Typ)	38	200	200 mA	15 mA
-10V, -15V	LH0076C	0°C to +70°C	±1%	±0.14% (Typ)	38	400	200 mA	15 mA
5V	LP2950AC	-40°C to +125°C	±0.5%	±0.5%	100	42	100 mA	120 μA
5V	LP2950C	-40°C to +125°C	±1%	±1%	200	83	100 mA	120 μA

*For more information on these circuits, refer to the Continuous Voltage Regulators section of the General Purpose Linear Devices Databook.

Voltage Reference Selection Guide

LH0070 Series Precision BCD Buffered Reference LH0071 Series Precision Binary Buffered Reference

General Description

Equivalent Schematic

+15V C

The LH0070 and LH0071 are precision, three terminal, voltage references consisting of a temperature compensated zener diode driven by a current regulator and a buffer amplifier. The devices provide an accurate reference that is virtually independent of input voltage, load current, temperature and time. The LH0070 has a 10.000V nominal output to provide equal step sizes in BCD applications. The LH0071 has a 10.240V nominal output to provide equal step sizes in binary applications.

The output voltage is established by trimming ultra-stable, low temperature drift, thin film resistors under actual operating circuit conditions. The devices are shortcircuit proof in both the current sourcing and sinking directions.

The LH0070 and LH0071 series combine excellent long term stability, ease of application, and low cost, making them ideal choices as reference voltages in precision D to A and A to D systems.

Features

8	Accuracy output voltage	
	LH0070	$10V \pm 0.02\%$
	LH0071	$10.24V \pm 0.02\%$
ñ	Single supply operation	11.4V to 40V
X	Low output impedance	0.2Ω
i:	Excellent line regulation	0.1 mV/V
65	Low zener noise	20 μVp-p
	3-lead TO-5 (pin compatible with the LN	/109)
27	Short circuit proof	
	Low standby current	3 mA

Connection Diagram



*Note: The output of the LH0070 and LH0071 may be adjusted to a precise voltage by using the above circuit since the supply current of the devices is relatively small and constant with temperature and input voltage. For the circuit shown, supply sensitivities are degraded slightly to 0.01%/V change in V_{OUT} for changes in $V_{\rm IN}$ and $V^-.$

An additional temperature drift of 0.0001%/°C is added due to the variation of supply current with temperature of the LH0070 and LH0071. Sensitivity to the value of R1, R2 and R3 is less than 0.001%/%.



Supply Voltage

Power Dissipation (See Curve)

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 4)

Short Circuit Duration	Continuous
Output Current	± 20 mA
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to ±150°C
Lead Temp. (Soldering, 10 seconds)	300°C

Electrical Characteristics (Note 1)

Parameter	Conditions	Min	Тур	Max	Units
Output Voltage LH0070 LH0071	T _A =25°C		10.000 10.24		v v
Output Accuracy -0, -1 -2	T _A =25°C		± 0.03 ± 0.02	±0.1 ±0.05	% %
Output Accuracy -0, -1 -2	T _A =−55°C, 125°C			±0.3 ±0.2	% %
Output Voltage Change With Temperature 0 1 2	(Note 2)		±0.02 ±0.01	±0.2 ±0.1 ±0.04	% %
Line Regulation -0, -1 -2	$13V \le V_{IN} \le 33V, T_C = 25^{\circ}C$		0.02 0.01	0.1 0.03	%
Input Voltage Range	$R_L = 50 k\Omega$	11.4		40	v
Load Regulation	0 mA≤I _{OUT} ≤5 mA		0.01	0.03	%
Quiescent Current	$13V \le V_{IN} \le 33V$, $I_{OUT} = 0$ mA	1	3	5	mA
Change In Quiescent Current	$\Delta V_{IN} = 20V$ From 23V To 33V		0.75	1.5	mA
Output Noise Voltage	BW=0.1 Hz To 10 Hz, T _A =25°C		20		μVp-p
Ripple Rejection	f=120 Hz		0.01		%/Vp-p
Output Resistance			0.2	0.6	Ω
Long Term Stability -0, -1 -2	T _A = 25°C (Note 3)			±0.2 ±0.05	%/yr. %/yr.
Thermal Resistance θ_{ja} (Junction to Ambient) θ_{jc} (Junction to Case)	$T_j = 150^{\circ}C$		200 100		°C/W °C/W

40V

600 mW

Note 1: Unless otherwise specified, these specifications apply for V_{IN} = 15.0V, R_L = 10 k Ω , and over the temperature range of -55°C ≤ T_A ≤ +125°C.

Note 2: This specification is the difference in output voltage measured at $T_A = 85^{\circ}C$ and $T_A = 25^{\circ}C$ and $T_A = -25^{\circ}C$ with readings taken after test chamber and device-under-test stabilization at temperature using a suitable precision voltmeter.

Note 3: This parameter is guaranteed by design and not tested.

 Note 4: Refer to the following RETS drawings for military specifications:

 RETS0070-0H for LH0070-0H
 RETS0071-0H for LH0071-0H

 RETS0070-2H for LH0070-1H
 RETS0071-1H for LH0071-1H

 RETS0070-2H for LH0070-2H
 RETS0071-2H for LH0071-2H





LH7070 Series Precision BCD Buffered Reference LH7071 Series Precision Binary Buffered Reference

General Description

Equivalent Schematic

The LH7070 and LH7071 are precision, three terminal, voltage references consisting of a temperature compensated zener diode driven by a current regulator and a buffer amplifier. The devices provide an accurate reference that is virtually independent of input voltage, load current, temperature and time. The LH7070 has a 10.000V nominal output to provide equal step sizes in BCD applications. The LH7071 has a 10.240V nominal output to provide equal step sizes in binary applications.

The output voltage is established by trimming ultrastable, low temperature drift, thin film resistors under actual operating circuit conditions. The devices are short-circuit proof in both the current sourcing and sinking directions.

The LH7070 and LH7071 series combine excellent long term stability, ease of application, and low cost, making them ideal choices as reference voltages in precision D to A and A to D systems.

Features

	Accurate output voltage	
	— LH7070	10V ±0.03%
	LH7071	10.24V ±0.03%
72	Single supply operation	11.4V to 40V
\$4	Low output impedance	0.2Ω
ž.	Excellent line regulation	0.2 mV/V
2	Low zener noise	20 μVp-p
85	Short circuit proof	
8	Low standby current	3 mA



Connection Diagram



Order Number LH7070CN or LH7071CN See NS Package Number N08E

TL/K/10032-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 40V

Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 Sec.)

±20 mA -25°C to +85°C -65°C to +150°C 300°C

	-	
Supply Voltage		
Power Dissipation (See Curve)		
Short Circuit Duration		

Electrical Characteristics (Note 1)

Parameter	Conditions	Min	Тур	Max	Units
Output Voltage	T _A = 25°C LH7070 LH7071		10.000 10.240		V V
Output Accuracy	T _A = 25°C LH7070, LH7071		±0.03	±0.1	%
Output Accuracy	$T_A = -25^{\circ}C \text{ to } + 85^{\circ}C \text{ (Note 3)}$			±0.3	%
Output Voltage Change with Temperature	(Notes 2, 3)			±0.14	%
Line Regulation	$13V \le V_{IN} \le 33V$, $T_A = 25^{\circ}C$		0.02	0.1	%
Input Voltage Range Load Regulation Quiescent Current Change in Quiescent Current Output Noise Voltage Ripple Rejection Output Resistance	$\begin{array}{l} {\sf R}_L = 50 \ {\sf k}\Omega \\ 0 \ {\sf m}A \le {\sf I}_{OUT} \le 5 \ {\sf m}A \\ 13V \le V_{IN} \le 33V, \ {\sf I}_{OUT} = 0 \ {\sf m}A \\ \Delta V_{IN} = 20V \ {\sf from} \ 13V \ {\sf to} \ 33V \\ {\sf BW} = 0.1 \ {\sf Hz} \ {\sf to} \ 10 \ {\sf Hz}, \ {\sf T}_A = 25^\circ {\sf C} \\ {\sf f} = 120 \ {\sf Hz} \end{array}$	11.4	0.01 2 0.75 20 0.01 0.2	40 0.03 3 1.5 0.6	V % mA mA μV _{p-p} %/V _{p-p} Ω
Long Term Stability	T _A = 25°C (Note 3)			±0.2	%/yr.

800 mW Continuous

Note 1: Unless otherwise specified, these specifications apply for $V_{IN} = 15.0V$, $R_L = 10 k\Omega$, and over the temperature range of $-25^{\circ}C \le T_A \le +85^{\circ}C$. Note 2: This specification is the difference in output voltage measured at $T_A = 85^{\circ}C$ and $T_A = 25^{\circ}C$ or $T_A = 25^{\circ}C$ and $T_A = -25^{\circ}C$ with readings taken after test chamber and device-under-test stabilization at temperature using a suitable precision voltmeter.

Note 3: This parameter is guaranteed by design and not tested.

Typical Performance Characteristics Maximum **Quiescent Current vs Normalized Output Voltage Power Dissipation** Input Voltage vs Temperature 0.9 0.3 5 =-25°C 0.8 +25% NORMALIZED OUTPUT VOLTAGE (% DEVIATION) 0.2 POWER DISSIPATION (WATT) QUIESCENT CURRENT (mA) 0.7 = +85°C T۸ 0.6 0.1 3 0.5 $\theta_{ja} = 100^{\circ}C/W$ 0.0 0.4 2 0.3 ю. 0.2 -0.2 0.1 0 -0. n 20 40 60 80 100 120 140 10 15 20 30 35 -25 0 25 50 75 100 125 0 5 25 -50 0 AMBIENT TEMPERATURE (°C) INPUT VOLTAGE (V) CASE TEMPERATURE (°C) **Output Short Circuit** Load Transient Response Characteristics 12 $3V \leq V_{IN} \leq 30V$ DUTPUT VOLTAGE DEVIATION (mV) 500 10 C OUTPUT VOLTAGE (V) -500 T_A = +85°C $C_1 = 0.01 \, \mu F$ 8 =+25°C =-25°C TA 6 500 $C_1 = 10 \, \mu F$ 4 C -500 2 DELTA CURRENT = 5m PULSE WIDTH = 2μ s 0 0 2 3 4 5 10 15 25 30 1 5 0 20 TIME (µs) OUTPUT CURRENT (mA) TL/K/10032-5 Noise Voltage VERT: 10 µV HORIZ: 5 SEC BW = 0.1 Hz TO 10 Hz TL/K/10032~6

LH7070/LH7071





LM113/LM313 Reference Diode

General Description

The LM113/LM313 are temperature compensated, low voltage reference diodes. They feature extremely-tight regulation over a wide range of operating currents in addition to an unusually-low breakdown voltage and good temperature stability.

The diodes are synthesized using transistors and resistors in a monolithic integrated circuit. As such, they have the same low noise and long term stability as modern IC op amps. Further, output voltage of the reference depends only on highly-predictable properties of components in the IC; so they can be manufactured and supplied to tight tolerances.

Features

Low breakdown voltage: 1.220V

- \blacksquare Dynamic impedance of 0.3 Ω from 500 μA to 20 mA
- Temperature stability typically 1% over-55°C to 125°C range (LM113), 0°C to 70°C (LM313)
- Tight tolerance: ±5%, ±2% or ±1%

The characteristics of this reference recommend it for use in bias-regulation circuitry, in low-voltage power supplies or in battery powered equipment. The fact that the breakdown voltage is equal to a physical property of silicon—the energy-band gap voltage—makes it useful for many temperature-compensation and temperature-measurement functions.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 3)

Power Dissipation (Note 1)	100 mW
Reverse Current	50 mA
Forward Current	50 mA

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C
Operating Temperature Range	
LM113	-55°C to+125°C
LM313	0°C to +70°C

Electrical Characteristics (Note 2)

Parameter	Conditions	Min	Тур	Max	Units
Reverse Breakdown Voltage LM113/LM313 LM113-1 LM113-2	I _R = 1 mA	1.160 1.210 1.195	1.220 1.22 1.22	1.280 1.232 1.245	V V V
Reverse Breakdown Voltage Change	$0.5 \text{ mA} \leq I_{\text{R}} \leq 20 \text{ mA}$		6.0	15	mV
Reverse Dynamic Impedance	$I_R = 1 mA$ $I_R = 10 mA$		0.2 0.25	1.0 0.8	Ω Ω
Forward Voltage Drop	I _F = 1.0 mA		0.67	1.0	v
RMS Noise Voltage	$10 \text{ Hz} \le f \le 10 \text{ kHz}$ $I_{R} = 1 \text{ mA}$		5		μV
Reverse Breakdown Voltage Change with Current	0.5 mA \leq I _R \leq 10 mA T _{MIN} \leq T _A \leq T _{MAX}			15	mV
Breakdown Voltage Temperature Coefficient	$1.0 \text{ mA} \le I_{\text{R}} \le 10 \text{ mA}$ $T_{\text{MIN}} \le T_{\text{A}} \le T_{\text{MAX}}$		0.01		%/°C

Note 1: For operating at elevated temperatures, the device must be derated based on a 150°C maximum junction and a thermal resistance of 80°C/W junction to case or 440°C/W junction to ambient.

Note 2: These specifications apply for $T_A = 25^{\circ}C$, unless stated otherwise. At high currents, breakdown voltage should be measured with lead lengths less than $\frac{1}{4}$ inch. Kelvin contact sockets are also recommended. The diode should not be operated with shunt capacitances between 200 pF and 0.1 μ F, unless isolated by at least a 100 Ω resistor, as it may oscillate at some currents.

Note 3: Refer to the following RETS drawings for military specifications: RETS113-1X for LM113-1, RETS113-2X for LM113-2 or RETS113X for LM113.

Typical Performance Characteristics



TL/H/5713~3



7-18

LM129/LM329 Precision Reference

General Description

The LM129 and LM329 family are precision multi-current temperature-compensated 6.9V zener references with dynamic impedances a factor of 10 to 100 less than discrete diodes. Constructed in a single silicon chip, the LM129 uses active circuitry to buffer the internal zener allowing the device to operate over a 0.5 mA to 15 mA range with virtually no change in performance. The LM129 and LM329 are available with selected temperature coefficients of 0.001, 0.002, 0.005 and 0.01%/°C. These new references also have excellent long term stability and low noise.

A new subsurface breakdown zener used in the LM129 gives lower noise and better long-term stability than conventional IC zeners. Further the zener and temperature compensating transistor are made by a planar process so they are immune to problems that plague ordinary zeners. For example, there is virtually no voltage shift in zener voltage due to temperature cycling and the device is insensitive to stress on the leads.

The LM129 can be used in place of conventional zeners with improved performance. The low dynamic impedance

simplifies biasing and the wide operating current allows the replacement of many zener types.

The LM129 is packaged in a 2-lead TO-46 package and is rated for operation over a -55° C to $+125^{\circ}$ C temperature range. The LM329 for operation over 0°C to 70°C is available in both a hermetic TO-46 package and a TO-92 epoxy package.

Features

- 0.6 mA to 15 mA operating current
- 0.6Ω dynamic impedance at any current
- Available with temperature coefficients of 0.001%/°C
- 7µV wideband noise
- 5% initial tolerance
- 0.002% long term stability
- Low cost
- Subsurface zener



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 2)

nΑ
°C
°C
п ,°

Electrical Characteristics (Note 1)

Storage Temperature Range -55 Soldering Information TO-92 package: 10 sec. TO-46 package: 10 sec.

-55°C to +150°C

Units

v

m٧

Ω

μV

ppm

ppm/°C

ppm/°C

ppm/°C

ppm/°C

ppm/°C

LM129A, B, C LM329A, B, C, D Parameter Conditions Min Тур Max Min Тур Max Reverse Breakdown Voltage $T_{A} = 25^{\circ}C_{1}$ $0.6~\text{mA} \leq I_{\text{R}} \leq 15~\text{mA}$ 6.7 6.9 7.2 6.6 6.9 7.25 Reverse Breakdown Change $T_{A} = 25^{\circ}C,$ with Current (Note 3) $0.6 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$ 9 14 9 20 Reverse Dynamic Impedance $T_A = 25^{\circ}C, I_R = 1 \text{ mA}$ 0.6 1 0.8 2 (Note 3) **RMS** Noise $T_{A} = 25^{\circ}C_{1}$ $10 \text{ Hz} \le F \le 10 \text{ kHz}$ 7 20 7 100 $T_A = 45^{\circ}C \pm 0.1^{\circ}C$, Long Term Stability $I_{R} = 1 \text{ mA} \pm 0.3\%$ (1000 hours) 20 20 Temperature Coefficient $I_{\rm B} = 1 \, \rm mA$ LM129A, LM329A 6 10 6 10 LM129B. LM329B 20 15 20 15 LM129C, LM329C 30 50 30 50 LM329D 50 100 Change In Reverse Breakdown $1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$ 1 1 **Temperature Coefficient**

 $\begin{array}{|c|c|c|c|c|c|} \hline Reverse Breakdown Change \\ with Current \\ \hline Reverse Dynamic Impedance \\ \hline I mA \leq I_R \leq 15 \mbox{ mA} \\ \hline I 2 \\ \hline$

junction temperature for an LM129 is 150°C and LM329 is 100°C. For operating at elevated temperature, devices in TO-46 package must be derated based on a thermal resistance of 440°C/W junction to ambient or 80°C/W junction to case. For the TO-92 package, the derating is based on 180°C/W junction to ambient with 0.4″ leads from a PC board and 160°C/W junction to ambient with 0.125″ lead length to a PC board.

Note 2: Refer to RETS129H for LM129 family military specifications.

Note 3: These changes are tested on a pulsed basis with a low duty-cycle. For changes versus temperature, compute in terms of tempco.



7





LM129/LM329

LM134/LM234/LM334 3-Terminal Adjustable Current Sources

General Description

The LM134/LM234/LM334 are 3-terminal adjustable current sources featuring 10,000:1 range in operating current, excellent current regulation and a wide dynamic voltage range of 1V to 40V. Current is established with one external resistor and no other parts are required. Initial current accuracy is ±3%. The LM134/LM234/LM334 are true floating current sources with no separate power supply connections. In addition, reverse applied voltages of up to 20V will draw only a few dozen microamperes of current, allowing the devices to act as both a rectifier and current source in AC applications.

The sense voltage used to establish operating current in the LM134 is 64 mV at 25°C and is directly proportional to absolute temperature (°K). The simplest one external resistor connection, then, generates a current with $\approx +0.33\%/^{\circ}C$ temperature dependence. Zero drift operation can be obtained by adding one extra resistor and a diode.

Applications for the new current sources include bias networks, surge protection, low power reference, ramp generation, LED driver, and temperature sensing. The LM134-3/ LM234-3 and LM134-6/LM234-6 are specified as true temperature sensors with guaranteed initial accuracy of \pm 3°C and \pm 6°C, respectively. These devices are ideal in remote sense applications because series resistance in long wire runs does not affect accuracy. In addition, only 2 wires are required.

The LM134 is guaranteed over a temperature range of -55° C to $+125^{\circ}$ C, the LM234 from -25° C to $+100^{\circ}$ C and the LM334 from 0°C to $+70^{\circ}$ C. These devices are available in TO-46 hermetic, TO-92 and SO-8 plastic packages.

Features

- Operates from 1V to 40V
- 0.02%/V current regulation
- Programmable from 1 µA to 10 mA
- True 2-terminal operation
- Available as fully specified temperature sensor
- ±3% initial accuracy

Connection Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V ⁺ to V ⁻ Forward Voltage	
LM134/LM234	40V
LM334/LM134-3/LM134-6/LM234-3/LM234-6	30V
V ⁺ to V ⁻ Reverse Voltage	20V
R Pin to V ^{$-$} Voltage	5V
Set Current	10 mA
Power Dissipation	400 mW

Operating Temperature Bange (Note 4)	
Operating Temperature Range (Note 4)	
LM134/LM134-3/LM134-6	-55° C to $+125^{\circ}$ C
LM234/LM234-3/LM234-6	-25°C to +100°C
LM334	0°C to +70°C
Soldering Information	
TO-92 Package (10 sec.)	260°C
TO-46 Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics (Note 1)

Parameter	Conditions	LN	1134/LM	234	LM334			Units
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Onits
Set Current Error, $V^+ = 2.5V$, (Note 2)	10 μA≤I _{SET} ≤1 mA 1 mA <i<sub>SET≤5 mA 2 μA≤I_{SET}<10 μA</i<sub>			3 5 8			6 8 12	% % %
Ratio of Set Current to V^- Current	100 μA≤I _{SET} ≤1 mA 1 mA≤I _{SET} ≤5 mA 2 μA≤I _{SET} ≤100 μA	14	18 14 18	23 23	14	18 14 18	26 26	
Minimum Operating Voltage	2 μ A \leq I _{SET} \leq 100 μ A 100 μ A $<$ I _{SET} \leq 1 mA 1 mA $<$ I _{SET} \leq 5 mA		0.8 0.9 1.0			0.8 0.9 1.0		V V V
Average Change in Set Current with Input Voltage	2 μ A \leq I _{SET} \leq 1 mA 1.5 \leq V ⁺ \leq 5V 5V \leq V ⁺ \leq 40V 1 mA $<$ I _{SET} \leq 5 mA 1.5V \leq V \leq 5V 5V \leq V \leq 40V		0.02 0.01 0.03 0.02	0.05 0.03		0.02 0.01 0.03 0.02	0.1 0.05	%/V %/V %/V %/V
Temperature Dependence of Set Current (Note 3)	25 μA≤I _{SET} ≤1 mA	0.96T	т	1.04T	0.96T	Т	1.04T	
Effective Shunt Capacitance			15			15		pF

Note 1: Unless otherwise specified, tests are performed at T_j =25°C with pulse testing so that junction temperature does not change during test.

Note 2: Set current is the current flowing into the V⁺ pin. It is determined by the following formula: I_{SET}=67.7 mV/R_{SET} (@ 25°C). Set current error is expressed as a percent deviation from this amount. I_{SET} increases at 0.336%/*C @ T_j=25°C.

Note 3: I_{SET} is directly proportional to absolute temperature (°K). I_{SET} at any temperature can be calculated from: I_{SET} = I_o (T/T_o) where I_o is I_{SET} measured at T_o (°K).

Note 4: For elevated temperature operation, Tj max is:

LM134	150°C
LM234	125°C
LM334	100°C

Thermal Resistance	TO-92	TO-46	SO-8
$ heta_{ja}$ (Junction to Ambient)	180°C/W (0.4" leads) 160°C/W (0.125" leads)	440°C/W	165°C/W
θ_{jc} (Junction to Case)	N/A	32°C/W	N/A

Parameter	Conditions		134-3, LM234-3		LM134-6, LM234-6			Linite
Farameter	Conditions	Min	Тур	Max	Min	Тур	Max	
Set Current Error, $V^+ = 2.5V$, (Note 2)	100 μA≤I _{SET} ≤1 mA T _j =25°			±1			±2	%
Equivalent Temperature Error				±3			±6	°C
Ratio of Set Current to V ⁻ Current	100 μA≤I _{SET} ≤1 mA	14	18	26	14	18	26	
Minimum Operating Voltage	100 μA I _{SET} ≤1 mA		0.9			0.9		v
Average Change in Set Current with Input Voltage	100 μ A \leq I _{SET} \leq 1 mA 1.5 \leq V ⁺ \leq 5V 5V \leq V ⁺ \leq 30V		0.02 0.01	0.05 0.03		0.02 0.01	0.01 0.05	%/V %/V
Temperature Dependence of Set Current (Note 3) and	100 μA≤I _{SET} ≤1 mA	0.98T	т	1.02T	0.97T	т	1.03T	
Equivalent Slope Error				±2			±3	%
Effective Shunt Capacitance			15			15		pF

Typical Performance Characteristics







TIME (Note scale changes at each current level)



TIME (Note scale changes for each current)







Application Hints

The LM134 has been designed for ease of application, but a general discussion of design features is presented here to familiarize the designer with device characteristics which may not be immediately obvious. These include the effects of slewing, power dissipation, capacitance, noise, and contact resistance.

SLEW RATE

At slew rates above a given threshold (see curve), the LM134 may exhibit non-linear current shifts. The slewing rate at which this occurs is directly proportional to I_{SET}. At I_{SET}=10 μ A, maximum dV/dt is 0.01V/ μ s; at I_{SET}=1 mA, the limit is 1V/ μ s. Slew rates above the limit do not harm the LM134, or cause large currents to flow.

THERMAL EFFECTS

Internal heating can have a significant effect on current regulation for I_{SET} greater than 100 μ A. For example, each 1V increase across the LM134 at I_{SET} = 1 mA will increase junction temperature by \approx 0.4°C in still air. Output current (I_{SET}) has a temperature coefficient of \approx 0.33%/°C, so the change in current due to temperature rise will be (0.4) (0.33)=0.132%. This is a 10:1 degradation in regulation compared to true electrical effects. Thermal effects, therefore, must be taken into account when DC regulation is critical and I_{SET} exceeds 100 μ A. Heat sinking of the TO-46 package or the TO-92 leads can reduce this effect by more than 3:1.

SHUNT CAPACITANCE

In certain applications, the 15 pF shunt capacitance of the LM134 may have to be reduced, either because of loading problems or because it limits the AC output impedance of the current source. This can be easily accomplished by buffering the LM134 with an FET as shown in the applications. This can reduce capacitance to less than 3 pF and improve regulation by at least an order of magnitude. DC characteristics (with the exception of minimum input voltage), are not affected.

NOISE

Current noise generated by the LM134 is approximately 4 times the shot noise of a transistor. If the LM134 is used as an active load for a transistor amplifier, input referred noise



will be increased by about 12 dB. In many cases, this is acceptable and a single stage amplifier can be built with a voltage gain exceeding 2000.

LEAD RESISTANCE

The sense voltage which determines operating current of the LM134 is less than 100 mV. At this level, thermocouple or lead resistance effects should be minimized by locating the current setting resistor physically close to the device. Sockets should be avoided if possible. It takes only 0.7 Ω contact resistance to reduce output current by 1% at the 1 mA level.

SENSING TEMPERATURE

The LM134 makes an ideal remote temperature sensor because its current mode operation does not lose accuracy over long wire runs. Output current is directly proportional to absolute temperature in degrees Kelvin, according to the following formula:

Calibration of the LM134 is greatly simplified because of the fact that most of the initial inaccuracy is due to a gain term (slope error) and not an offset. This means that a calibration consisting of a gain adjustment only will trim both slope and zero at the same time. In addition, gain adjustment is a one point trim because the output of the LM134 extrapolates to zero at 0°K, independent of R_{SET} or any initial inaccuracy.



This property of the LM134 is illustrated in the accompanying graph. Line abc is the sensor current before trimming. 7

Application Hints (Continued)

Line a'b'c' is the desired output. A gain trim done at T2 will move the output from b to b' and will simultaneously correct the slope so that the output at T1 and T3 will be correct. This gain trim can be done on R_{SET} or on the load resistor used to terminate the LM134. Slope error after trim will normally be less than \pm 1%. To maintain this accuracy, however, a low temperature coefficient resistor must be used for R_{SET} .

Typical Applications (Continued)

Zero Temperature Coefficient Current Source

D1 1N457 −V_{IN} ^RSET R1* ≈10 R_{SET} TL/H/5697-13

*Select ratio of R1 to R_{SET} to obtain zero drift. I + \approx 2 I_{SET}





TL/H/5697-15

*Select R3 = V_{REF} /583 μ A. V_{REF} may be any stable positive voltage \geq 2V Trim R3 to calibrate

A 33 ppm/°C drift of R_{SET} will give a 1% slope error because the resistor will normally see about the same temperature variations as the LM134. Separating R_{SET} from the LM134 requires 3 wires and has lead resistance problems, so is not normally recommended. Metal film resistors with less than 20 ppm/°C drift are readily available. Wire wound resistors may also be used where best stability is required.

Terminating Remote Sensor for Voltage Output



Low Output Impedance Thermometer



TL/H/5697-6

*Output impedance of the LM134 at the "R" pin is approximately $\frac{-R_0\Omega}{16}$ where R_0 is the equivalent

external resistance connected to the V⁻ pin. This negative resistance can be reduced by a factor of 5 or more by inserting an equivalent resistor in series with the output.



LM134/LM234/LM334







TL/H/5697-9

*Use minimum value required to ensure stability of protected device. This minimizes inrush current to a direct short.

Schematic Diagram



7

LM136-2.5/LM236-2.5/LM336-2.5V Reference Diode

General Description

The LM136-2.5/LM236-2.5 and LM336-2.5 integrated circuits are precision 2.5V shunt regulator diodes. These monolithic IC voltage references operate as a low-temperature-coefficient 2.5V zener with 0.2 Ω dynamic impedance. A third terminal on the LM136-2.5 allows the reference voltage and temperature coefficient to be trimmed easily.

The LM136-2.5 series is useful as a precision 2.5V low voltage reference for digital voltmeters, power supplies or op amp circuitry. The 2.5V make it convenient to obtain a stable reference from 5V logic supplies. Further, since the LM136-2.5 operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

The LM136-2.5 is rated for operation over -55° C to $+125^{\circ}$ C while the LM236-2.5 is rated over a -25° C to $+85^{\circ}$ C temperature range.

Both are packaged in a TO-46 package. The LM336-2.5 is rated for operation over a 0°C to +70°C temperature range and is available in a TO-92 plastic package.

Features

- Low temperature coefficient
- Wide operating current of 400 µA to 10 mA
- 0.2Ω dynamic impedance
- ±1% initial tolerance available
- Guaranteed temperature stability
- Easily trimmed for minimum temperature drift
- Fast turn-on
- Three lead transistor package

Connection Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Reverse Current	15 mA
Forward Current	10 mA
Storage Temperature	-60°C to +150°C
Operating Temperature Range	
LM136	-55°C to +150°C
LM236	-25°C to +85°C
LM336	0°C to + 70°C

Electrical Characteristics (Note 1)

Soldering InformationTO-92 Package (10 sec.)260°CTO-46 Package (10 sec.)300°CSO Package215°CVapor Phase (60 sec.)215°CInfrared (15 sec.)220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Parameter	Conditions	LM136A-2.5/LM236A-2.5 LM136-2.5/LM236-2.5			LM336B-2.5 LM336-2.5			Units
		Min	Тур	Max	Min	Тур	Max	
Reverse Breakdown Voltage	T _A =25°C, I _R =1 mA LM136/LM236/LM336 LM136A/LM236A, LM336B	2.440 2.465	2.490 2.490	2.540 2.515	2.390 2.440	2.490 2.490	2.590 2.540	v v
Reverse Breakdown Change With Current	T _A =25°C, 400 μA≤I _R ≤10 mA		2.6	6		2.6	10	mV
Reverse Dynamic Impedance	$T_A = 25^{\circ}C, I_B = 1 \text{ mA}$		0.2	0.6		0.2	1	Ω
Temperature Stability (Note 2)	$ \begin{array}{l} V_{\rm R} \mbox{ Adjusted to } 2.490V \\ I_{\rm R} = 1 \mbox{ mA}, \mbox{ (Figure 2)} \\ 0^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} 70^{\circ}{\rm C} \mbox{ (LM336)} \\ - 25^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} + 85^{\circ}{\rm C} \mbox{ (LM236)} \\ - 55^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} + 125^{\circ}{\rm C} \mbox{ (LM136)} \end{array} $		3.5 12	9 18		1.8	6	mV mV mV
Reverse Breakdown Change With Current	400 µA≤I _R ≤10 mA		3	10		3	12	mV
Reverse Dynamic Impedance	I _R =1 mA		0.4	1		0.4	1.4	Ω
Long Term Stability	T _A =25°C ±0.1°C, I _R =1 mA		20			20		ppm

Note 1: Unless otherwise specified, the LM136-2.5 is specified from $-55^{\circ}C \le T_A \le +125^{\circ}C$, the LM236-2.5 from $-25^{\circ}C \le T_A \le +85^{\circ}C$ and the LM336-2.5 from $0^{\circ}C \le T_A \le +70^{\circ}C$.

Note 2: Temperature stability for the LM336 and LM236 family is guaranteed by design. Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels. Stability is defined as the maximum change in V_{ref} from 25°C to T_A (min) or T_A (max).

Note 3: For elevated temperature operation, T_i max is:

LM136 1 LM236 1 LM336 1	50°C 25°C 00°C		
Thermal Resistance	TO-92	TO-46	SO-8
θ_{ja} (Junction to Ambient)	180°C/W (0.4" leads) 170°C/W (0.125" lead)	440°C/W	165°C/W
θ_{ja} (Junction to Case)	n/a	80°C/W	n/a

Typical Performance Characteristics





Dynamic Impedance





TEMPERAT

Application Hints

The LM136 series voltage references are much easier to use than ordinary zener diodes. Their low impedance and wide operating current range simplify biasing in almost any circuit. Further, either the breakdown voltage or the temperature coefficient can be adjusted to optimize circuit performance.

Figure 1 shows an LM136 with a 10k potentiometer for adjusting the reverse breakdown voltage. With the addition of R1 the breakdown voltage can be adjusted without affecting the temperature coefficient of the device. The adjustment range is usually sufficient to adjust for both the initial device tolerance and inaccuracies in buffer circuitry. If minimum temperature coefficient is desired, two diodes can be added in series with the adjustment potentiometer as shown in *Figure 2*. When the device is adjusted to 2.490V the temperature coefficient is minimized. Almost any silicon signal diode can be used for this purpose such as a 1N914, 1N4148 or a 1N457. For proper temperature compensation the diodes should be in the same thermal environment as the LM136. It is usually sufficient to mount the diodes near the LM136 on the printed circuit board. The absolute resistance of R1 is not critical and any value from 2k to 20k will work.



FIGURE 1. LM136 With Pot for Adjustment of Breakdown Voltage (Trim Range $= \pm 120$ mV typical)





TL/H/5715-3

7







Typical Applications (Continued)

5V Buffered Reference





Schematic Diagram



LM136-5.0/LM236-5.0/LM336-5.0, 5.0V Reference Diode

General Description

The LM136-5.0/LM236-5.0/LM336-5.0 integrated circuits are precision 5.0V shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient 5.0V zener with 0.6 Ω dynamic impedance. A third terminal on the LM136-5.0 allows the reference voltage and temperature coefficient to be trimmed easily.

The LM136-5.0 series is useful as a precision 5.0V low voltage reference for digital voltmeters, power supplies or op amp circuitry. The 5.0V makes it convenient to obtain a stable reference from low voltage supplies. Further, since the LM136-5.0 operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

The LM136-5.0 is rated for operation over -55° C to $+125^{\circ}$ C while the LM236-5.0 is rated over a -25° C to $+85^{\circ}$ C temperature range. Both are packaged in a TO-46

package. The LM336-5.0 is rated for operation over a 0°C to + 70°C temperature range and is available in a TO-92 plastic package. For applications requiring 2.5V see LM136-2.5.

Features

- Adjustable 4V to 6V
- Low temperature coefficient
- Wide operating current of 600 µA to 10 mA
- $\blacksquare~0.6\Omega$ dynamic impedance
- \blacksquare ± 1% initial tolerance available
- Guaranteed temperature stability
- Easily trimmed for minimum temperature drift
- Fast turn-on
- Three lead transistor package




Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Reverse Current	15mA
Forward Current	10mA
Storage Temperature	-60°C to +150°C
Operating Temperature Range	
LM136-5.0	-55°C to +150°C
LM236-5.0	-25°C to +85°C
LM336-5.0	0°C to +70°C

Soldering Information	
TO-92 Package (10 sec.)	260°C
TO-46 Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics (Note 1)

Parameter	Conditions	LM136A-5.0/LM236A-5.0 LM136-5.0/LM236-5.0			LM336B-5.0 LM336-5.0			Units
		Min	Тур	Max	Min	Тур	Max	
Reverse Breakdown Voltage	T _A =25°C, I _R =1 mA LM136-5.0/LM236-5.0/LM336-5.0 LM136A-5.0/LM236A-5.0, LM336B-5.0	4.9 4.95	5.00 5.00	5.1 5.05	4.8 4.90	5.00 5.00	5.2 5.1	v v
Reverse Breakdown Change With Current	T _A =25°C, 600 μA≤I _R ≤10 mA		6	12		6	20	mV
Reverse Dynamic Impedance	T _A =25°C, I _R =1 mA		0.6	1.2		0.6	2	Ω
Temperature Stability	$ \begin{array}{l} V_{\rm R} \mbox{ Adjusted 5.00V} \\ I_{\rm R} = 1 \mbox{ mA}, (Figure 2) \\ 0^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} 70^{\circ}{\rm C} \mbox{ (LM336-5.0)} \\ - 25^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} + 85^{\circ}{\rm C} \mbox{ (LM236-5.0)} \\ - 55^{\circ}{\rm C} {\leq} {\rm T}_{\rm A} {\leq} + 125^{\circ}{\rm C} \mbox{ (LM136-5.0)} \end{array} $		7 20	18 36	- ·	4	12	mV mV mV
Reverse Breakdown Change With Current	600 μA≤I _R ≤10 mA		6	17		6	24	mV
Adjustment Range	Circuit of Figure 1		±1			±1		V
Reverse Dynamic Impedance	$I_R = 1 \text{ mA}$		0.8	1.6		0.8	2.5	Ω
Long Term Stability	$T_{A} = 25^{\circ}C \pm 0.1^{\circ}C$, $I_{B} = 1 \text{ mA}$		20			20		ppm

Note 1: Unless otherwise specified, the LM136-5.0 is specified from $-55^{\circ}C \le T_A \le +125^{\circ}C$, the LM236-5.0 from $-25^{\circ}C \le T_A \le +85^{\circ}C$ and the LM336-5.0 from $0^{\circ}C \le T_A \le +70^{\circ}C$.

Note 2: Temperature stability for the LM336 and LM236 family is guaranteed by design. Design limits are guaranteed (but not 100% percent production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels. Stability is defined as the maximum charge in V_{REF} from 25°C to T_A(min) or T_A(max).

Note 3: For elevated temperature operation, Ti max is:

LM136 150°C LM236 125°C LM336 100°C

Thermal Resistance	TO-92	TO-46	SO-8
θ_{ja} (Junction to Ambient)	180°C/W (0.4" Leads) 170°C/W (0.125" Leads)	440°C/W	165°C/W
θ_{ja} (Junction to Case)	N/A	80°C/W	N/A



TL/H/5716-8

LM136-5.0/LM236-5.0/LM336-5.0

Application Hints

The LM136-5.0 series voltage references are much easier to use than ordinary zener diodes. Their low impedance and wide operating current range simplify biasing in almost any circuit. Further, either the breakdown voltage or the temperature coefficient can be adjusted to optimize circuit performance.

Figure 1 shows an LM136-5.0 with a 10k potentiometer for adjusting the reverse breakdown voltage. With the addition of R1 the breakdown voltage can be adjusted without affecting the temperature coefficient of the device. The adjustment range is usually sufficient to adjust for both the initial device tolerance and inaccuracies in buffer circuitry.

If minimum temperature coefficient is desired, four diodes can be added in series with the adjustment potentiometer as shown in *Figure 2*. When the device is adjusted to 5.00V the temperature coefficient is minimized. Almost any silicon signal diode can be used for this purpose such as a 1N914, 1N4148 or a 1N457. For proper temperature compensation the diodes should be in the same thermal environment as the LM136-5.0. It is usually sufficient to mount the diodes near the LM136-5.0 on the printed circuit board. The absolute resistance of the network is not critical and any value from 2k to 20k will work. Because of the wide adjustment range, fixed resistors should be connected in series with the pot to make pot setting less critical.

Application Hints (Continued)





TL/H/5716-9



Typical Applications (Continued)







Typical Applications (Continued)

Op Amp with Output Clamped



Bipolar Output Reference



5.0V Square Wave Calibrator



Low Noise Buffered Reference



10V Buffered Reference



Wide Input Range Reference



TL/H/5716-6

Schematic Diagram 25k R1 50k ≸ 50k ADJ Q17 Q9 **Q**8 **₹**^{R6} 24k ₹ 6.6k Q7 **₹**25k C2 20 pF R4 10k ·C1 Q16 -30 pF **₹**^{R8} 600 Q15 Q10 **Q**11 02 Q1 Q4 06 **₹**810 6.6k 013 Q14 Q12 **\$**^{R2} 2k **₹**^{R3} 1.1k Q18 Q3 Q5 TL/H/5716-16

LM136-5.0/LM236-5.0/LM336-5.0

7

PRELIMINARY

National Semiconductor

LM168/LM268/LM368 Precision Voltage Reference

General Description

The LM168/LM368 are precision, monolithic, temperaturecompensated voltage references. The LM168 makes use of thin-film technology enhanced by the discrete laser trimming of resistors to achieve excellent Temperature coefficient (Tempco) of VOUT (as low as 5ppm/°C), along with tight initial tolerance, (as low as 0.02%). The trim scheme is such that individual resistors are cut open rather than being trimmed (partially cut), to avoid resistor drift caused by electromigration in the trimmed area. The LM168 also provides excellent stability vs. changes in input voltage and output current (both sourcing and sinking). This device is available in output voltage options of 5.0V and 10.0V and will operate in both series or shunt mode. Also see the LM368-2.5 data sheet for a 2.5V output. The devices are short circuit proof when sourcing current. A trim pin is made available for fine trimming of V_{OUT} or for obtaining intermediate values without greatly affecting the Tempco of the device.

Features

- 300 µA operating current
- Low output impedance
- Excellent line regulation (.0001%/V typical)
- Single-supply operation
- Externally trimmable
- Low temperature coefficient
- Operates in series or shunt mode
- 10.0V or 5.0V
- Excellent initial accuracy (0.02% typical)



LM168/LM268/LM368

Absolute Maximum Ratings (Note 8)

	• • • • • • • • • • • • • • • • • • •
Input Voltage (Series Mode)	35V
Reverse Current (Shunt Mode)	50 mA
Power Dissipation	600 mW
Storage Temperature Range	-60°C to +150°C
Operating Temperature Range	
LM168	-55°C to +125°C
LM268	-40°C to +85°C
LM368	0°C to +70°C
	_

Soldering Information	
DIP (N) Package, 10 sec.	+ 260°C
TO-5 (H) Package, 10 sec.	+ 300°C
SO (M) Package, Vapor Phase (60 sec.)	+215°C
Infrared (15 sec.)	+ 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics (Note 1)

1		LM168/LM268/LM368				
Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Max. unless noted)	
V _{OUT} Error: LM168B, LM268B LM368		$\begin{array}{c} \pm0.02\\ \pm0.02\end{array}$	±0.05 ±0.1		%	
Line Regulation	$(V_{OUT} + 3V) \le V_{IN} \le 30V$	±0.0001	±0.0005		%/V	
Load Regulation (Note 4)	$0 \text{ mA} \le I_{\text{SOURCE}} \le 10 \text{ mA}$ - 10 mA $\le I_{\text{SINK}} \le 0 \text{ mA}$	±0.0003 ±0.003	±0.001 ±0.008		%/mA %/mA	
Thermal Regulation	T=20 mS (Note 5)	±0.005	±0.01		%/100 mW	
Quiescent Current		250	350		μΑ	
Change of Quiescent Current vs. VIN	$(V_{OUT} + 3V) \le V_{IN} \le 30V$	3	5		μA/V	
Temperature Coefficient of V _{OUT} (see graph): LM168BY (Note 6) LM268BY LM368Y LM368	$\begin{array}{l} -55^{\circ}C \leq T_{A} \leq 125^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \end{array}$	±5 ±7.5 ±11 ±15	±10 ±15 ±20	±30	ppm/°C ppm/°C ppm/°C ppm/°C	
Short Circuit Current	$V_{OUT} = 0$	30	70	100	mA	
Noise: 10.0V: 0.1 - 10Hz 100Hz - 10 kHz 6.2V: 0.1 - 10Hz 100Hz - 10 kHz 5.0V: 0.1 - 10Hz 100Hz - 10 kHz		30 1100 20 700 16 575			uVp-p nV/√Hz uVp-p nV/√Hz uVp-p nV/√Hz	
V _{OUT} Adjust Range: 10.000V 5.000V	$0V \le V_{PIN5} \le V_{OUT}$	4.5-17.0 4.4-7.0		6.0-15.5 4.5-6.0	V min. V min.	

Note 1: Unless otherwise noted, these specifications apply: $T_A = 25^{\circ}C$, $V_{IN} = 15V$, $I_{LOAD} = 0$, $0 \le C_L \le 200$ pF, Circuit is operating in Series Mode. Or, circuit is operating in Shunt Mode, $V_{IN} = +15V$ or $V_{IN} = V_{OUT}$, $TA = +25^{\circ}C$, $I_{LOAD} = -1.0$ mA, $0 \le C_L \le 200$ pF.

Note 2: Tested Limits are guaranteed and 100% tested in production.

Note 3: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 4: The LM168 has a Class B output, and will exhibit transients at the crossover point. This point occurs when the device is asked to sink approximately 120 μ A. In some applications it may be advantageous to preload the output to either V_{IN} or Ground, to avoid this crossover point.

Note 5: Thermal Regulation is defined as the change in the output Voltage at a time T after a step change in power dissipation of 100 mW.

Note 6: Temperature Coefficient of V_{OUT} is defined as the worst case delta-V_{OUT} measured at Specified Temperatures divided by the total span of the Specified Temperature Range (See graphs). There is no guarantee that the Specified Temperatures are exactly at the minimum or maximum deviation.

Note 7: In metal can (H), θ_{J-C} is 75°C/W and θ_{J-A} is 150°C/W. In plastic DIP, θ_{J-A} is 160°C/W. In S0–8, θ_{J-A} is 180°C/W, in TO-92, θ_{J-A} is 160°C/W.

Note 8: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its Rated Operating Conditions (see Note 1 and Conditions).



Typical Applications





Narrow Range Trimmable Regulator (\pm 1% min.)



TL/H/5522-8

Improved Noise Performance





TL/H/5522-10







Typical Applications (Continued)





 Thin Film Resistor Network
 0.05% Matching and 5ppm Tracking (Beckman 694-3-R-10K-A), (Caddock T-914-10K-100-05) or similar.

TL/H/5522-15

107

500 pF



LM368-10

4





TL/H/5522-17

7-50

LM168/LM268/LM368



7

LM169/LM369

National Semiconductor

PRELIMINARY

LM169/LM369 Precision Voltage Reference

General Description

The LM169/LM369 are precision monolithic temperaturecompensated voltage references. They are based on a buried zener reference as pioneered in the LM199 references, but do not require any heater, as they rely on special temperature-compensation techniques (Patent Pending). The LM169 makes use of thin-film technology enhanced by the discrete laser trimming of resistors to achieve excellent Temperature coefficient (Tempco) of Vout (as low as 1 ppm/°C), along with tight initial tolerances (as low as 0.01%). The trim scheme is such that individual resistors are cut open rather than being trimmed (partially cut), to avoid resistor drift caused by electromigration in the trimmed area. The LM169 also provides excellent stability vs. changes in input voltage and output current (both sourcing and sinking). The devices have a 10.000V output and will operate in either series or shunt mode; the output is short-circuit-proof to ground. A trim pin is available which permits fine-trimming of Vout, and also permits filtering to greatly decrease the output noise by adding a small capacitor (0.05 to 0.5 µF).

Connection Diagrams



Top View (Case is connected to ground.)

*Do not connect; internal connection for factory trims.

Order Number LM169H, LM169BH, LM369H, LM369BH, See NS Package Number H08C

Features

- Low Tempco of Vout
- Excellent initial accuracy (0.003%)
- Excellent line regulation (2 ppm/V)
- Excellent output impedance
- Excellent thermal regulation
- Low noise
- Easy to filter output noise
- Low dissipation 20 mW
- Operates in series or shunt mode



See NS Package Number M08A or N08E

TO-92 Plastic Package (Z)



TL/H/9110-28

Bottom View

Order Number LM369DZ See NS Package Number Z03A

Absolute Maximum Ratings (Note 8)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage (Series Mode)	35\
Reverse Current (Shunt Mode)	50 mA
Power Dissipation (Note 7)	600 mW
Storage Temperature Range	-60°C to +150°C
Operating Temperature Range	(T _i min to T _i max
LM169	-55°C to +125°C
LM369	0°C to +70°C

Soldering Information	
DIP (N) Package, 10 sec.	+260°C
TO-5 (H) Package, 10 sec.	+ 300°C
SO (M) Package, Vapor Phase (60 sec.)	+215°C
Infrared (15 sec.)	+ 220°C
See AN-450 "Surface Mounting Methods an	nd Their Effect

on Product Reliability" (Appendix D) for other methods of soldering surface mount devices. ESD Tolerance

 $C_{zap} = 100 \text{ pF}, R_{zap} = 1.5 \text{k}$

LM169/LM369

800V

Electrical Characteristics, LM169, LM369 (Note 1)

Parameter	Conditions	Typical	Tested Limits (Note 2)	Design Limit (Note 3)	Units (Max Unless Noted)
V _{out} Nominal		+ 10.000			V
V _{out} Error	(Note 11)	50 0.50	±500 ±5		ppm mV
V _{out} Tempco LM169B, LM369B LM169, LM369 LM369C (Note 6) (Note 11)	$\begin{array}{l} T_{min} < T_{j} < T_{max} \\ T_{min} < T_{j} < T_{max} \\ T_{min} < T_{j} < T_{max} \end{array}$	1.5 2.7 6	3.0 5.0 10	 	ppm/°C ppm/°C ppm/°C
Line Regulation	$13V \le V_{IN} \le 30V$	2.0	4.0	8.0	ppm/V
Load Regulation Sourcing Sinking (Note 12) (Note 4, Note 9)	0 to 10 mA 0 to 10 mA	+ 3 + 80	±8.0 +150	20.0	ppm/mA ppm/mA
Thermal Regulation Sourcing Sinking (Note 12) (Note 5)	(t = 10 msec After Load is Applied)	3.0 3.0	±20 —		ppm/100 mW ppm/100 mW
Supply Current		1.4	1.8	2.0	mA
∆Supply Current	$13V \le V_{IN} \le 30V$	0.06	0.12	0.2	mA
Short Circuit Current		27	15 50	11 65	mA min mA max
Noise Voltage	10 Hz to 1 kHz 0.1 Hz to 10 Hz (10 Hz to 10 kHz, C _{filter} = 0.1 µF)	10 4 4	30 — —		μV rms μV p-p μV rms
Long-term Stability (Non-Cumulative) (Note 10)	1000 hours, T _j < T _{max} (Measured at + 25°C)	6	_	_	ppm
Temperature Hysteresis of V _{out}	$\Delta T = 25^{\circ}C$	3			ppm
Output Shift per 1 μ A at Pin 5		1500	2600	-	ppm

Electrical Characteristics LM369D (Note 1)					
Parameter	Conditions	Typical	Tested Limits (Note 2)	Design Limit (Note 3)	Units (Max Unless Noted)
V _{out} Nominal		+ 10.000			v
V _{out} Error, LM369D		70 0.7	± 1000 ± 10.0		ppm mV
V _{out} Tempco (Note 6)	$T_{min} \le T_j \le T_{max}$	5		30	ppm/°C
Line Regulation	$13V \le V_{IN} \le 30V$	2.4	±6.0	12	ppm/V
Load Regulation Sourcing Sinking (Note 12) (Note 4, Note 9)	0 to 10 mA 0 to −10 mA	+3 +80	±12 +160	±25	ppm/mA ppm/mA
Thermal Regulation Sourcing Sinking (Note 12) (Note 5)	(t = 10 msec After Load is Applied)	4.0 4.0	±25 —		ppm/100 mW ppm/100 mW
Supply Current		1.5	2.0	2.4	mA
∆Supply Current	$13V \le V_{IN} \le 30V$	0.06	0.16	0.3	mA
Short Circuit Current		27	14 50	10 65	mA min mA max
Noise Voltage	10 Hz to 1 kHz 0.1 Hz to 10 Hz (10 Hz to 10 kHz, C _{filter} = 0.1 μF)	10 4 4	30 — —	-	μV rms μV p-p μV rms
Long-Term Stability (Non-Cumulative)	1000 Hours, $T_j < T_{max}$ (Measured at + 25°C)	8	_	_	ppm
Temperature Hysteresis of V _{out}	ΔT = 25°C	5	-		ppm
Output Shift Per 1 μ A at Pin 5		1500	2800		ppm

Note 1: Unless otherwise noted, these conditions apply: $T_j = +25^{\circ}$ C, $13V \le V_{in} \le 17V$, $0 \le I_{load} \le 1.0$ mA, $C_L = \le 200$ pF. Specifications in **BOLDFACED TYPE** apply over the rated operating temperature range.

Note 2: Tested limits are guaranteed and 100% tested in production.

Note 3: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not to be used to calculate outgoing quality levels.

Note 4: The LM169 has a Class B output, and will exhibit transients at the crossover point. This point occurs when the device is required to sink approximately 1.0 mA. In some applications it may be advantageous to pre-load the output to either V_{in} or to ground, to avoid this crossover point.

Note 5: Thermal regulation is defined as the change in the output voltage at a time T after a step change of power dissipation of 100 mW.

Note 6: Temperature Coefficient of V_{OUT} is defined as the worst-case ΔV_{out} measured at Specified Temperatures divided by the total span of the Specified Temperature Range (see graphs). There is no guarantee that the Specified Temperatures are exactly at the minimum or maximum deviation.

Note 7: In metal can (H), θ_{J-C} is 75°C/W and θ_{J-A} is 150°C/W. In plastic DIP, θ_{J-A} is 160°C/W. In S0-8, θ_{J-A} is 180°C/W, in TO-92, θ_{J-A} is 160°C/W.

Note 8: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not guaranteed beyond the Rated Operating Conditions.

Note 9: Regulation is measured at constant temperature using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specifications for Thermal Regulation and Tempco. Load Regulation is measured at a point on the output pin 1/8" below the bottom of the package. Note 10: Consult factory for availability of devices with Guaranteed Long-term Stability.

Note 11: Consult factory for availability of devices with tighter Accuracy and Tempco Specifications.

Note 12: In Sinking mode, connect 0.1 µF tantalum capacitor from output to ground.



LM169/LM369

Application Hints

The LM169/LM369 can be applied in the same way as any other voltage reference. The adjacent Typical Applications Circuits suggest various uses for the LM169/LM369. The LM169 is recommended for applications where the highest stability and lowest noise is required over the full military temperature range. The LM369 is suitable for limited-temperature operation. The curves showing the Noise vs. Capacitance in the Typical Performance Characteristics section show graphically that a modest capacitance of 0.1 to 0.3 microfarads can cut the broadband noise down to a level of only a few microvolts, less than 1 ppm of the output voltage. The capacitor used should be a low-leakage type. For the temperature range 0 to 50°C, polyester or Mylar® will be suitable, but at higher temperatures, a premium film capacitor such as polypropylene is recommended. For operation at +125°C, a Teflon® capacitor would be required, to ensure sufficiently low leakage. Ceramic capacitors may seem to do the job, but are not recommended for production use, as the high-K ceramics cannot be guaranteed for low leakage, and may exhibit piezo-electric effects, converting vibration or mechanical stress into excessive electrical noise.

Additionally, the inherent superiority of the LM169/369's buried Zener diode provides freedom from low-frequency noise, wobble, and jitter, in the frequency range 0.01 to 10 Hertz, where capacitive filtering is not feasible.

Pins 1, 3, 7, and 8 of the LM169/369 are connected to internal trim circuits which are used to trim the device's output voltage and Tempco during final testing at the factory. Do not connect anything to these pins, or improper operation may result. These pins would not be damaged by a short to ground, or by Electrostatic Discharges; however, keep them away from large transients or AC signals, as stray capacitance could couple noises into the output. These pins may be cut off if desired. Alternatively, a shield foil can be laid out on the printed circuit board, surrounding these pins and pin 5, and this guard foil can be connected to ground or to V_{out}, effectively acting as a guard against AC coupling and DC leakages.

The trim pin (pin 5) should also be guarded away from noise signals and leakages, as it has a sensitivity of 15 millivolts of ΔV_{out} per microampere. The trim pin can also be used in

the circuits shown, to provide an output trim range of ± 10 millivolts. Trimming to a wider range is possible, but is not recommended as it may degrade the Tempco and the Tempco linearity at temperature extremes. For example, if the output were trimmed up to 10.240V, the Tempco would be degraded by 8 ppm/°C. As a general rule, Tempco will be degraded by 1 ppm/°C per 30 mV of output adjustment. The output can sink current as well as source it, but the output impedance is much better for sourcing current. Also, the LM169/369 requires a 0.1 µF tantalum capacitor (or, 0.1 μ F in series with 10 Ω) bypass from the output to ground, for stable operation in shunt mode (output sinking current). The output has a class-B stage, so if the load current changes from sourcing to sinking, an output transient will occur. To avoid this transient, it may be advisable to preload the output with a few milliamperes of load to ground. The LM169/369 does have an excellent tolerance of load capacitance, and in cases of load transients, electrolytic or tantalum capacitors in the range 1 to 500 microfarads have been shown to improve the output impedance without degrading the dynamic stability of the device. The LM169/369 are rated to drive an output of ±10 mA, but for best accuracy, any load current larger than 1 mA can cause thermal errors (such as, 1 mA \times 5V \times 4 ppm/100 mW = 0.2 ppm or 2 microvolts) and degrade the ultimate precision of the output voltage.

The output is short-circuit-proof to ground. However, avoid overloads at high ambient temperatures, as a prolonged short-circuit may cause the junction temperature to exceed the Absolute Maximum Temperature. The device does not include a thermal shut-down circuit. If the output is pulled to a positive voltage such as +15 or +20V, the output current will be limited, but overheating may occur. Avoid such overloads for voltages higher than +20 V, for more than 5 seconds, or, at high ambient temperatures.

The LM169/369 has an excellent long-term stability, and is suitable for use in high-resolution Digital Voltmeters or Data Acquisition systems. Its long-term stability is typically 3 to 10 ppm per 1000 hours when held near T_{max} , and slightly better when operated at room temperature. Contact the factory for availability of devices with proven long-term stability.

Typical Applications





7-57

1





7-59

7

Typical Applications (Continued)



LM169/LM369

Typical Applications (Continued)

Ultra-Low-Noise Statistical Reference



$200\Omega \le R \le 1k$

When N pieces of LM369 are used, the V_{out} noise is decreased by a factor of $\frac{1}{\sqrt{N}}$

If the output buffer is not used, for lowest noise add 0.1 µF Mylar® from ground to pin 5 of each LM369.

LM169 Block Diagram



*Do not connect; internal connection for factory trim.

TL/H/9110-15

TL/H/9110-23

7

National Semiconductor

LM185-1.2/LM285-1.2/LM385-1.2 Micropower Voltage Reference Diode

General Description

The LM185-1.2/LM285-1.2/LM385-1.2 are micropower 2-terminal band-gap voltage regulator diodes. Operating over a 10 μ A to 20 mA current range, they feature exceptionally low dynamic impedance and good temperature stability. On-chip trimming is used to provide tight voltage tolerance. Since the LM185-1.2 band-gap reference uses only transistors and resistors, low noise and good long term stability result.

Careful design of the LM185-1.2 has made the device exceptionally tolerant of capacitive loading, making it easy to use in almost any reference application. The wide dynamic operating range allows its use with widely varying supplies with excellent regulation.

The extremely low power drain of the LM185-1.2 makes it useful for micropower circuitry. This voltage reference can be used to make portable meters, regulators or general purpose analog circuitry with battery life approaching shelf life. Further, the wide operating current allows it to replace older references with a tighter tolerance part.

The LM185-1.2 is rated for operation over a -55° C to 125°C temperature range while the LM285-1.2 is rated -40° C to 85°C and the LM385-1.2 0°C to 70°C. The LM185-1.2/LM285-1.2 are available in a hermetic TO-46 package and the LM285-1.2/LM385-1.2 are also available in a low-cost TO-92 molded package, as well as S.O.

Features

- ±4 mV (±0.3%) max. initial tolerance (A grade)
- Deperating current of 10 µA to 20 mA
- 0.6Ω max dynamic impedance (A grade)
- Low temperature coefficient
- Low voltage reference—1.235V
- 2.5V device and adjustable device also available
 LM185-2.5 series and LM185 series, respectively

Connection Diagrams



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 2)

Reverse Current	30 mA
Forward Current	10 mA
Operating Temperature Range (Note 3)	
LM185-1.2	-55°C to +125°C
LM285-1.2	-40°C to +85°C
LM385-1.2	0°C to 70°C

Storage Temperature	-55°C to +150°C
Soldering Information	
TO-92 package: 10 sec.	260°C
TO-46 package: 10 sec.	300°C
SO package: Vapor phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Note 4)

Parameter	Conditions	LM185A-1.2 LM185AX-1.2 LM185AY-1.2 LM285A1.2 LM285AX-1.2 LM285AX-1.2			LM385A-1.2 LM385AX-1.2 LM385AY-1.2			Units (Limit)
		Тур	Tested Limit (Note 5)	Design Limit (Note 6)	Тур	Tested Limit (Note 5)	Design Limit (Note 6)	
Reverse Breakdown Voltage	I _R = 100 μA	1.235 1.230	1.231 1.239	1.220 1.245	1.235 1.235	1.231 1.239	1.225 1.245	V(Min) V(Max) V(Min) V(Max)
Minimum Operating Current		7	8	10	7	8	10	μA (Max)
Reverse Breakdown Voltage Change with	$I_{MIN} \le I_R \le 1 \text{ mA}$		1	1.5		1	1.5	mV (Max)
Current	$1 \text{ mA} \le I_{\text{R}} \le 20 \text{ mA}$		10	20		10	20	mV (Max)
Reverse Dynamic Impedance	$I_{R} = 100 \ \mu A, f = 20 \ Hz$	0.2		0.6 1.5	0.2		0.6 1.5	Ω (Max)
Wideband Noise (rms)	l _R = 100 μA, 10 Hz ≤ f ≤ 10 kHz	60			60			μV
Long Term Stability	$I_{R} = 100 \ \mu A, T = 1000 \ Hr, T_{A} = 25^{\circ}C \ \pm 0.1^{\circ}C$	20			20			ppm
Average Temperature Coefficient (Note 7)	I _{MIN} ≤ I _R ≤ 20 mA X Suffix Y Suffix All Others		30 50	150		30 50	150	ppm/°C (Max)

LM185-1.2/LM285-1.2/LM385-1.2

Electrical Characteristics (Continued) (Note 4)									
Parameter	Conditions		LM185-1.2 LM185BX-1.2 LM185BY-1.2 LM285-1.2 LM285BX-1.2 LM285BX-1.2 LM285BY-1.2		LM385B-1.2 LM385BX-1.2 LM385BY-1.2		LM385-1.2		Units (Limit)
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Reverse Breakdown Voltage	$T_A = 25^{\circ}C$, 10 $\mu A \le I_R \le 20 \text{ mA}$	1.235	1.223 1.247		1.223 1.247		1.205 1.260		V(Min) V(Max)
Minimum Operating Current		8	10	20	15	20	15	20	μA (Max)
Reverse Breakdown Voltage Change with	$10 \ \mu A \leq I_{R} \leq 1 \ mA$		1	1.5	1	1.5	1	1.5	mV (Max)
Current	$1 \text{ mA} \le I_{R} \le 20 \text{ mA}$		10	20	20	25	20	25	mV (Max)
Reverse Dynamic Impedance	$I_{R} = 100 \ \mu A, f = 20 \ Hz$	1							Ω
Wideband Noise (rms)	$\begin{array}{l} I_{R}=100 \ \mu\text{A}, \\ 10 \ \text{Hz} \leq f \leq 10 \ \text{kHz} \end{array}$	60							μV
Long Term Stability	$ I_{R} = 100 \ \mu\text{A}, T = 1000 \ \text{Hr}, $	20							ppm
Average Temperature Coefficient (Note 7)	I _R = 100 μA X Suffix Y Suffix All Others		30 50	150	30 50	150		150	ppm/°C ppm/°C ppm/°C (Max)
Note 1. Absolute Maximum Dating	o indicate limite boyand which dame	as to the	deulee me		roting Dating	na indiaata a	anditions for		oules la

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Refer to RETS185H-1.2 for military specifications.

Note 3: For elevated temperature operation, T_j max is:

 LM185
 150°C

 LM285
 125°C

 LM385
 100°C

Thermal Resistance	TO-92	TO-46	SO-8
$ heta_{JA}$ (junction to ambient)	180°C/W (0.4" leads) 170°C/W (0.125" leads)	440°C/W	165°C/W
$\theta_{\rm JC}$ (junction to case)	N/A	80°C/W	N/A

Note 4: Parameters identified with **boldface type** apply at temperature extremes. All other numbers apply at $T_A = T_J = 25^{\circ}C$.

Note 5: Guaranteed and 100% production tested.

Note 6: Guaranteed, but not 100% production tested. These limits are not used to calculate average outgoing quality levels.

Note 7: The average temperature coefficient is defined as the maximum deviation of reference voltage at all measured temperatures between the operating T_{MAX} and T_{MIN}, divided by T_{MAX} - T_{MIN}. The measured temperatures are -55°C, -40°C, 0°C, 25°C, 70°C, 85°C, 125°C.



LM185-1.2/LM285-1.2/LM385-1.2





Micropower* 10V Reference

22M

VIN = 15V

10V

≥3.5M

≥ 500k

۱a

LM4250C

*I_Q \approx 20 μ A standby current

111

LM385-1.2

LM385 Applications



*I_Q ≃ 30 μA





LM185-1.2/LM285-1.2/LM385-1.2

LM385 Applications (Continued)

0°C – 100°C Thermometer



Lower Power Thermometer

METER THERMOMETERS



* 2N3638 or 2N2907 select for inverse $H_{FE}\cong 5$

† Select for operation at 1.3V

 \ddagger I_Q \cong 600 μA to 900 μA

Calibration

Calibration

1. Short LM385-1.2, adjust R3 for $I_{OUT}{=}\,temp$ at 1 $\mu\text{A/}{}^{\circ}\text{K}$

2. Remove short, adjust R2 for correct reading in centigrade

†l_Q at 1.3V ≃ 500 μA

 I_Q at 1.6V \simeq 2.4 mA

0°F-50°F Thermometer



1. Short LM385-1.2, adjust R3 for $I_{OUT}=$ temp at 1.8 $\mu A/^{o}K$ 2. Remove short, adjust R2 for correct reading in ^{o}F



TL/H/5518-5

Adjustment Procedure

1. Adjust TC ADJ pot until voltage across R1 equals Kelvin temperature multiplied by the thermocouple Seebeck coefficient.

2. Adjust zero ADJ pot until voltage across R2 equals the thermocouple Seebeck coefficient multiplied by 273.2.

Thermocouple	Seebeck	R1	R2	Voltage	Voltage
Type	Coefficient	(Ω)	(Ω)	Across R1	Across R2
1	(µV) 0)	500	1.044	(mV)	14.00
T	42.8	432	1.24k	12.77	11.78
к	40.8	412	953Ω	12.17	11.17
s	6.4	63.4	150Ω	1.908	1.766

Typical supply current 50 µA

Schematic Diagram



TL/H/5518-7

LM185-1.2/LM285-1.2/LM385-1.2

National Semiconductor

LM185-2.5/LM285-2.5/LM385-2.5 Micropower **Voltage Reference Diode**

General Description

Applications

The LM185-2.5/LM285-2.5/LM385-2.5 are micropower 2terminal band-gap voltage regulator diodes. Operating over a 20 µA to 20 mA current range, they feature exceptionally low dynamic impedance and good temperature stability. Onchip trimming is used to provide tight voltage tolerance. Since the LM-185-2.5 band-gap reference uses only transistors and resistors, low noise and good long term stability result.

Careful design of the LM185-2.5 has made the device exceptionally tolerant of capacitive loading, making it easy to use in almost any reference application. The wide dynamic operating range allows its use with widely varying supplies with excellent regulation.

The extremely low power drain of the LM185-2.5 makes it useful for micropower circuitry. This voltage reference can be used to make portable meters, regulators or general purpose analog circuitry with battery life approaching shelf life. Further, the wide operating current allows it to replace older references with a tighter tolerance part. For applications reauiring 1.2V see LM185-1.2.

The LM185-2.5 is rated for operation over a -55°C to 125°C temperature range while the LM285-2.5 is rated -40°C to 85°C and the LM385-2.5 0°C to 70°C. The LM185-2.5/LM285-2.5 are available in a hermetic TO-46 package and the LM285-2.5/LM385-2.5 are also available in a lowcost TO-92 molded package, as well as S.O.

Features

- ±20 mV (±0.8%) max. initial tolerance (A grade)
- Operating current of 20 µA to 20 mA
- **a** 0.6 Ω dynamic impedance (A grade)
- Low temperature coefficient
- Low voltage reference-2.5V
- 1.2V device and adjustable device also available-LM185-1.2 series and LM185 series, respectively

Wide Input Range Reference **Micropower Reference from 9V Battery** VIN = 3.7V TO 30V α١ 200k LM334 2.5V оит LM385-2.5 2 51 M385.2 5 TL/H/5519-2 TL/H/5519-12 **Connection Diagrams TO-92 TO-46** SO Package Plastic Package Metal Can Package TL/H/5519-8 Bottom View 2 1 TL/H/5519-13 Order Number LM285Z-2.5. NC NC **Bottom View** LM285AZ-2.5, LM285AXZ-2.5, Order Number LM185H-2.5, LM285AYZ-2.5, Order Number LM285M-2.5, LM185AH-2.5, LM185AXH-2.5, LM285BXZ-2.5, LM285BYZ-2.5, LM285AM-2.5, LM285AXM-2.5, LM185AYH-2.5, LM185BXH-2.5, LM385Z-2.5, LM385AZ-2.5, LM285AYM-2.5, LM285BXM-2.5, LM185BYH-2.5, LM285H-2.5, LM385AXZ-2.5, LM385AYZ-2.5, LM285BYM-2.5, LM385M-2.5, LM285AH-2.5, LM285AXH-2.5, LM385BZ-2.5, LM385BXZ-2.5 LM385AM-2.5, LM385AXM-2.5, LM285AYH-2.5. LM285BXH-2.5 or LM385BYZ-2.5 LM385AYM-2.5, LM385BM-2.5, or LM285BYH-2.5 See NS Package Number Z03A LM385BXM-2.5 or LM385BYM-2.5 See NS Package Number H02A See NS Package Number M08A



3

TL/H/5519-11

NC

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 2)

·····	
Reverse Current	30 mA
Forward Current	10 mA
Operating Temperature Range (Note 3)	
LM185-2.5	-55°C to + 125°C
LM285-2.5	-40°C to + 85°C
LM385-2.5	0°C to 70°C

Electrical Characteristics (Note 4)

Storage Temperature	-55°C to + 150°C
Soldering Information	
TO-92 Package (10 sec.)	260°C
TO-46 Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Parameter	Conditions	Тур	LM185A-2.5 LM185AX-2.5 LM185AY-2.5 LM285A-2.5 LM285AX-2.5 LM285AX-2.5 LM285AY-2.5		LM38 LM385 LM385	Units (Limits)	
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Reverse Breakdown Voltage	I _R = 100 μA	2.500 2.500	2.480 2.520	2.460 2.535	2.480 2.520	2.470 2.530	V(Min) V(Max) V(Min) V(Max)
Minimum Operating Current		12	18	20	18	20	μA (Max)
Reverse Breakdown Voltage Change with	$I_{MIN} \le I_R \le 1$ mA		1	1.5	1	1.5	mV (Max)
Current	$1 \text{ mA} \le I_{\text{R}} \le 20 \text{ mA}$		10	20	10	20	mV (Max)
Reverse Dynamic Impedance	I _R = 100 μA, f = 20 Hz	0.2		0.6 1.5		0.6 1.5	Ω
Wideband Noise (rms)	I _R = 100 μA 10 Hz ≤ f ≤ 10 kHz	120					μV
Long Term Stability	$I_{R} = 100 \ \mu A,$ T = 1000 Hr, T _A = 25°C ±0.1°C	20					ppm
Average Temperature Coefficient (Note 7)	$I_{MIN} \le I_R \le 20 \text{ mA}$ X Suffix Y Suffix All Others		30 50	150	30 50	150	ppm/°C (Max)

Electrical Ch	aracteristics (c	ontinue	ed) (Note 4)						
Parameter	Conditions	Тур	LM18 LM185 LM185 LM28 LM285 LM285 LM285	85-2.5 BX-2.5 BY-2.5 85-2.5 BX-2.5 BY-2.5	LM38 LM385 LM385	5B-2.5 BX-2.5 BY-2.5	LM38	5-2.5	Units (Limit)
			Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Reverse Breakdown Voltage	$T_A = 25^{\circ}C,$ 20 $\mu A \le I_R \le 20 \text{ mA}$	2.5	2.462 2.538		2.462 2.538		2.425 2.575		V(Min) V(Max)
Minimum Operating Current		13	20	30	20	30	20	30	μA (Max)
Reverse Breakdown Voltage Change with	$20 \ \mu A \leq I_R \leq 1 \ mA$		1	1.5	2.0	2.5	2.0	2.5	mV (Max)
Current	$1 \text{ mA} \le I_{\text{R}} \le 20 \text{ mA}$		10	20	20	25	20	25	mV (Max)
Reverse Dynamic Impedance	I _R = 100 μA, f = 20 Hz	1							Ω
Wideband Noise (rms)	l _R = 100 μA, 10 Hz ≤ f ≤ 10 kHz	120							μV
Long Term Stability	$I_{R} = 100 \ \mu A,$ T = 1000 Hr, T_{A} = 25°C ±0.1°C	20							ppm
Average Temperature Coefficient (Note 7)	I _R = 100 μA X Suffix Y Suffix All Others		30 50	150	30 50	150		150	ppm/°C ppm/°C ppm/°C (Max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Refer to RETS185H-2.5 for military specifications.

Note 3: For elevated temperature operation, $T_{J\mbox{ MAX}}$ is:

LM185	150°C
LM285	125°C
LM385	100°C

Thermal Resistance	TO-92	TO-46	SO-8
θ_{ja} (Junction to Ambient)	180°C/W (0.4" Leads) 170°C/W (0.125" Leads)	440°C/W	165°C/W
θ_{ja} (Junction to Case)	N/A	80°C/W	N/A

Note 4: Parameters identified with **boldface type** apply at temperature extremes. All other numbers apply at $T_A = T_J = 25^{\circ}C$.

Note 5: Guaranteed and 100% production tested.

Note 6: Guaranteed, but not 100% production tested. These limits are not used to calculate average outgoing quality levels.

Note 7: The average temperature coefficient is defined as the maximum deviation of reference voltage at all measured temperatures between the operating T_{MAX} and T_{MIN}, divided by T_{MAX}-T_{MIN}. The measured temperatures are -55°C, -40°C, 0°C, 25°C, 70°C, 85°C, 125°C.





LM385-2.5 Applications (Continued)

Micropower Thermocouple Cold Junction Compensator

LITHIUM THERMOCOUPLE COLD JUNCTION ISOTHERMAL WITH LM334 TL/H/5519-6

Adjustment Procedure

1. Adjust TC ADJ pot until voltage across R1 equals Kelvin temperature multiplied by the thermocouple Seebeck coefficient.

2. Adjust zero ADJ pot until voltage across R2 equals the thermocouple Seebeck coefficient multiplied by 273.2.

Thermocouple Type	Seebeck Co- efficient ("V/°C)	R1 (Ω)	R2 (Ω)	Voltage Across R1 @25°C (mV)	Voltage Across R2 (mV)	Improving Regulation of Adjustable Regulators
J	52.3	523	1.24k	15.60	14.32	V _{IN} LM3385V
Τ.	42.8	432	1k	12.77	11.78	
к	40.8	412	953Ω	12.17	11.17	→ 1M285 \$ 375
S	6.4	63.4	150Ω	1.908	1.766	▲ 2.5 ▲
Typical supply current	50 µA					L
						120

TL/H/5519-7

Schematic Diagram



National Semiconductor

LM185/LM285/LM385 Adjustable Micropower Voltage References

General Description

The LM185/LM285/LM385 are micropower 3-terminal adjustable band-gap voltage reference diodes. Operating from 1.24 to 5.3V and over a 10 μ A to 20 mA current range, they feature exceptionally low dynamic impedance and good temperature stability. On-chip trimming is used to provide tight voltage tolerance. Since the LM185 band-gap reference uses only transistors and resistors, low noise and good long-term stability result.

Careful design of the LM185 has made the device tolerant of capacitive loading, making it easy to use in almost any reference application. The wide dynamic operating range allows its use with widely varying supplies with excellent regulation.

The extremely low power drain of the LM185 makes it useful for micropower circuitry. This voltage reference can be used to make portable meters, regulators or general purpose an-

alog circuitry with battery life approaching shelf life. Further, the wide operating current allows it to replace older references with a tighter tolerance part.

The LM185 is rated for operation over a -55° C to 125° C temperature range, while the LM285 is rated -40° C to 85° C and the LM385 0°C to 70°C. The LM185 is available in a hermetic TO-46 package and the LM285/LM385 are available in a low-cost TO-92 molded package, as well as S.O.

Features

- Adjustable from 1.24V to 5.30V
- Operating current of 10 µA to 20 mA
- 1% and 2% initial tolerance
- 1 Ω dynamic impedance
- Low temperature coefficient


LM185/LM285/LM385

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 2)

Reverse Current	30 mA
Forward Current	10 mA
Operating Temperature Range (Note 3)	
LM185 Series	-55°C to 125°C
LM285 Series	-40°C to 85°C
LM385 Series	0°C to 70°C
Storage Temperature	-55°C to 150°C

Electrical Characteristics (Note 4)

Soldering Information	
TO-92 Package (10 sec.)	260°C
TO-46 Package (10 sec.)	300°C
SO Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See An-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

			L	M185, LM2	85				LM38	5		[
Parameter	Conditions		LM185BX, LM185BY LM185B, LM285BX, LM285BY		(, LM285		Tvn	LM385BX, LM385BY		LM385		Units
		TYP	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	i yp	Tested Limit (Note 5)	Design Limit (Note 6)	Tested Limit (Note 5)	Design Limit (Note 6)	
Reference Voltage	l _R = 100 μA	1.240	1.252 1.255 1.228 1.215		1.265 1.215	1.270 1.205	1.240	1.252 1.228	1.255 1.215	1.265 1.215	1.270 1.205	V (max) V (min)
Reference Voltage Change with Current	I _{MIN} < I _R < 1 mA 1 mA < I _R < 20 mA	0.2 4	1 10	1.5 20	1 10	1.5 20	0.2 5	1 15	1.5 25	1 15	1.5 25	mV (max)
Dynamic Output Impedance		0.3 0.7					0.4 1					Ω
Reference Voltage Change with Output Voltage	I _R = 100 μA	1	3	6	з	6	2	5	10	5	10	mV (max)
Feedback Current		13	20	25	20	25	16	30	35	30	35	nA (max)
Minimum Operating Current (see curve)	$V_{OUT} = V_{REF}$ $V_{OUT} = 5.3V$	6 30	9 45	10 50	9 45	10 50	7 35	11 55	13 60	11 55	13 60	μA (max)
Output Wideband Noise	$\label{eq:result} \begin{array}{l} I_{\text{R}} = 100 \; \mu\text{A}, 10 \; \text{Hz} < f < 10 \; \text{kHz} \\ V_{\text{OUT}} = V_{\text{REF}} \\ V_{\text{OUT}} = 5.3 V \end{array}$	50 170					50 170					μV _{rms}
Average Temperature Coefficient (Note 7)	e I _R = 100 μA X Suffix Y Suffix All Others		30 50	150	30 50	150		30 50	150	30 50	150	ppm/°c (max)
Long Term Stability	$I_{R} = 100 \ \mu A, T = 1000 \ Hr,$ $T_{A} = 25^{\circ}C \pm 0.1^{\circ}C$	20					20					ppm

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Refer to RETS185H for military specifications. Note 3: For elevated temperature operation, Ti max is: 150°C

125°C

100°C

LM185

LM285

LM385

Thermal Resistance	TO-92	TO-46	SO-8
θ_{ja} (Junction to Ambient)	180°C/W (0.4" leads) 170°C/W (0.125" leads)	440°C/W	165°C/W
θ_{ic} (Junction to Case)	N/A	80°C/W	N/A

Note 4: Parameters identified with boldface type apply at temperature extremes. All other numbers apply at T_A = T_J = 25°C. Unless otherwise specified, all parameters apply for $V_{REF} < V_{OUT} < 5.3V$.

Note 5: Guaranteed and 100% production tested.

Note 6: Guaranteed, but not 100% production tested. These limits are not to be used to calculate average outgoing quality levels.

Note 7: The average temperature coefficient is defined as the maximum deviation of reference voltage at all measured temperatures from T_{min} to T_{max}, divided by T_{max} - T_{min}. The measured temperatures are -55, -40, 0, 25, 70, 85, 125°C.



LM185/LM285/LM385

ΔT TL/H/5250-4

TOTAL AT

Typical Applications (Continued) Precision 10V Reference



25V Low Current Shunt Regulator



Series-Shunt 20 mA Regulator



Low AC Noise Reference



200 mA Shunt Regulator



High Efficiency Low Power Regulator





TL/H/5250-6



Precision Floating Current Detector



* D1 can be any LED, $V_{\text{F}}\!=\!1.5\text{V}$ to 2.2V at 3 mA. D1 may act as an indicator. D1 will be on if I_{THRESHOLD} falls below the threshold current, except with I=O.

LM185/LM285/LM385

TL/H/5250-7

+ 15V

R1

2N2905

LM185/LM285/LM385

Typical Applications (Continued) Centigrade Thermometer, 10 mV/°C Freezer Alarm R1 10k R5 **R1** 50k 100k 2.73V C1 1 μF METER MALLORY Sonalert SNP-428 R2 ≶ R2 180k **≥** 100k FB TEMP Sensor LM385 2 LM135 LM385 FB 4.5V 🚊 LM334 4 R4 2.2k ş C2 0.033 μF .R3 **≶ ₹** R4 ٧--TEMP 12k 20k SENSOR 2N2222 R5 ş 12k TL/H/5250-11 BEEPS AT TEMPERATURES ABOVE THAT SET BY R1 (RANGE IS - 30°F to + 120°F) TL/H/5250-12 **Schematic Diagram** R2 Ş 7.5k 013 R6 200k ξ ۵7 012 04 Q3 REFERENCE C2 20 pF C1 20 pF Q11 \$ R7 50k 7 6.3V Q1 Q10 R5 600k Q5 RR ş 300k R3 Q6 500 A 08 **Q**9 R1 Ş FEEDBACK Q14 100k (FB) TL/H/5250-8

7

National Semiconductor

LM199/LM299/LM399/LM3999 Precision Reference

General Description

The LM199 series are precision, temperature-stabilized monolithic zeners offering temperature coefficients a factor of ten better than high quality reference zeners. Constructed on a single monolithic chip is a temperature stabilizer circuit and an active reference zener. The active circuitry reduces the dynamic impedance of the zener to about 0.5Ω and allows the zener to operate over 0.5 mA to 10 mA current range with essentially no change in voltage or temperature gives low noise and excellent long term stability compared to ordinary monolithic zeners. The package is supplied with a thermal shield to minimize heater power and improve temperature regulation.

The LM199 series references are exceptionally easy to use and free of the problems that are often experienced with ordinary zeners. There is virtually no hysteresis in reference voltage with temperature cycling. Also, the LM199 is free of voltage shifts due to stress on the leads. Finally, since the unit is temperature stabilized, warm up time is fast.

The LM199 can be used in almost any application in place of ordinary zeners with improved performance. Some ideal applications are analog to digital converters, calibration standards, precision voltage or current sources or precision power supplies. Further in many cases the LM199 can replace references in existing equipment with a minimum of wiring changes. The LM199 series devices are packaged in a standard hermetic TO-46 package inside a thermal shield. The LM199 is rated for operation from -55° C to $+125^{\circ}$ C while the LM299 is rated for operation from -25° C to $+85^{\circ}$ C and the LM399 is rated from 0°C to $+70^{\circ}$ C.

The LM3999 is packaged in a standard TO-92 package and is rated from 0°C to $\,+70^{\circ}\text{C}$

Features

- Guaranteed 0.0001%/°C temperature coefficient
- Low dynamic impedance 0.5Ω
- Initial tolerance on breakdown voltage 2%
- Sharp breakdown at 400 μA
- Wide operating current 500 µA to 10 mA
- Wide supply range for temperature stabilizer
- Guaranteed low noise
- Low power for stabilization 300 mW at 25°C
- Long term stability 20 ppm
- Proven reliability, low-stress packaging in TO-46 integrated-circuit hermetic package, for low hysteresis after thermal cycling. 33 million hours MTBF at T_A = +25°C (T₁ = +86°C)

TI /H/5717-15

TL/H/5717-11

Certified long term stability available

Connection Diagrams Functional Block Diagrams LM199/LM299/LM399 Metal Can Package TL/H/5717-14 **Top View** LM199/LM299/LM399 (See Table on fourth page) **NS Package Number H04D** LM3999 Plastic Package TO-92 \circ C 2 н TL/H/5717-10 **Bottom View** LM3999 (See Table on fourth page) NS Package Number Z03A 7-82

Absolute Maximum Ratings

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the following Reliability Electrical Test Specifications documents: RETS199X for LM199, RETS199AX for LM199A.

Temperature Stabilizer Voltage	
LM199/LM299/LM399	40V
LM3999	36V
Reverse Breakdown Current	20 mA
Forward Current	
LM199/LM299/LM399	1 mA
LM3999	-0.1 mA

Reference to Substrate Voltage V(RS) (N	Vote 1) 40V
- (,	-0.1V
Operating Temperature Range	
LM199	-55°C to +125°C
LM299	-25°C to +85°C
LM399/LM3999	-0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Soldering Information	
TO-92 package (10 sec.)	+ 260°C

TO-46 package (10 sec.)

Electrical Characteristics (Note 2)

Parameter	Conditions		LM199/LM	299		Unite		
Falameter	conditions	Min	Тур	Max	Min	Тур	Max	Unita
Reverse Breakdown Voltage	$0.5 \text{ mA} \leq I_{R} \leq 10 \text{ mA}$	6.8	6.95	7.1	6.6	6.95	7.3	V
Reverse Breakdown Voltage Change with Current	$0.5 \text{ mA} \le I_{R} \le 10 \text{ mA}$		6	9		6	12	mV
Reverse Dynamic Impedance	I _R = 1 mA		0.5	1		0.5	1.5	Ω
Reverse Breakdown Temperature Coefficient	$\begin{array}{c} -55^{\circ}C \leq T_A \leq +85^{\circ}C \\ +85^{\circ}C \leq T_A \leq +125^{\circ}C \\ -25^{\circ}C \leq T_A \leq 85^{\circ}C \\ 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ \end{array} \begin{array}{c} LM199 \\ LM299 \\ LM299 \\ LM399 \\ LM39 \\ LM39 \\ LM399 \\ LM39 \\ $		0.00003 0.0005 0.00003	0.0001 0.0015 0.0001		0.00003	0.0002	%/°C %/°C %/°C %/°C
RMS Noise	10 Hz \leq f \leq 10 kHz		7	20		7	50	μV
Long Term Stability	Stabilized, 22°C \leq T _A \leq 28°C, 1000 Hours, I _R =1 mA \pm 0.1%		20			20		ppm
Temperature Stabilizer Supply Current	$T_A = 25^{\circ}C$, Still Air, $V_S = 30V$ $T_A = -55^{\circ}C$		8.5 22	14 28		8.5	15	mA
Temperature Stabilizer Supply Voltage		9		40	9		40	V
Warm-Up Time to 0.05%	$V_{S} = 30V, T_{A} = 25^{\circ}C$		3			3		sec.
Initial Turn-on Current	$9 \le V_S \le 40$, $T_A = +25^{\circ}$ C, (Note 3)		140	200		140	200	mA

Electrical Characteristics (Note 2)

D			LM3999			
Parameter	Conditions	Min	Тур	Max	Units	
Reverse Breakdown Voltage	$0.6 \text{ mA} \le I_{\text{R}} \le 10 \text{ mA}$	6.6	6.95	7.3	V	
Reverse Breakdown Voltage Change with Current	$0.6 \text{ mA} \le I_{\text{R}} \le 10 \text{ mA}$		6	20	mV	
Reverse Dynamic Impedance	I _R = 1 mA		0.6	2.2	Ω	
Reverse Breakdown Temperature Coefficient	$0^{\circ}C \le T_{A} \le 70^{\circ}C$		0.0002	0.0005	%/°C	
RMS Noise	$10 \text{ Hz} \le f \le 10 \text{ kHz}$		7		μV	
Long Term Stability	Stabilized, 22°C \leq T_A \leq 28°C, 1000 Hours, I_R = 1 mA \pm 0.1%		20		ppm	
Temperature Stabilizer	$T_A = 25^{\circ}C$, Still Air, $V_S = 30V$		12	18	mA	
Temperature Stabilizer Supply Voltage				36	v	
Warm-Up Time to 0.05%	$V_{S} = 30V, T_{A} = 25^{\circ}C$		5		sec.	
Initial Turn-On Current	$9 \le V_S \le 40, T_A = 25^{\circ}C$		140	200	mA	

+ 300°C

7

Electrical	Characteristics	(Note 2)
-------------------	------------------------	----------

Parameter	Conditions		M199A, LN	1299A	LM399A			Units
		Min	Тур	Max	Min	Тур	Max	01
Reverse Breakdown Voltage	$0.5 \text{ mA} \leq I_{R} \leq 10 \text{ mA}$	6.8	6.95	7.1	6.6	6.95	7.3	V
Reverse Breakdown Voltage Change with Current	$0.5 \text{ mA} \le I_{\text{R}} \le 10 \text{ mA}$		6	9		6	12	mV
Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}$		0.5	1		0.5	1.5	Ω
Reverse Breakdown Temperature Coefficient	$\begin{array}{c c} -55^{\circ}C \leq T_A \leq +85^{\circ}C \\ +85^{\circ}C \leq T_A \leq +125^{\circ}C \\ -25^{\circ}C \leq T_A \leq 85^{\circ}C \\ 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ LM299A \\ LM399A \end{array}$		0.00002 0.0005 0.00002	0.00005 0.0010 0.00005		0.00003	0.0001	%/°C %/°C %/°C %/°C
RMS Noise	$10 \text{ Hz} \le f \le 10 \text{ kHz}$		7	20		7	50	μV
Long Term Stability	Stabilized, 22°C≤T _A ≤28°C, 1000 Hours, I _R =1 mA±0.1%		20			20		ppm
Temperature Stabilizer Supply Current	$T_A = 25^{\circ}$ C, Still Air, $V_S = 30V$ $T_A = -55^{\circ}$ C		8.5 22	14 28		8.5	15	mA
Temperature Stabilizer Supply Voltage		9		40	9		40	v
Warm-Up Time to 0.05%	$V_{S} = 30V, T_{A} = 25^{\circ}C$		3			3		sec.
Initial Turn-on Current	$9 \le V_S \le 40$, $T_A = +25^{\circ}$ C, (Note 3)		140	200		140	200	mA

Electrical Characteristics (Note 2)

Parameter	Conditions	LM199AH-20, LM299AH-20				LM399AH-50		
	Conditions	Min	Тур	Max	Min	Тур	Max	onito
Reverse Breakdown Voltage	0.5 mA≤I _R ≤10 mA	6.8	6.95	7.1	6.6	6.95	7.3	V
Reverse Breakdown Voltage Change With Current	0.5 mA≤I _R ≤10 mA		6	9		6	12	mV
Reverse Dynamic Impedance	I _R = 1 mA		0.5	1		0.5	1.5	Ω
Reverse Breakdown Temperature Coefficient	-55°C≤T _A ≤85° 85°C≤T _A ≤125°C -25°C≤T _A ≤85°C LM299A 0°C≤T _A ≤70°C LM399A		0.00002 0.0005 0.00002	0.00005 0.0010 0.00005		0.00003	0.0001	%/°C %/°C %/°C %/°C
RMS Noise	10 Hz≤f≤10 kHz		7	20		7	50	μV
Long Term Stability	Stabilized, $22^{\circ}C \le T_A \le 28^{\circ}C$, 1000 Hours, I _R =1 mA±0.1%		8	20		9	50	ppm
Temperature Stabilizer Supply Current	$T_A = 25^{\circ}$ C, Still Air, $V_S = 30V$ $T_A = 55^{\circ}$ C		8.5 22	14 28		8.5	15	mA
Temperature Stabilizer Supply Voltage		9		40	9		40	v
Warm-Up Time to 0.05%	$V_{S} = 30V, T_{A} = 25^{\circ}C$		3			3		s
Initial Turn-on Current	$9 \le V_S \le 40, T_A = 25^{\circ}C$, (Note 3)		140	200		140	200	mA

Note 1: The substrate is electrically connected to the negative terminal of the temperature stabilizer. The voltage that can be applied to either terminal of the reference is 40V more positive or 0.1V more negative than the substrate.

Note 2: These specifications apply for 30V applied to the temperature stabilizer and $-55^{\circ}C \le T_A \le +125^{\circ}C$ for the LM199; $-25^{\circ}C \le T_A \le +85^{\circ}C$ for the LM299 and $0^{\circ}C \le T_A \le +70^{\circ}C$ for the LM399 and LM3999.

Note 3: This initial current can be reduced by adding an appropriate resistor and capacitor to the heater circuit. See the performance characteristic graphs to determine values.

Note 4: Do not wash the LM199 with its polysulfone thermal shield in TCE.

)rdering Information							
Initial Tolerance	0°C to +70°C	−25°C to +85°C	−55°C to +125°C	NS Package			
2%		LM299AH	LM199AH	H04D			
5%	LM399H LM399AH	LM299H	LM199H	H04D			
5%	LM3999Z			Z03A			
Guaranteed Long Term Stability	LM399AH-50	LM299AH-20	LM199AH-20	H04D			

Certified Long Term Drift

The National Semiconductor LM199AH-20, LM299AH-20, and LM399AH-50 are ultra-stable Zener references specially selected from the production runs of LM199AH, LM299AH, LM399AH and tested to confirm a long-term stability of 20, 20, or 50 ppm per 1000 hours, respectively. The devices are measured every 168 hours and the voltage of each device is logged and compared in such a way as to show the deviation from its initial value. Each measurement is taken with a probable-worst-case deviation of ± 2 ppm, compared to the Reference Voltage, which is derived from several groups of NBS-traceable references such as LM199AH-20's, 1N827's, and saturated standard cells, so

that the deviation of any one group will not cause false indications. Indeed, this comparison process has recently been automated using a specially prepared computer program which is custom-designed to reject noisy data (and require a repeat reading) and to record the average of the best 5 of 7 readings, just as a sagacious standards engineer will reject unbelievable readings.

The typical characteristic for the LM199AH-20 is shown below. This computerized print-out form of each reference's stability is shipped with the unit.

Typical Characteristics

National Semiconductor Certified Long Term Drift

Hrs	Drift	LM199AH-20	
168 336 504 672 840 1008	-20 -24 -36 -34 -40 -36	Part #6849 Limits LM199AH-20 140 μV LM299AH-20 140 μV LM399AH-20 350 μV	

Testing Conditions

Heater Voltage	30V
Zener Current	1 mA
Ambient Temp.	25°C



TL/H/5717-12



LM199/LM299/LM399/LM3999

7-86



TL/H/5717-4

Typical Applications (Continued)



Square Wave Voltage Reference





*Warm-up time 10 seconds; intermittent operation does not degrade long term stability.











Schematic Diagrams



TL/H/5717-13

2-

2k

30k 🕈

2.6k

PRELIMINARY

National Semiconductor

LM368-2.5 Precision Voltage Reference

General Description

The LM368-2.5 is a precision, monolithic, temperature-compensated voltage reference. The LM368-2.5 makes use of thin-film technology enhanced by the discrete laser trimming of resistors to achieve excellent Temperature coefficient (Tempco) of V_{OUT} (as low as 11 ppm/°C), along with tight initial tolerance, (as low as 0.02%). The trim scheme is such that individual resistors are cut open rather than being trimmed (partially cut), to avoid resistor drift caused by electromigration in the trimmed area. The LM368-2.5 also provides excellent stability vs. changes in input voltage and output current. The output is short circuit proof. A trim pin is made available for fine trimming of V_{OUT} or for obtaining intermediate values without greatly affecting the Tempco of the device.

Features

- 400 μA operating current
- Low output impedance
- Excellent line regulation (.0001%/V typical)
- Single-supply operation
- Externally trimmable
- Low temperature coefficient
- Excellent initial accuracy (0.02% typical)
- Best reference available for low-voltage operation (V_S = 5V, V_{REF} = 2.500V)



Absolute Maximum Ratings (Note 7)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage	35V
Power Dissipation	600 mW
Storage Temperature Range	-60°C to +150°C
Operating Temperature Range	0°C to +70°C

Soldering Information	
DIP (N) Package (10 sec.)	+ 260°C
TO-5 (H) Package (10 sec.)	+ 300°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics (Note 1)

		LM368-2.5			
Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Max. unless noted)
V _{OUT} Error: LM368		±0.02	±0.2		%
Line Regulation	$5.0V \le V_{IN} \le 30V$	±0.0001	±0.0005		%/V
Load Regulation (Note 8)	$0 \text{ mA} \leq I_{\text{SOURCE}} \leq 10 \text{ mA}$	±0.0003	±0.0025		%/mA
Thermal Regulation	T = 20 mS (Note 4)	±0.005	±0.02		%/100 mW
Quiescent Current		350	550		μΑ
Change of Quiescent Current vs. VIN	$5.0V \le V_{IN} \le 30V$	3	5		μΑ/ν
Temperature Coefficient of V _{OUT} (see graph): LM368Y-2.5 (Note 5) LM368-2.5	$0^{\circ}C \le T_A \le 70^{\circ}C$ $0^{\circ}C \le T_A \le 70^{\circ}C$	±11 ±15	±20	 ±30	ppm/°C ppm/°C
Short Circuit Current	V _{OUT} = 0	30	70	100	mA
Noise: 0.1–10 Hz 100 Hz–10 kHz		12 420			uVp-p nV/√Hz
V _{OUT} Adjust Range	$0 \le V_{PIN5} \le V_{OUT}$	1.9-5.2		2.2-5.0	V min.

Note 1: Unless otherwise noted, these specifications apply: $T_A = 25^{\circ}$ C, 4.9V $\leq V_{IN} \leq 10.5$ V, 0 $\leq I_{LOAD} \leq 0.5$ mA, 0 $\leq C_L \leq 200$ pF.

Note 2: Tested Limits are guaranteed and 100% tested in production.

Note 3: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 4: Thermal Regulation is defined as the change in the output Voltage at a time T after a step change in power dissipation of 100 mW.

Note 5: Temperature Coefficient of V_{OUT} is defined as the worst case delta-V_{OUT} measured at Specified Temperatures divided by the total span of the Specified Temperature Range (See graphs). There is no guarantee that the Specified Temperatures are exactly at the minimum or maximum deviation.

Note 6: In metal can (H), θ_{J-C} is 75°C/W and θ_{J-A} is 150°C/W. In plastic DIP, θ_{J-A} is 160°C/W. In SO-8, θ_{J-A} is 180°C/W, in TO-92, θ_{J-A} is 160°C/W. **Note 7:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its Rated Operating Conditions (see Note 1 and Conditions).

Note 8: Load regulation is measured on the output pin at a point 1/4" below the base of the package. Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.



7

Typical Applications





TL/H/8446-5



TL/H/8446-6





TL/H/8446-7

TL/H/8446-8





Typical Applications (Continued)

Buffered High-Current Reference with Filter



TL/H/8446-13

Simplified Schematic Diagram



LM368-2.5



Section 8 Surface Mount



Section 8 Contents

Surface Mount	8-3
AN-450 Small Outline (SO) Package Surface Mounting Methods-Parameters and Their Effect	
on Product Reliability	8-13

National Semiconductor

Surface Mount

Cost pressures today are forcing many electronics manufacturers to automate their production lines. Surface mount technology plays a key role in this cost-savings trend because:

- 1. The mounting of devices on the PC board surface eliminates the expense of drilling holes;
- 2. The use of pick-and-place machines to assemble the PC boards greatly reduces labor costs;
- The lighter and more compact assembled products resulting from the smaller dimensions of surface mount packages mean lower material costs.

Production processes now permit both surface mount and insertion mount components to be assembled on the same PC board.

SURFACE MOUNT PACKAGING AT NATIONAL

To help our customers take advantage of this new technology, National has developed a line of surface mount packages. Ranging in lead counts from 3 to 360, the package offerings are summarized in Table I.

Lead center spacing keeps shrinking with each new generation of surface mount package. Traditional packages (e.g., DIPs) have a 100 mil lead center spacing. Surface mount packages currently in production (e.g., SOT, SOIC, PCC, LCC, LDCC) have a 50 mil lead center spacing. Surface mount packages in production release (e.g., PQFP) have a 25 mil lead center spacing. Surface mount packages in development (e.g., TAPEPAK®) will have a lead center spacing of only 12–20 mils.

Package Type	Small Outline Transistor (SOT) 3 C 2	Small Outline IC (SOIC)	Plastic Chip Carrier (PCC)	Plastic Quad Flat Pack (PQFP)		Leadless Chip Carrier (LCC) (LDCC)	Leaded Chip Carrier
		Aller.	GHHHHH	- HARMAN HARMAN		(निसत्ततत्वत्वा)	U
Package Material	Plastic	Plastic	Plastic	Plastic	Plastic	Ceramic	Ceramic
Lead Bend	Gull Wing	Gull Wing	J-Bend	Gull Wing	Gull Wing		Gull Wing
Lead Center Spacing	50 Mils	50 Mils	50 Mils	25 Mils	20, 15, 12 Mils	50 Mils	50 Mils
Tape & Reel Option	Yes	Yes	Yes	tbd	tbd	No	No
Lead Counts	SOT-23 High Profile SOT-23	SO-8(*) SO-14(*)	PCC-20(*) PCC-28(*)	PQFP-84 PQFP-100 PQFP-132	TP-40 (*) TP-68 TP-84 TP-132	LCC-18 LCC-20(*) LCC-28	LDCC-44 LDCC-68
	Low Profile	SO-14 Wide(*) SO-16(*) SO-16 Wide(*)	PCC-44(*) PCC-68 PCC-84	PQFP-196 ^(*) PQFP-244	TP-172 TP-220 TP-284	LCC-32 LCC-44 (*)	LDCC-84
		SO-20(*) SO-24(*)	PCC-124		TP-360	LCC-48 LCC-52 LCC-68 LCC-84 LCC-124	LDCC-124

TABLE I. Surface Mount Packages from National

*In production (or planned) for linear products.

LINEAR PRODUCTS IN SURFACE MOUNT

Linear functions available in surface mount include:

- Op amps
- Comparators
- Regulators
- References
- Data conversion
- Industrial
- Consumer
- Automotive

A complete list of linear part numbers in surface mount is presented in Table III. Refer to the datasheet in the appropriate chapter of this databook for a complete description of the device. In addition, National is continually expanding the list of devices offered in surface mount. If the functions you need do not appear in Table III, contact the sales office or distributor branch nearest you for additional information.

Automated manufacturers can improve their cost savings by using Tape-and-Reel for surface mount devices. Simplified handling results because hundreds-to-thousands of semiconductors are carried on a single Tape-and-Reel pack (see ordering and shipping information—printed later in this section—for a comparison of devices/reel vs. devices/rail for those surface mount package types being used for linear products). With this higher device count per reel (when compared with less than a 100 devices per rail), pick-and-place machines have to be re-loaded less frequently and lower labor costs result.

With Tape-and-Reel, manufacturers save twice—once from using surface mount technology for automated PC board assembly and again from less device handling during shipment and machine set-up.

BOARD CONVERSION

Besides new designs, many manufacturers are converting existing printed circuit board designs to surface mount. The resulting PCB will be smaller, lighter and less expensive to manufacture; but there is one caveat—be careful about the thermal dissipation capability of the surface mount package.

Because the surface mount package is smaller than the traditional dual-in-line package, the surface mount package is not capable of conducting as much heat away as the DIP (i.e., the surface mount package has a higher thermal resistance—see Table II).

The silicon for most National devices can operate up to a 150°C junction temperature (check the datasheet for the rare exception). Like the DIP, the surface mount package can actually withstand an ambient temperature of up to 125°C (although a commercial temperature range device will only be specified for a max ambient temperature of 70°C and an industrial temperature range device will only be specified for a max ambient temperature of 85°C). See AN-336, "Understanding Integrated Circuit Package Power Capabilities", (reprinted in the appendix of each linear databook volume) for more information.

TABLE II: Surface Mount Package Thermal Resistance Range*

Package	Thermal Resistance** (θ _{jA} , °C/W)
SO-8	120-175
SO-14	100-140
SO-14 Wide	70–110
SO-16	90–130
SO-16 Wide	70–100
SO-20	60-90
SO-24	55-85
PCC-20	70–100
PCC-28	60-90
PCC-44	40-60

*Actual thermal resistance for a particular device depends on die size. Refer to the datasheet for the actual θ_{iA} value.

**Test conditions: PCB mount (FR4 material), still air (room temperature), copper traces (150 \times 20 \times 10 mils).

Given a max junction temperature of 150°C and a maximum allowed ambient temperature, the surface mount device will be able to dissipate less power than the DIP device. This factor must be taken into account for new designs.

For board conversion, the DIP and surface mount devices would have to dissipate the same power. This means the surface mount circuit would have a lower maximum allowable ambient temperature than the DIP circuit. For DIP circuits where the maximum ambient temperature required is substantially lower than the maximum ambient temperature allowed, there may be enough margin for safe operation of the surface mount circuit with its lower maximum allowable ambient temperature. But where the maximum ambient temperature required of the DIP current is close to the maximum allowable ambient temperature, the lower maximum ambient temperature allowed for the surface mount circuit may fall below the maximum ambient temperature required. The circuit designer must be aware of this potential pitfall so that an appropriate work-around can be found to keep the surface mount package from being thermally overstressed in the application.

SURFACE MOUNT LITERATURE

National has published extensive literature on the subject of surface mount packaging. Engineers from packaging, quality, reliability, and surface mount applications have pooled their experience to provide you with practical hands-on knowledge about the construction and use of surface mount packages.

The applications note AN-450 "Surface Mounting Methods and their Effect on Product Reliability" is referenced on each SMD datasheet. In addition, "Wave Soldering of Surface Mount Components" is reprinted in this section for your information.

Amplifiers and Comparators

Part Number	Part Number
LF347WM	LM392M
LF351M	LM393M
LF451CM	LM741CM
LF353M	LM1458M
LF355M	LM2901M
LF356M	LM2902M
LF357M	LM2903M
LF444CWM	LM2904M
LM10CWM	LM2924M
LM10CLWM	LM3403M
LM308M	LM4250M
LM308AM	LM324M
LM310M	LM339M
LM311M	LM365WM
LM318M	LM607CM
LM319M	LMC669BCWM
LM324M	LMC669CCWM
LM339M	LF441CM
LM346M	
LM348M	
LM358M	
LM359M	

Regulators and References

Part Number	Part Number
LM317LM LF3334M	LM2931M-5.0 LM3524M
LM336M-2.5 LF336BM-2.5 LM336M-5.0 LM336BM-5.0 LM337LM LM385M LM385M	LM78L05ACM LM78L12ACM LM78L15ACM
	LM79L05ACM LM79L12ACM
	LM79L15ACM LP2951ACM LP2951CM
LM385BM-1.2 LM385M-2.5 LM385BM-2.5 LM723CM LM723CM LM2931CM	

Data Acquisition Circuits

Part Number	Part Number
ADC0802LCV	ADC1025BCV
ADC0802LCWM	ADC1025CCV
ADC0804LCV	DAC0800LCM
ADC0804LCWM	DAC0801LCM
ADC0808CCV	DAC0802LCM
ADC0809CCV	DAC0806LCM
ADC0811BCV	DAC0807LCM
ADC0811CCV	DAC0808LCM
ADC0819BCV	DAC0830LCWM
ADC0819CCV	DAC0830LCV
ADC0820BCV	DAC0832LCWM
ADC0820CCV	DAC0832LCV
ADC0838BCV	
ADC0838CCV	
ADC0841BCV	
ADC0841CCV	
ADC0848BCV	
ADC0848CCV	
ADC1005BCV	
ADC1005CCV	

Industrial Functions

Part Number	Part Number
AH5012CM	LM13600M
LF13331M	LM13700M
LF13509M	LMC555CM
LF13333M	LM567CM
LM555CM	MF4CWM-50
LM556CM	MF4CWM-100
LM567CM	MF6CWM-50
LM1496M	MF10CCWM
LM2917M	MF6CWM-100
LM3046M	MF5CWM
LM3086M	
LM3146M	

Commercial and Automotive

Part Number	Part Number
LM386M-1	LM1837M
LM592M	LM1851M
LM831M	LM1863M
LM832M	LM1865M
LM833M	LM1870M
LM837M	LM1894M
LM838M	LM1964V
LM1131CM	LM2893M LM3361AM LM1881M

Surface Mount

Hybrids

Part Number	Part Number
LH0002E	LH0032E
LH4002E	LH0033E

A FINAL WORD

National is a world leader in the design and manufacture of surface mount components.

Because of design innovations such as perforated copper leadframes, our small outline package is as reliable as our DIP—the laws of physics would have meant that a straight "junior copy" of the DIP would have resulted in an "S.O." package of lower reliability. You benefit from this equivalence of reliability. In addition, our ongoing vigilance at each step of the production process assures that the reliability we designed in stays in so that only devices of the highest quality and reliability are shipped to your factory.

Our surface mount applications lab at our headquarters site in Santa Clara, California continues to research (and publish) methods to make it even easier for you to use surface mount technology. Your problems are our problems.

When you think "Surface Mount"-think "National"!

Ordering and Shipping Information

When you order a surface mount semiconductor, it will be in one of the several available surface mount package types. Specifying the Tape-and-Reel method of shipment means that you will receive your devices in the following quantities per Tape-and-Reel pack: SMD devices can also be supplied in conventional conductive rails.

Short-Form Procurement Specification

TAPE FORMAT

Package	Package Designator	Max/Rail	Per Reel*
SO-8	м	100	2500
SO-14	м	50	2500
SO-14 Wide	WM	50	1000
SO-16	М	50	2500
SO-16 Wide	WM	50	1000
SO-20	м	40	1000
SO-24	М	30	1000
PCL-20	v	50	1000
PCL-28	v	40	1000
PCL-44	V	25	500
PQFP-196	VF	TBD	
TP-40	TP	100	TBD
LCC-20	E	50	_
LCC-44	E	25	

*Incremental ordering quantities. (National Semiconductor reserves the right to provide a smaller quantity of devices per Tape-and-Reel pack to preserve lot or date code integrity. See example below.)

Example: You order 5,000 LM324M ICs shipped in Tapeand-Reel.

- Case 1: All 5,000 devices have the same date code
 - You receive 2 SO-14 (Narrow) Tape-and-Reel packs, each having 2500 LM324M ICs
- Case 2: 3,000 devices have date code A and 2,000 devices have date code B
 - You receive 3 SO-14 (Narrow) Tape-and-Reel packs as follows:

Pack #1 has 2,500 LM324M ICs with date code A Pack #2 has 500 LM324M ICs with date code A Pack #3 has 2,000 LM324M ICs with date code B

→ Direction of Feed

	Trailer (H	lub End)*	Carrier*	Leader (S	Leader (Start End)*		
	Empty Cavities, min (Unsealed Cover Tape)	Empty Cavities, min (Sealed Cover Tape)	Filled Cavities (Sealed Cover Tape)	Empty Cavities, min (Sealed Cover Tape)	Empty Cavities, min (Unsealed Cover Tape)		
Small Outline IC							
SO-8 (Narrow)	2	2	2500	5	5		
SO-14 (Narrow)	2	2	2500	5	5		
SO-14 (Wide)	2	2	1000	5	5		
SO-16 (Narrow)	2	2	2500	5	5		
SO-16 (Wide)	2	2	1000	5	5		
SO-20 (Wide)	2	2	1000	5	5		
SO-24 (Wide)	2	2	1000	5	5		
Plastic Chip Carr	Plastic Chip Carrier IC						
PCC-20	2	2	1000	5	5		
PCC-28	2	2	750	5	5		
PCC-44	2	2	500	5	5		

*The following diagram identifies these sections of the tape and Pin #1 device orientation.

Short-Form Procurement Specification (Continued)

Surface Mount



Short-Form Procurement Specification (Continued)

	w	P	F	E	P ₂	Po	D	т	A ₀	B ₀	K ₀	D ₁	R
Small Ou	Small Outline IC												
SO-8 (Narrow)	12±.30	8.0±.10	5.5±.05	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	6.4±.10	5.2±.10	2.1±.10	1.55±.05	30
SO-14 (Narrow)	16±.30	8.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	6.5±.10	9.0±.10	2.1±.10	1.55±.05	40
SO-14 (Wide)	16±.30	12.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	9.5±.10	3.0±.10	1.55±.05	40
SO-16 (Narrow)	16±.30	8.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	6.5±.10	10.3±.10	2.1±.10	1.55±.05	40
SO-16 (Wide)	16±.30	12.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	10.76±.10	3.0±.10	$1.55 \pm .05$	40
SO-20 (Wide)	$24 \pm .30$	12.0±.10	11.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	13.3±.10	3.0±.10	$2.05 \pm .05$	50
SO-24 (Wide)	24±.30	12.0±.10	11.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	15.85±.10	3.0±.10	$2.05 \pm .05$	50
Plastic C	hip Carri	er IC											
PCC-20	16±.30	12.0±.10	7.5±.10	1.75±.10	$2.0 \pm .05$	4.0±.10	$1.55 \pm .05$.30±.10	9.3±.10	9.3±.10	4.9±.10	$1.55 \pm .05$	40
PCC-28	24±.30	16.0±.10	11.5±.10	1.75±.10	$2.0 \pm .05$	4.0±.10	$1.55 \pm .05$.30±.10	13.0±.10	13.0±.10	4.9±.10	$2.05 \pm .05$	50

Note 1: A₀, B₀ and K₀ dimensions are measured 0.3 mm above the inside wall of the cavity bottom.

Note 2: Tape with components shall pass around a mandril radius R without damage.

Note 3: Cavity tape material shall be PVC conductive (less than 10⁵ Ohms/Sq).

Note 4: Cover tape material shall be polyester (30-65 grams peel-back force).

Note 5: D1 Dimension is centered within cavity.

Note 6: All dimensions are in millimeters.

REEL DIMENSIONS

Surface Mount



STAR™* Surface Mount Tape and Reel

TL/XX/0026-10

Short-Form Procurement Specifications (Continued)

		A (Max)	B (Min)	С	D (Min)	N (Min)	G	T (Max)
12 mm Tape	SO-8 (Narrow)	<u>(13.00)</u> (330)	.059 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	<u>1.969</u> 50	$\frac{0.488 ^{+.078}_{000}}{12.4 ^{+2}_{-0}}$.724 18.4
16 mm Tape	SO-14 (Narrow) SO-14 (Wide) SO-16 (Narrow) SO-16 (Wide) PCC-20	<u>(13.00)</u> (330)	<u>.059</u> 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	<u>1.969</u> 50	$\frac{0.646^{+.078}_{000}}{16.4^{+2}_{-0}}$. <u>882</u> 22.4
24 mm Tape	SO-20 (Wide) SO-24 (Wide) PCC-28	<u>(13.00)</u> (330)	.059 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	<u>1.969</u> 50	$\frac{0.960^{+.078}_{000}}{24.4^{+2}_{-0}}$	<u>1.197</u> 30.4
32 mm Tape	PCC-44	<u>(13.00)</u> (330)	<u>.059</u> 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	<u>1.969</u> 50	$\frac{1.276^{+.078}_{000}}{32.4^{+2}_{-0}}$	1.512 38.4

Units: Inches Millimeters

Material: Paperboard (Non-Flaking)

LABEL

Human and Machine Readable Label is provided on reel. A variable (C.P.I) density code 39 is available. NSC STD label (7.6 C.P.I.)

FIELD

Lot Number

Date Code

Revision Level

National Part No. I.D.

Qty.

EXAMPLE



TL/XX/0026-11

Fields are separated by at least one blank space.

Future Tape-and-Reel packs will also include a smaller-size bar code label (high-density code 39) at the beginning of the tape. (This tape label is not available on current production.) National Semiconductor will also offer additional labels containing information per your specific specification.

Wave Soldering of Surface Mount Components

ABSTRACT

In facing the upcoming surge of "surface mount technology", many manufacturers of printed circuit boards have taken steps to convert some portions of their boards to this new process. However, as the availability of surface mount components is still limited, may have taken to mixing the lead-inserted standard dual-in-line packages (DIPs) with the surface mounted devices (SMDs). Furthermore, to take advantage of using both sides of the board, surface-mounted components are generally adhered to the bottom side of the board while the top side is reserved for the conventional lead-inserted packages. If processed through a wave solder machine, the semiconductor components are now subjected to extra thermal stresses (now that the components are totally immersed into the molten solder).

A discussion of the effect of wave soldering on the reliability of plastic semiconductor packages follows. This is intended to highlight the limitations which should be understood in the use of wave soldering of surface mounted components.

ROLE OF WAVE-SOLDERING IN APPLICATION OF SMDs

The generally acceptable methods of soldering SMDs are vapor phase reflow soldering and IR reflow soldering, both requiring application of solder paste on PW boards prior to placement of the components. However, sentiment still exists for retaining the use of the old wave-soldering machine.

Wave Soldering of Surface Mount Components (Continued)

The reasons being:

- Most PC Board Assembly houses already possess wave soldering equipment. Switching to another technology such as vapor phase soldering requires substantial investment in equipment and people.
- 2) Due to the limited number of devices that are surface mount components, it is necessary to mix both lead inserted components and surface mount components on the same board.
- Some components such as relays and switches are made of materials which would not be able to survive the temperature exposure in a vapor phase or IR furnace.

PW BOARD ASSEMBLY PROCEDURES

There are two considerations in which through-hole ICs may be combined with surface mount components on the PW Board:

- a) Whether to mount ICs on one or both sides of the board.
- b) The sequence of soldering using Vapor Phase, IR or Wave Soldering singly or combination of two or more methods.

The various processes that may be employed are:

- A) Wave Solder before Vapor/IR reflow solder.
 - 1. Components on the same side of PW Board. Lead insert standard DIPS onto PW Board Wave solder (conventional)

Wash and lead trim

Dispense solder paste on SMD pads Pick and place SMDs onto PW Board Bake

Vapor phase/IR reflow

Clean

 Components on opposite side of PW Board. Lead insert standard DIPs onto PW Board Wave Solder (conventional)

Clean and lead trim

Invert PW Board

Invert FW Board

Dispense solder paste on SMD pads

Dispense drop of adhesive on SMD sites (optional for smaller components)

Pick and place SMDs onto board

Bake/Cure

Invert board to rest on raised fixture

Vapor/IR reflow soldering

Clean

- B) Vapor/IR reflow solder then Wave Solder.
 - Components on the same side of PW Board. Solder paste screened on SMD side of Printed Wire Board

Pick and place SMDs

Bake

Vapor/IR reflow

Lead insert on same side as SMDs

Wave solder

Clean and trim underside of PCB

- C) Vapor/IR reflow only.
 - 1. Components on the same side of PW Board.
 - Trim and form standard DIPs in "gull wing" configuration

Solder paste screened on PW Board

Pick and place SMDs and DIPs

Bake

Vapor/IR reflow

Clean

2. Components on opposite sides of PW Board.

Solder paste screened on SMD-side of Printed Wire Board

Adhesive dispensed at central location of each component

Pick and place SMDs

Bake

Solder paste screened on all pads on DIP-side or alternatively apply solder rings (performs) on leads

- Lead insert DIPs
- Vapor/IR reflow
- Clean and lead trim
- D) Wave Soldering Only

1. Components on opposite sides of PW Board. Adhesive dispense on SMD side of PW Board

- Pick and place SMDs
- Cure adhesive

Lead insert top side with DIPs

Wave solder with SMDs down and into solder bath Clean and lead trim

All of the above assembly procedures can be divided into three categories for I.C. Reliability considerations:

- Components are subjected to both a vapor phase/IR heat cycle then followed by a wave-solder heat cycle or vice versa.
- 2) Components are subjected to only a vapor phase/IR heat cycle.
- Components are subjected to wave-soldering only and SMDs are subjected to heat by immersion into a solder pot.

Of these three categories, the last is the most severe regarding heat treatment to a semiconductor device. However, note that semiconductor molded packages generally possess a coating of solder on their leads as a final finish for solderability and protection of base leadframe material. Most semiconductor manufacturers solder-plate the component leads, while others perform hot solder dip. In the latter case the packages may be subjected to total immersion into a hot solder bath under controlled conditions (manual operation) or be partially immersed while in a 'pallet' where automatic wave or DIP soldering processes are used. It is, therefore, possible to subject SMDs to solder heat under certain conditions and not cause catastrophic failures.

Wave Soldering of Surface Mount Components (Continued)

THERMAL CHARACTERISTICS OF MOLDED INTEGRATED CIRCUITS

Since Plastic DIPs and SMDs are encapsulated with a thermoset epoxy, the thermal characteristics of the material generally correspond to a TMA (Thermo-Mechanical Analysis) graph. The critical parameters are (a) its Linear thermal expansion characteristics and (b) its glass transition temperature after the epoxy has been fully cured. A typical TMA graph is illustrated in *Figure 1*. Note that the epoxy changes to a higher thermal expansion once it is subjected to temperatures exceeding its glass transition temperature. Metals (as used on lead frames, for example) do not have this characteristic and generally will have a consistent Linear thermal expansion over the same temperature range.

In any good reliable plastic package, the choice of lead frame material should be such to match its thermal expansion properties to that of the encapsulating epoxy. In the event that there is a mismatch between the two, stresses can build up at the interface of the epoxy and metal. There now exists a tendency for the epoxy to separate from the metal lead frame in a manner similar to that observed on bimetallic thermal range.

In most cases when the packages are kept at temperatures below their glass transition, there is a small possibility of separation at the expoxy-metal interface. Howerver, if the package is subjected to temprature above its glass-transition temperature, the epoxy will begin to expand much faster than the metal and the probability of separation is greatly increased.

CONVENTIONAL WAVE-SOLDERING

Most wave-soldering operations occur at temperatures between 240–260°C. Conventional epoxies for encapsulation have glass-transition temperature between 140–170°C. An I.C. directly exposed to these temperatures risks its long term functionality due to epoxy/metal separation.

Fortunately, there are factors that can reduce that element of risk:

- The PW board has a certain amount of heat-sink effect and tends to shield the components from the temperature of the solder (if they were placed on the top side of the board). In actual measurements, DIPs achieve a temperature between 120–150°C in a 5-second pass over the solder. This accounts for the fact that DIPs mounted in the conventional manner are reliable.
- In conventional soldering, only the tip of each lead in a DIP would experience the solder temperature because the epoxy and die are standing above the PW board and out of the solder bath.

EFFECT ON PACKAGE PERFORMANCE BY EPOXY-METAL SEPARATION

In wave soldering, it is necessary to use fluxes to assist the solderability of the components and PW boards. Some facilities may even process the boards and components through some form of acid cleaning prior to the soldering temperature. If separation occurs, the flux residues and acid residues (which may be present owing to inadequate cleaning) will be forced into the package mainly by capillary action as the residues move away from the solder heat source. Once the package is cooled, these contaminants are now trapped within the package and are available to diffuse with moisture from the epoxy over time. It should be noted that electrical tests performed immediately after soldering generally will give no indication of this potential problem. In any case, the end result will be corrosion of the chip metallization over time and premature failure of the device in the field.

VAPOR PHASE/IR REFLOW SOLDERING

In both vapor phase and IR reflow soldering, the risk of separation between epoxy/metal can also be high. Operating temperatures are 215°C (vapor phase) or 240°C (IR) and duration may also be longer (30 sec-60 sec). On the same theoretical basis, there should also be separation. However, in both these methods, solder paste is applied to the pads of the boards; no fluxes are used. Also, the devices are not immersed into the hot solder. This reduces the possibility of solder forcing itself into the epoxy-lead frame interface. Furthermore, in the vapor phase system, the soldering environment is "oxygen-free" and considered "contaminant free". Being so, it could be visualized that as far as reliability with respect to corrosion, both of these methods are advantageous over wave soldering.

BIAS MOISTURE TEST

A bias moisture test was designed to determine the effect on package performance. In this test, the packages are pressured in a stream chamber to accelerate penetration of moisture into the package. An electrical bias is applied on the device. Should there be any contaminants trapped within the package, the moisture will quickly form an electrolyte and cause the electrodes (which are the lead fingers), the gold wire and the aluminum bond-pads of the silicon device to corrode. The aluminum bond-pads, being the weakest link of the system, will generally be the first to fail.

This proprietary accelerated bias/moisture pressure-test is significant in relation to the life test condition at 85°C and



TL/XX/0026-12

FIGURE 1. Thermal Expansion and Glass Transition Temperature

Wave Soldering of Surface Mount Components (Continued)

85% relative humidity. Once cycle of approximately 100 hours has been shown to be equivalent to 2000 hours in the 85/85 condition. Should the packages start to fail within the first cycle in the test, it is anticipated that the boards with these components in the harsh operating environment (85°C/85% RH) will experience corrosion and eventual electrical failures within its first 2000 hours of operation.

Whether this is significant to a circuit board manufacturer will obviously be dependent on the products being manufactured and the workmanship or reliability standards. Generally in systems with a long warranty and containing many components, it is advisable both on a reputation and cost basis to have the most reliable parts available.

TEST RESULTS

The comparison of vapor phase and wave-soldering upon the reliability of molded Small-Outline packages was performed using the bias moisture test (see Table IV). It is clearly seen that vapor phase reflow soldering gave more consistent results. Wave-soldering results were based on manual operation giving variations in soldering parameters such as temperature and duration.

TABLE IV. Vapor Phase vs. Wave Solder

1. Vapor pha = 9 failur = 0.5%	1. Vapor phase (60 sec. exposure @ 215°C) = 9 failures/1723 samples = 0.5% (average over 32 sample lots)						
2. Wave sol	der (2 sec total immersion @ 260°C)						
= 16 failu	ures/1201 samples						
= 1.3%	(average over 27 sample lots)						
Package:	SO-14 lead						
Test:	Bias moisture test 85% R.H.,						
-	85°C for 2000 hours						
Device:	LM324M						

In Table V we examine the tolerance of the Small-Outlined (SOIC) package to varying immersion time in a hot solder pot. SO-14 lead molded packages were subjected to the bias moisture test after being treated to the various soldering conditions and repeated four (4) times. End point was an electrical test after an equivalent of 4000 hours 85/85 test. Results were compared for packages by itself against packages which were surface-mounted onto a FR-4 printed wire board.

TABLE V. Summary of Wave Solder Results (85% R.H./85°C Bias Moisture Test, 2000 hours) (# Failures/Total Tested)

	Unmounted	Mounted		
Control/Vapor Phase 15 sec @ 215°C	0/114	0/84		
Solder Dip 2 sec @ 260°C	2/144 (1.4%)	0/85		
Solder Dip 4 sec @ 260°C	—	0/83		
Solder Dip 6 sec @ 260°C	13/248 (5.2%)	1/76 (1.3%)		
Solder Dip 10 sec @ 260°C	Dip @ 260°C 14/127 (11.0%)			
Package: SO-14 lead Device: LM324M				

Since the package is of very small mass and experiences a rather sharp thermal shock followed by stresses created by the mismatch in expansion, the results show the package being susceptible to failures after being immersed in excess of 6 seconds in a solder pot. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In any case, because of the repeated treatment, the package had failures when subjected in excess of 6 seconds immersion in hot solder. The safety margin is therefore recommended as maximum 4 seconds immersion. If packages were immersed longer than 4 seconds, there is a probable chance of finding some long term reliability failures even though the immediate electrical test data could be acceptable.

Finally, Table VI examines the bias moisture test performed on surface mount (SOIC) components manufactured by various semiconductor houses. End point was an electrical test after an equivalent of 6000 hours in a 85/85 test. Failures were analyzed and corrosion was checked for in each case to detect flaws in package integrity.

TABLE VI. U.S. Manufacturers Integrated Circuits
Reliability in Various Solder Environments
(# Failure/Total Tested)

Package SO-8	Vapor Phase 30 sec	Wave Solder 2 sec	Wave Solder 4 sec	Wave Solder 6 sec	Wave Solder 10 sec
Manuf A	8/30*	1/30*	0.30	12/30*	16/30*
Manuf B	2/30*	8/30*	2/30*	22/30*	20/30*
Manuf C	0/30	0/29	0/29	0/30	0/30
Manuf D	1/30*	0/30	12/30*	14/30*	2/30*
Manuf E	1/30**	0/30	0/30	0/30	0/30
Manuf F	0/30	0/30	0/30	0/30	0/30
Manuf G	0/30	0/30	0/30	0/30	0/30

*Corrosion-failures

**No Visual Defects-Non-corrosion failures

Test: Accelerated Bias Moisture Test; 85% R.H./ $85^\circ\mathrm{C}$, 6000 equivalent hours.

SUMMARY

Based on the results presented, it is noted that surfacemounted components are as reliable as standard molded DIP packages. Whereas DIPs were never processed by being totally immersed in a hot solder wave during printed circuit board soldering, surface mounted components such as SOICs (Small Outline) are expected to survive a total immersion in the hot solder in order to capitalize on maximum population on boards. Being constructed from a thermoset plastic of relatively low Tg compared to the soldering temperature, the ability of the package to survive is dependent on the time of immersion and also the cleanliness of material. The results indicate that one should limit the immersion time of package in the solder wave to a maximum of 4 seconds in order to truly duplicate the reliability of a DIP. As the package size is reduced, as in a SO-8 lead, the requirement becomes even more critical. This is shown by the various manufacturers' performance. Results indicate there is room for improvement since not all survived the hot solder immersion without compromise to lower reliability.

Small Outline (SO) Package Surface Mounting Methods-Parameters and Their Effect on Product Reliability

The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.

COMPONENT SIZE COMPARISON



Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.

SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. *Figure A* is a summary of accelerated bias moisture test performance on 30V bipolar and 15V CMOS product assembled in SO and DIP (control) packages.



National Semiconductor Application Note 450 Josip Huljev W. K. Boey



AN-450

In order to achieve reliability performance comparable to DIPs—SO packages are designed and built with materials and processes that effectively compensate for their small size.

All SO packages tested on 85%RA, 85°C were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in *Figure A* no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated 85%/85°C testing.

SURFACE-MOUNT PROCESS FLOW

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.

Usual variations encountered by users of SO packages are:

- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.

In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.

PRODUCTION FLOW

Basic Surface-Mount Production Flow



8



Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure B illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).



For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.

Normally, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching 160°C, Figure C. At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature (T_q) of epoxy (typically 160-165°C), the thermal expansion rate of the encapsulant increases sharply. and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface.



TL/F/8766-5

8-14

When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws.

Most soldering processes involve temperatures ranging up to 260°C, which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.

Figure D is a summary of accelerated bias moisture test performance on the 30V bipolar process.

- Group 1 Standard DIP package
- Group 2 SO packages vapor-phase reflow soldered on PC boards
- Group 3-6 SO packages wave soldered on PC boards
- Group 3 dwell time 2 seconds
 - 4 --- dwell time 4 seconds
 - 5 --- dwell time 6 seconds
 - 6 dwell time 10 seconds



FIGURE D

It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.

When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

PICK AND PLACE

The choice of automatic (all generally programmable) pickand-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication. The basic component-placement systems available are classified as:

- (a) In-line placement
 - Fixed placement stations
 - Boards indexed under head and respective components placed
- (b) Sequential placement
 - Either a X-Y moving table system or a θ , X-Y moving pickup system used
 - -Individual components picked and placed onto boards
- (c) Simultaneous placement
 - Multiple pickup heads
 - Whole array of components placed onto the PCB at the same time
- (d) Sequential/simultaneous placement
 - X-Y moving table, multiple pickup heads system
 - Components placed on PCB by successive or simultaneous actuation of pickup heads

The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

Pick and Place Action



TL/F/8766-8

BAKE

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.

The functions of this step are:

- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided surface-mounted board is held upside down going into a vapor-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- Initiates activator cleaning of surfaces to be soldered.
- Prevents moisture absorption.
The process is moreover very simple. The usual schedule is about 20 minutes in a 65°C-95°C (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following reasons:

- The flux will degrade and affect the characteristics of the paste.
- Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems.

REFLOW SOLDERING

There are various methods for reflowing the solder paste, namely:

- Hot air reflow
- Infrared heating (furnaces)
- · Convectional oven heating
- · Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but vapor-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

HOT GAS REFLOW/INFRARED HEATING

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.

The boards are preheated to about 100°C and then subjected to an air jet at about 260°C. This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.

Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under IR radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

VAPOR-PHASE REFLOW SOLDERING

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.

The commonly used fluids (supplied by 3M Corp) are:

- FC-70, 215°C vapor (most applications) or FX-38
- FC-71, 253°C vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:

- Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.

Dwell time in the vapor is generally on the order of 15–30 seconds (depending on the mass of the boards and the loading density of boards on the belt).



TL/F/8766-9

The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to 215°C. SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.





TL/F/8766-10





AN-450

Solder Joints on a SO-14 Package on PCB



TL/F/8766-12

PRINTED CIRCUIT BOARD

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.

The package can be reliably mounted onto substrates such as:

- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:

- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.

The mask also protects circuits from processing chemical contamination and corrosion.

If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.

Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.

General requirements for solder mask:

- Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.

SOLDER PASTE SCREEN PRINTING

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.

Solder Joints on a SO-14 Package on PCB



TL/F/8766-13

The typical lithographic "footprints" for SO packages are illustrated below. Note that the 0.050" lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.

Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a V-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.

The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:

- Use stainless-steel, wire-mesh screens, #80 or #120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5–5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200-325.
- Emulsion thickness of 0.005" usually used to achieve a solder paste thickness (wet) of about 0.008" typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed $\frac{1}{8}$ ", to avoid damage to screens and minimize distortion.

SOLDER PASTE

Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:

Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.

AN-450

 Uniform particle distribution. Solder globules should be spherical in shape with uniform diameters and minimum amount of elongation (visual under 100/200 × magnification). Uneven distribution causes uneven melting and subsequent expulsion of smaller solder balls away from their proper sites.

RECOMMENDED SOLDER PADS FOR SO PACKAGES



- Composition, generally 60/40 or 63/37 Sn/Pb. Use 62/36 Sn/Pb with 2% Ag in the presence of Au on the soldering area. This formulation reduces problems of metal leaching from soldering pads.
- RMA flux system usually used.
- Use paste with aproximately 88-90% solids.



TL/F/8766-16

Comparison of Particle Size/Shape of Various Solder Pastes

200 × Alpha (62/36/2)

200 imes Kester (63/37)



TL/F/8766-18

Comparison of Particle Size/Shape of Various Solder Pastes (Continued)

Solder Paste Screen on Pads





TL/F/8766-20





TL/F/8766-21



CLEANING

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering.

Important considerations in cleaning are:

- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose) Freon TE35/TP35 (cold-dip cleaning) Freon TES (general purpose)

It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1,1,1-Trichloroethane Kester 5120/5121

- A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.

The dangers of an inadequate cleaning cycle are:

- Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).

REWORK

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.

When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the





Hot-Air Rework Machine



TL/F/8766-23

lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

WAVE SOLDERING

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.

Two options are used:

- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding 25% width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surfacemounted components are immersed into the molten solder.

Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.

The controls required for wave soldering are:

- Solder temperature to be 240–260°C. The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about 100°C just before entering the solder wave.
- Due to the closer lead spacings (0.050" vs 0.100" for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.

/F/8766-22



A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder burps.

AQUEOUS CLEANING

- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature 130°C), a final spray rinse (water temperature 45–55°C), and a hot (120°C) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.

Dual Wave



CONFORMAL COATING

Conformal coating is recommended for high-reliability PCBs to provide insulation resistance, as well as protection against contamination and degradation by moisture. Requirements:

- Complete coating over components and solder joints.
- Thixotropic material which will not flow under the packages or fill voids, otherwise will introduce stress on solder joints on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
- Silicones are recommended where permissible in application.

8

AN-450

SMD Lab Support

FUNCTIONS

Demonstration—Introduce first-time users to surfacemounting processes.

Service—Investigate problems experienced by users on surface mounting.

Reliability Builds—Assemble surface-mounted units for reliability data acquisition. **Techniques**—Develop techniques for handling different materials and processes in surface mounting.

Equipment—In conjunction with equipment manufacturers, develop customized equipments to handle high density, new technology packages developed by National.

In-House Expertise—Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.



Section 9 Appendices/ Physical Dimensions



Section 9 Contents

Appendix A General Product Marking and Code Explanation	9-3
Appendix B Application Note Referenced by Part Number	9-4
Appendix C Summary of Commercial Reliability Programs	9-10
Appendix D Military Aerospace Programs from National Semiconductor	9-11
Appendix E Understanding Integrated Circuit Package Power Capabilities	9-18
Appendix F How to Get the Right Information from a Datasheet	9-23
Appendix G Obsolete Product Replacement Guide	9-27
Physical Dimensions	9-28
Bookshelf	
Distributors	

Appendix A — General Product Marking & Code Explanation

National Semiconductor

Appendix A General Product Marking & Code Explanation



L- DEVICE FAMILY (SEE BELOW)

TL/XX/0027-1

Device Family

Integrated Circuits (IC's)

ADC	Data Conversion
AF	Active Filter
AH	Analog Switch (Hybrid)
AM	Analog Switch (Monolithic)
DAC	Data Conversion
DM	Digital (Monolithic)
HS	Hybrid
LF	Linear (Bifet)
LH	Linear (Hybrid)
LM	Linear (Monolithic)
LMC	Linear CMOS
LP	Linear (Low Power)
MF	Linear (Monolithic Filter)
SL	Special Linear
LMF	Linear Monolithic Filter

Package Type*

IC's Only

D	Glass/Metal DIP
E	Ceramic Leadless Chip Carrier (LCC)
F	Glass/Metal Flat Pak (1⁄4″ x 1⁄4″)
G	12 Lead TO-8 M/C
н	Multi-Lead M/C
H-05	4 Lead M/C (TO-5)) Shipped with
H-46	4 Lead M/C (TO-46) \int Thermal Shield
J	Lo-Temp Ceramic DIP (Sometimes referred to as
	the "Fit-Seal" Package).
J-8	8 Lead Ceramic DIP ("MiniDIP")
J-14	14 Lead Ceramic DIP (-14 used only when
	product is also available in -8 pkg).
К	TO-3 M/C in Steel, except LM309K
	which is shipped in Aluminum
KC	TO-3 M/C (Aluminum)
K Steel	TO-3 M/C (Steel)
М	Small Outline Package
N	Molded DIP (EPOXY B)
N-01	Molded DIP (Epoxy B) with Staggered Leads
N-8	8 Lead Molded DIP (Epoxy B) ("Mini-DIP")
N-14	14 Lead Molded DIP (Epoxy B)
	(-14 used only when product is also
	available in -8 pkg).
Р	3 Lead TO-202 PWR Pkg
Q	Cerdip with UV Window
Т	3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B)
v	Multi-lead Plastic Chip Carrier (PCC)
W	Lo-Temp Ceramic Flat Pak
WM	Wide Body Small Outline Package



National Semiconductor Appendix B

APPLICATION NOTE REFERENCED BY PART NUMBER

National Semiconductor Linear Application notes are normally written to explain the operation and use of a particular device or family of IC's, or to present alternative technical solutions. The following PART NUMBER index references the published application notes that would offer application assistance for those specific IC's.

 The 1986 Linear Applications Handbook is a complete text for all current Application Notes for both Monolithic and Hybrid products. Specific Application Notes are available upon request through National Semiconductor Sales Offices.

DEVICE NUMBER

APPLICATION NOTE

ADCXXXX	AN-156
ADC80	AN-360
ADC0801	AN-233, AN-271, AN-274, AN-280, AN-281, AN-294, LB-53
ADC0802	AN-233, AN-274, AN-280, AN-281, LB-53
ADC0803	AN-233, AN-274, AN-280, AN-281, LB-53
ADC0804	AN-233, AN-274, AN-276, AN-280, AN-281, LB-53
ADC0805	AN-233, AN-274, AN-280, AN-281, LB-53
ADC0808	AN-247, AN-280, AN-281
ADC0809	AN-247, AN-280
ADC0816	AN-193, AN-247, AN-258, AN-280
ADC0817	AN-247, AN-258, AN-280
ADC0820	AN-237
ADC0831	AN-280, AN-281
ADC0832	AN-280, AN-281
ADC0833	AN-280, AN-281
ADC0834	AN-280, AN-281
ADC0838	AN-280, AN-281
ADC1001	AN-276, AN-280, AN-281
ADC1005	AN-280
ADC1210	AN-245
ADC3501	AN-200, AN-202
ADC3511	AN-200
ADC3701	AN-200
ADC3711	AN-200
AH0014	AN-38
AH0019	AN-38
CD4016	
DACXXXX	AN-156
DAC0830	AN-284
DAC0831	AN-271, AN-284
DAC0832	AN-271, AN-284
DAC1000	AN-271, AN-275, AN-277, AN-284
DAC1001	AN-271, AN-275, AN-277, AN-284
DAC1002	AN-271, AN-275, AN-277, AN-284
DAC1006	AN-271, AN-275, AN-277, AN-284
DAC1007	AN-271, AN-275, AN-277, AN-284

DEVICE NUMBER	APPLICATION NOTE
DAC1008	AN-271. AN-275. AN-277. AN-284
DAC1020	AN-263 AN-269 AN-293 AN-294 AN-299
DAC1021	ANI-260
DAC1022	AN 260
DAC1002	AN 071 AN 094
DAC1208	AN 071 AN 004
DAC1209	AN 074 AN 074
DAG1210	AN-271, AN-284
DAC1218	AN-293
DAC1220	AN-253, AN-269
DAC1221	AN-269
DAC1222	AN-269
DAC1230	AN-284
DAC1231	AN-271, AN-284
DAC1232	AN-271, AN-284
DAC1280	AN-261, AN-263
DH0034	AN-253
DH0035	AN-49
DS8606	AN-381. AN-382
DS8608	
DT1058	AN-287
DT1060	AN-287
DTSW250E2	AN-287
DTSW250GI	ΔΝ-287
INS8070	AN-260
	I P 20
LETTI	AN 262 AN 447
LF100	AN 245 AN 204
	AN 201
	AN 000 AN 005 AN 000 AN 001 AN 044 AN 447
LF347AIN-200, AIN-202, A	AN-203, AN-205, AN-206, AN-301, AN-344, AN-447
LF351AIN-242, AIN-203, AIN-	200, AN-271, AN-275, AN-293, AN-447, Appendix C
	AIN-240
LF353 AN-256, AN-258, AN-263, AN-264, AN	N-271, AN-285, AN-293, AN-447, LB-44, Appendix D
LF356 AN-253, A	AN-258, AN-260, AN-263, AN-266, AN-271, AN-272,
1 5057	AN-275, AN-293, AN-294, AN-295, AN-301, AN-447
LF357	AN-263, AN-447, LB-42
LF398	.AN-247, AN-258, AN-266, AN-294, AN-298, LB-45
LF400	AN-428, AN-447
LF411	AN-294, AN-301, AN-344, AN-447
LF412	AN-272, AN-299, AN-301, AN-344, AN-447
LF441	AN-301, AN-447
LF13006	AN-344
LF13007	AN-344
LF13331	AN-294, AN-447
LF13508	AN-289, AN-360, AN-447
LF13509	AN-289, AN-295, AN-447
LH0002AN-13	, AN-63, AN-227, AN-244, AN-263, AN-272, AN-301
LH0022	AN-63, AN-75
LH0023	AN-245, AN-360
LH0024	AN-253
LH0032	AN-242, AN-244, AN-253
LH0033	AN-48, AN-115, AN-227, AN-253
LH0042	AN-63

9

DEVICE NUMBER	APPLICATION NOTE
LH0043	AN-245
LH0052	AN-63
LH0053	AN-245
LH0062	AN-75
LH0063	AN-227
LH0070	AN-301
LH0071	AN-245
LH0082	AN-244, AN-266
LH0086	AN-245, AN-360
LH0091	AN-180
LH0094	AN-301
LH0101	AN-261
LH1605	AN-343
LM10,AN-211,	AN-247, AN-258, AN-271, AN-288, AN-299, AN-300
LM11	AN-241, AN-242, AN-260, AN-266, AN-271
LM12	AN-446
LM101AN	I-4, AN-13, AN-20, AN-24, AN-75, LB-42, Appendix A
LM101AAN-29, AN	N-30, AN-31, AN-79, AN-241, LB-1, LB-2, LB-4, LB-8,
11400	LB-14, LB-16, LB-19, LB-28
LM102	AN-4, AN-13, AN-30, LB-1, LB-5, LB-6, LB-11
LM103	AN 01 LD 0 LD 7 LD 10 LD 40
LM105	AN 01 AN 02 AN 110 LP 2 LP 7 LP 10
LM109	AIN-21, AIN-23, AIN-110, LD-3, LD-7, LD-10
	AN 20 AN 21 D 1 D 12 D 10 Appendix A
LM108 AN 29 AN 30 AN 31 A	AN-20, AN-31, LD-1, LD-12, LD-19, Appendix A
LM108	AN-03, AN-79, AN-211, AN-241, LD-14, LD-15, LD-21 AN-260 B-15 B-10
LM109	ΔN-42 B-15
LM109A	I B-15
LM110	
LM111	AN-41. AN-103. LB-12. LB-16. LB-32. LB-39
LM112	AN-63, LB-19
LM113	AN-56, AN-110, LB-21, LB-24, LB-28, LB-37
LM117	AN-178, AN-181, AN-182, LB-46, LB-47
LM117HV	LB-46, LB-47
LM118	LB-17, LB-19, LB-21, LB-23, Appendix A
LM119	AN-115, LB-23
LM120	AN-182
LM121	AN-79, AN-104, AN-184, AN-260, LB-22
LM121A	LB-32
LM122	AN-97, LB-38
LM125	AN-82
LM126	AN-82
LM129	AN-173,AN-178, AN-262, AN-266
LM131	AN-210, Appendix D
LM131A	AN-210
LIVI 134	
נטווטט ו M197	AIN-223, AIN-262, AIN-292, AIN-298
LW137	LB-40
LM138	LD-40
LM139	ΔNI-74
LM143	AN-127 AN-271
LM148	AN-260

DEVICE NUMBER	APPLICATION NOTE
LM150	LB-46
LM158	AN-116
LM160	AN-87
LM161	AN-87, AN-266
LM163	AN-295
LM194	AN-222, LB-21
LM195	AN-110
LM199	AN-161, AN-260, AN-360
LM199A	AN-161
LM211	LB-39
LM216A	LB-37
LM231	AN-210
LM231A	AN-225
LM235	AN-225
I M239	AN-74
I M258	AN-116
I M260	AN-87
I M261	AN-87
I M301A	AN-178 AN-181 AN-222
I M304	I B-40
I M308 AN	-88 AN-184 AN-272 B-22 B-28 Appendix D
I M308A	AN-225 B-24
I M309	AN-178 AN-182
Ι M311 ΔΝΙ	-41 AN-103 AN-260 AN-263 AN-288 AN-294
	AN-295 AN-307 B-12 B-16 B-18 B-39
I M313	AN-263
I M316	AN-258
I M317	AN-178 B-35 B-46
I M317H	I B-47
I M318	AN-115 AN-299 B-21
I M319	AN-115 AN-271 AN-293
I M320	AN-288
I M321	I B-24
I M324 AN-88 AN-258 AN-2	274 AN-284 AN-301 LB-44 AB-25 Appendix C
I M329	AN-256 AN-263 AN-284 AN-295 AN-301
I M329B	AN-225
LM330	AN-301
I M331 AN-210 AN-240 AN-265 AN-278 A	N-285 AN-311 B-45 Appendix C Appendix D
I M331A	AN-210 Appendix C
I M334	AN-242 AN-256 AN-284
I M335	AN-225 AN-263 AN-295
1 M336	AN-202 AN-247 AN-258
I M337	I B-46
I M338	I B-49 I B-51
I M339	AN-74 AN-245 AN-274
I M340	AN-103 AN-182
LM340I	AN-256
LM342	AN-288
LM346	AN-202 B-54
LM347	
LM348	AN-202 B-42
LM349	I B-42
LM358 AN-116 AN-247	. AN-271, AN-274, AN-284, AN-298, Appendix C
LM358A	Appendix D

9

DEVICE NUMBER	APPLICATION NOTE
LM359	AN-278, AB-24
LM360	AN-87
LM361	AN-87, AN-294
LM363	AN-271
LM380	AN-69, AN-146
LM381	AN-64, AN-104
LM382	
LM385	AN-242, AN-256, AN-301, AN-344
LM386	LB-54
LM389	AN-256, AN-263, AN-264, AN-274
LM391	AN-272
LM392	AN-274, AN-286
LM393	AN-271, AN-274, AN-293
LM394AN-262, AN-263, AN-2	64, AN-271, AN-293, AN-299, AN-311, LB-52
LM395AN-178, AN-1	81, AN-262, AN-263, AN-266, AN-301, LB-28
LM399	AN-184
LM555	АВ-7
LM556	AB-7
LM565	AN-46. AN-146
LM566	AN-146
LM567	AN-46
LM709	AN-24. AN-30
LM710	AN-41, LB-12
LM725	LB-22
LM741	AN-75, AN-79, LB-19, LB-22
LM832	AN-386, AN-390
LM833	ÁN-346
LM1036	AN-390
LM1310	AN-81
LM1524	AN-272, AN-288, AN-292, AN-293
LM1800	AN-81, AN-147
LM1812	AB-20
LM1818	AN-407
LM1820	LB-29
LM1823	AN-391
LM1828	Appendix B
LM1830	AB-10
LM1837	AN-407
LM1845	Appendix B
LM1863	AN-381, AN-382
LM1865	AN-382, AN-390
LM1870	AN-382
LM1886	AN-402
LM1889	AN-402
LM1894	AN-384, AN-386, AN-390
LM1897	AN-407
LM2878	AN-147
LM2889	AN-391, AN-402
LM2907	AN-162
LM2917	AN-162
LM2931	AB-12
LM2931CT	AB-11

DEVICE NUMBER	APPLICATION NOTE
LM3045	AN-286
LM3046	AN-146. AN-299
LM3089	AN-147
I M3524	AN-272, AN-288, AN-292, AN-293
I M3820	AN-147 B-29
I M3900	AN-72 AN-263 AN-274 AN-278 I B-20 AB-24
I M3909	AN-154
I M3911	I B-27
I M3014	ΙΒ-48 ΔΒ-25
I M3015	۵N-386
I M3099	۵N161
LM0000	AN-88 B-34
I M7000	AN 179
	AN 146
	AN 425
	AN 204
LF324	AN 207
MICTU	
MINI 1430	AN 110
WIW 1550	AN 110
MM0710	AIN-116
MM/2/10	
MM54104	AN-252, AN-287, LB-54
MM5/110	AIN-382
MM74000	
MM74002	
MM/4604	
MM740948	AN-193
MM/4LS138	LB-54
2N4339	AN-32
LH4101	AN-480
LM34/35	AN-460
LM32900	AN-478
LM35/8	
	AN-462
LM34	AN-462
LM35	AN-462
LM385	AN-462
LMC13334	AN-462
LP2950	AN-462
LP2951	AN-462
LP311	AN-462
LP324	AN-462
LP339	AN-462
LP365	AN-462

National Semiconductor

Appendix C Summary of Commercial Reliability Programs

General

National Semiconductor Commercial Reliability Programs provide a broad range of off-the-shelf enhanced semiconductor products that supply an extra measure of quality and reliability needed in high-stress or difficult to service applications.

National's $A+ \mbox{ and } B+ \mbox{ programs allow each individual customer to: }$

- · Minimize the need for incoming electrical inspection
- Eliminate the need and associated costs of using independent testing laboratories
- · Reduction in infant mortality rate
- · Reduction in reworked board costs
- · Reduction in warranty and service costs

A+ Product Enhancement

The A+ Product Enhancement incorporates the benefits of the Multiple-Pass and Elevated Temperature along with "BURN-IN."

The A+ Program provides:

- 100% Temperature Cycling
- 100% Electrical Testing at Room and High Temperature
- 100% Burn-In Testing Combining Increased Temperature with Applied Voltage
- · Acceptable Quality Levels Greater than Industry Norm

Typical A+ Flow is:

- SEM
- · Assembly and Seal
- Four Hour 150°C Bake
- Five Temperature Cycles (0°C to +100°C)
- High Temperature Electrical Test
- Electrical Test
- Burn-In (160 hours at a minimum junction temperature of 125°C)
- DC Parametric and Function Tests
- Tightened Quality Control Inspection Plans

Note: Certain products may follow slightly different process flows dictated by specific capabilities and device characteristics, consult NSC.

P+ Product Enhancement

The P+ product enhancement program applies to regulator devices and offers an added advantage. P+ involves a dynamic self-heating burn-in that tests the thermal shutdown of the regulator. P+ is proven more effective than the standard 125°C burn-in as an early screen for infant mortality defects. It sharply reduces the cost of testing incoming components. Reliability Report L-140 further explains the P+ process. The following chart lists regulators which receive P+ prior to shipment and at no additional cost.

	Package Types				
Device	TO-3 K STEEL	TO-39 H	TO-220 T	TO-202 P	TO-92 Z
LM109/309	Х	х			
LM117/317	Х	х	Х	Х	
LM117HV/317HV	Х	х			
LM120/320	Х	Х	Х	Х	
LM123/323	Х				
LM137/337	Х	X	Х	Х	
LM137HV/337HV	Х	X			
LM138/338	Х				
LM140/340	X	X	X	X	
LM145/345	Х				
LM150/250/350	Х				
LM196/396	х				
LM2930/2935/2940/2984			х		
LM2931			X		X
LM78XX			X		

National Semiconductor

Appendix D Military Aerospace Programs from National Semiconductor

This appendix is intended to provide a brief overview of military products available from National Semiconductor. For further information, refer to our *1987 Reliability Handbook*.

MIL-M-38510

The MIL-M-38510 Program, which is sometimes called the JAN IC Program, is administered by the Defense Electronics Supply Center (DESC). The purpose of this program is to provide the military community with standardized products that have been manufactured and screened to government-controlled specifications in government-certified facilities. All 38510 manufacturers must be formally qualified and their products listed on DESC's Qualified Products List (QPL) before devices can be marked and shipped as JAN product.

There are two processing levels specified within MIL-M-38510: Classes S and B. Class S is typically specified for space flight applications, while Class B is used for aircraft and ground systems. National is a major supplier of both classes of devices. Screening requirements are outlined in Table III.

Tables I and II explain the JAN device marking system.

Copies of MIL-M-38510, the QPL, and other related documents may be obtained from:

Naval Publications and Forms Center 5801 Tabor Avenue Philadelphia, PA 19120 (212) 697-2179

DESC Specifications

DESC specifications are issued to provide standardized versions of devices which are not yet available as JAN product. MIL-STD-883 Class B screening is coupled with tightly controlled electrical specifications which have been written to allow a manufacturer to use his standard electrical tests. A current listing of National's DESC specification offerings can be obtained from our franchised distributors, sales offices, or DESC. DESC is located in Dayton, Ohio.

MIL-STD-883

Although originally intended to establish uniform test methods and procedures, MIL-STD-883 has also become the general specification for non-JAN military product. Revision C of this document defines the minimum requirements for a device to be marked and advertised as 883-compliant. Included are design and construction criteria, documentation controls, electrical and mechanical screening requirements, and quality control procedures. Details can be found in paragraph 1.2.1 of MIL-STD-883.

National offers both 883 Class B and 883 Class S product. The screening requirements for both classes of product are outlined in Table III.

As with DESC specifications, a manufacturer is allowed to use his standard electrical tests provided that all critical parameters are tested. Also, the electrical test parameters, test conditions, test limits, and test temperatures must be clearly documented. At National Semiconductor, this information is available via our RETS (Reliability Electrical Test Specification Program). The RETS document is a complete description of the electrical tests performed and is controlled by our QA department. Individual copies are available upon request.

Some of National's older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Screening Program (MSP)

National's Military Screening Program was developed to make screened versions of advanced products such as gate arrays and microprocessors available more quickly than is possible for JAN and 883 devices. Through this program, screened product is made available for prototypes and breadboards prior to or during the JAN or 883 qualification activities. MSP products receive the 100% screening of Table III but are not subjected to Group C and D quality conformance testing. Other criteria such as electrical testing and temperature range will vary depending upon individual device status and capability.



Cl24-1

TABLE II. JAN Package Codes

38510 Package Designation	Microcircuit Industry Description
A	14-Pin 1/4" X 1/4" (metal) flat pack
В	14-Pin 3/16" X 1/4" flat pack
С	14-Pin 1/4" X 3/4" dual-in-line
D	14-Pin 1/4" X 3/8" (ceramic) flat pack
E	16-Pin 1/4" X 3/8" dual-in-line
F	16-Pin 1/4" X 3/8" (metal or ceramic)
	flat pack
G	8-pin TO-99 can or header
н	10-pin 1/4" x 1/4" (metal) flat pack
1	10-pin TO-100 can or header
J	24-pin 1/2" x 1-1/4" dual-in-line
κ	24-pin 3/8″ x 5/8″ flat pack
L	24-pin 1/4" x 1-1/4" dual-in-line
м	12-pin TO-101 can or header
N	(Note 1)
P	8-pin 1/4" x 3/8" dual-in-line
Q	40-pin 3/16" x 2-1/16" dual-in-line
R	20-pin 1/4" x 1-1/16" dual-in-line
S ,	20-pin 1/4" x 1/2" flat pack
Т	(Note 1)
U	(Note 1)
V V	18-pin 3/8" x 15/16" dual-in-line
W	22-pin 3/8" x 1-1/8" dual-in-line
X	(Note 1)
Y	(Note 1)
Z	(Note 1)
2	20-terminal 0.350" x 0.350" chip carrier
3	28-terminal 0.450" x 0.450" chip carrier

Note 1: These letters are assigned to packages by individual detail specifications and may be assigned to different packages in different specifications.

	TABLE III. 100% Screening Requirements					
		Class S		Class B		
	Screen	Method	Reqmt	Method	Reqmt	
1.	Wafer Lot Acceptance	5007	All Lots			
2.	Nondestructive Bond Pull	2023	100%		_	
З.	Internal Visual (Note 1)	2010, Condition A	100%	2010, Condition B	100%	
4.	Stabilization Bake	1008, Condition C, 24 hrs. Min.	100%	1008, Condition C, 24 hrs. Min.	100%	
5.	Temp. Cycling (Note 2)	1010, Condition C	100%	1010, Condition C	100%	
6.	Constant Acceleration	2001, Condition E (Min.) Y ₁ Orientation Only	100%	2001, Condition E, (Min.), Y ₁ Orientation Only	100%	
7.	Visual Inspection (Note 3)		100%		100%	
8.	Particle Impact Noise Detection (PIND)	2020, Condition A (Note 4)	100%		_	
9.	Serialization	(Note 5)	100%		_	
10.	Interim (Pre-Burn-In) Electrical Parameters	Per Applicable Device Specification (Note 13)	100%	Per Applicable Device Specification (Note 6)	_	
11.	Burn-In Test	1015 240 Hrs. @ 125°C Min. (Cond. F Not Allowed)	100%	1015 160 Hrs. @ 125°C Min.	100%	
12.	Interim (Post-Burn-In) Electrical Parameters	Per Applicable Device Specification (Note 13)	100%			
13.	Reverse Bias Burn-In (Note 7)	1015; Test Condition A, C, 72 Hrs. @ 150°C Min. (Cond. F Not Allowed)	100%		_	
15.	PDA Calculation	5% Parametric (Note 14), 3% Functional - 25°C	All Lots	5% Parametric (Note 14)	All Lots	
16.	Final Electrical Test a) Static Tests	Per Applicable Device Specification		Per Applicable Device Specification		
	1) 25°C (Subgroup 1, Table I, 5005)		100%		100%	
	2) Max & Min Rated Operating Temp.		100%		100%	
	b) Dynamic Tests & Switching Tests, 25°C		100%		100%	
	(Subgroups 4, 9, Table I, 5005)		100%		100%	
	c) Functional Test, 25°C (Subgroup 7, Table I, 5005)		100%		100%	

Appendix D—Military Aerospace Programs from National Semiconductor

TABLE III. 100% Screening Requirements (Continued)

		Clas	is S	Class B		
	Screen	Method		Method	Reqmt	
17.	Seal Fine, Gross	1014	100%, (Note 8)	1014	100%, (Note 9)	
18.	Radiographic (Note 10)	2012 Two Views	100%		_	
19.	Qualification or Quality Conformance Inspection Test Sample Selection	(Note 11)	Samp.	(Note 11)	Samp.	
20.	External Visual (Note 12)	2009	100%		100%	

Note 1: Unless otherwise specified, at the manufacturer's option, test samples for Group B, bond strength (Method 5005) may be randomly selected prior to or following internal visual (Method 5004), prior to sealing provided all other specification requirements are satisfied (e.g. bond strength requirements shall apply to each inspection lot, bond failures shall be counted even if the bond would have failed internal visual).

Note 2: For Class B devices, this test may be replaced with thermal shock method 1011, test condition A, minimum.

Note 3: At the manufacturer's option, visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages, or lids off.

Note 4: The PIND test may be performed in any sequence after step 6 and prior to step 16. See MIL-M-38510, paragraph 4.6.3.

Note 5: Class S devices shall be serialized prior to interim electrical parameter measurements.

Note 6: When specified, all devices shall be tested for those parameters requiring delta calculations.

Note 7: Reverse bias burn-in is a requirement only when specified in the applicable device specification. The order of performing burn-in and reverse bias burn-in may be inverted.

Note 8: For Class S devices, the seal test may be performed in any sequence between step 16 and step 19, but it shall be performed after all shearing and forming operations on the terminals.

Note 9: For Class B devices, the fine and gross seal tests shall be performed separate or together in any sequence and order between step 6 and step 20 except that they shall be performed after all shearing and forming operations on the terminals. When 100% seal screen cannot be performed after shearing and forming (e.g. flatpacks and chip carriers) the seal screen shall be done 100% prior to these operations and a sample test (LTPD = 5) shall be performed on each inspection lot following these operations. If the sample fails, 100% rescreening shall be required.

Note 10: The radiographic screen may be performed in any sequence after step 19.

Note 11: Samples shall be selected for testing in accordance with the specific device class and lot requirements of Method 5005

Note 12: External Visual shall be performed on the lot any time after step 19 and prior to shipment.

Note 13: Read and Record when past burn-in delta measurements are specified.

Note 14: PDA shall apply to all static, dynamic, functional, and switching measurements at either 25°C or maximum rated operating temperature.

Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
AH0014D	x			
AH0015D	x			
AH0019D	x			
LF111H	x			
LF11201D		x		
LF11202D		x		
LF11331D		x		
LF11332D		x		
LF11333D		x		
LF11508D	x			
LF11509D	x			
LF147D		x		
LF155AH		x		
LF155H		x		x
LF155J-8				x
LF155W				x
LF156AH		x		
LF156H		x		x
LF156J-8				x
LF156W				x
LF157AH		x		
LF157H		x		
LF198H		x		
LF411MH		x		x
LF411W				x
LF412MH		x		x
LF441MH	x			
LF442MH		x		
LF444MD		x		
LH0002H		x	x	
LH0003H	x			
LH0004H	x			
LH0020G	x			
LH0021K	x			
LH0022D	x			
LH0022H	×			
LH0023G	x			
LH0024H	x			1

Device Type	Mil * Class B	883 Class B	Desc	JAN
LH0032G	x		x	
LH0033AG	x			
LH0033G	x		×	
LH0036G	x			
LH0038D	x			
LH0041G	x			
LH0042D	x			
LH0042H	x			
LH0043G	x			
LH0044AH	x			
LH0044H	x			
LH0052H	x			
LH0053G	x			
LH0061K	x			
LH0062D	x			
LH0062H	x			
LH0063K	x			
LH0070-0H	x			
LH0070-1H	x			
LH0070-2H	x			
LH0071-0H	x			
LH0071-1H	x			
LH0071-2H	x			
LH0075G	x			
LH0076G	x			
LH0082D	x			
LH0084D	x			
LH0086D	x			
LH0091D	x			
LH0094D	x			
LH00101AK	x			
LH0101K	x			
LH2101AD		x		
LH2108AD		x		
LH2108D		x		
LH2110D		x		
LH2111D		x		
LH2111F	×			

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
LH24250F	×			
LM10H		×		
LM101AH		x		x
LM101AJ-14		x		×
LM101AJ		x		
LM101AW				x
LM102H		×		
LM103H-3.0		x	x	
LM103H-3.3		x	х	
LM103H-3.6		x	x	
LM103H-3.9		x	x	
LM104H		x		
LM105H		x		
LM106H		x		
LM107H		x		
LM107J-14		x		
LM107J		x		
LM108AH		x		x
LM108AJ-8		x		x
LM108AJ		x		
LM108AW				x
LM108H		x		
LM108J-8		x		
LM108J		x		
LM109H		x		
LM109KSTEEL		x		
LM11H		x		
LM110H		x		
LM110J-8		x		
LM110J		x		
LM111H		x		x
LM111J		x		x
LM111W				x
LM112H		x		
LM113-1H		×	x	
LM113-2H		x	x	
LM113H	1	x	x	
LM117H		×	x	×

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM117HVH		x	x	
LM117HVKSTL		x	x	
LM117KSTEEL		x	x	x
LM118H		x		x
LM118J-8		x		x
LM118J		x		
LM118W				x
LM119H		x	x	
LM119J		x	x	
LM120H-12		x		
LM120H-15		x		
LM120H-5.0		x		
LM120K-12		x		
LM120K-15		x		
LM120K-5.0		x		
LM121AH		x		
LM121H		x		
LM122H		x		
LM123KSTEEL		x		
LM124AJ		x		
LM124J		x		x
LM125H		x		
LM126H		x		
LM129AH		x		
LM129BH		x		
LM131AH		x		
LM131H		x		
LM135H		x		
LM136AH-2.5		x	x	
LM136H-2.5		x		
LM136H-5.0		x		
LM137H		x	x	
LM137HVH		x	x	
LM137HVKSTEEL		x	x	
LM137KSTEEL		x	x	
LM138KSTEEL		x		
LM139AJ		x		
LM139J		x		x

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM139W				x
LM140AK-12		x		
LM140AK-15		×		
LM140AK-5.0		x		
LM140K-12		×		
LM140K-15		x		
LM140K-5.0		×		
LM140LAH-12		x		
LM140LAH-15		×		
LM140LAH-5.0		x		
LM143H		x	x	
LM144H		x	x	
LM145K-5.0		×		
LM145K-5.2		×		
LM146J		x		
LM148J		x		x
LM149J		x		
LM150KSTEEL	x			
LM1536H		x	x	
LM1558H		×		
LM1558J		x		
LM158AH		x		
LM158AJ		x		
LM158H		x		
LM158J		x		
LM1596H	x			
LM160H		×		
LM160J-14		x		
LM160J		x		
LM161F	x			
LM161H		x		
LM161J		x		
LM185BXH-1.2		x		
LM185BYH-1.2		x		

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM185H-1.2		x		
LM193AH		x		
LM193H		x		x
LM193J-8				x
LM193W				x
LM194H		×		
LM195H		x		
LM195K		×		
LM199AH-20		x		
LM199AH		x		
LM199H		x		
LM4250H	x			
LM4250J	x			
LM555H		x		
LM555J		x		
LM556J	. X			
LM567H		x		
LM709AH		x		
LM709H		x		
LM710H		x		
LM723H		x		
LM723J				x
LM725H		×		
LM733H	x			
LM741AJ-14		×		
LM741AJ		x		
LM741H		x		x
LM7415-14		x		
LM741J		x		x
LM741W				x
LM747H		x		x
LM747J		x		
LM748H		x		
LM748J		x		

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

National Semiconductor

Appendix E Understanding Integrated Circuit Package Power Capabilities

INTRODUCTION

The short and long term reliability of National Semiconductor's interface circuits, like any integrated circuit, is very dependent on its environmental condition. Beyond the mechanical/environmental factors, nothing has a greater influence on this reliability than the electrical and thermal stress seen by the integrated circuit. Both of these stress issues are specifically addressed on every interface circuit data sheet, under the headings of Absolute Maximum Ratings and Recommended Operating Conditions.

However, through application calls, it has become clear that electrical stress conditions are generally more understood than the thermal stress conditions. Understanding the importance of electrical stress should never be reduced, but clearly, a higher focus and understanding must be placed on thermal stress. Thermal stress and its application to interface circuits from National Semiconductor is the subject of this application note.

FACTORS AFFECTING DEVICE RELIABILITY

Figure 1 shows the well known "bathtub" curve plotting failure rate versus time. Similar to all system hardware (mechanical or electrical) the reliability of interface integrated circuits conform to this curve. The key issues associated with this curve are infant mortality, failure rate, and useful life.



FIGURE 1. Failure Rate vs Time

Infant mortality, the high failure rate from time t0 to t1 (early life), is greatly influenced by system stress conditions other than temperature, and can vary widely from one application to another. The main stress factors that contribute to infant mortality are electrical transients and noise, mechanical maltreatment and excessive temperatures. Most of these failures are discovered in device test, burn-in, card assembly and handling, and initial system test and operation. Although important, much literature is available on the subject of infant mortality in integrated circuits and is beyond the scope of this application note.

Failure rate is the number of devices that will be expected to fail in a given period of time (such as, per million hours). The mean time between failure (MTBF) is the average time (in hours) that will be expected to elapse after a unit has failed before the next unit failure will occur. These two primary "units of measure" for device reliability are inversely related:

$$MTBF = \frac{1}{Failure Rate}$$

Although the "bathtub" curve plots the overall failure rate versus time, the useful failure rate can be defined as the percentage of devices that fail per-unit-time during the flat portion of the curve. This area, called the useful life, extends between t1 and t2 or from the end of infant mortality to the onset of wearout. The useful life may be as short as several years but usually extends for decades if adequate design margins are used in the development of a system.

Many factors influence useful life including: pressure, mechanical stress, thermal cycling, and electrical stress. However, die temperature during the device's useful life plays an equally important role in triggering the onset of wearout.

FAILURE RATES vs TIME AND TEMPERATURE

The relationship between integrated circuit failure rates and time and temperature is a well established fact. The occurrence of these failures is a function which can be represented by the Arrhenius Model. Well validated and predominantly used for accelerated life testing of integrated circuits, the Arrhenius Model assumes the degradation of a performance parameter is linear with time and that MTBF is a function of temperature stress. The temperature dependence is an exponential function that defines the probability of occurrence. This results in a formula for expressing the lifetime or MTBF at a given temperature stress in relation to another MTBF at a different temperature. The ratio of these two MTBFs is called the acceleration factor F and is defined by the following equation:

$$\mathsf{F} = \frac{\mathsf{X1}}{\mathsf{X2}} = \exp\left[\frac{\mathsf{E}}{\mathsf{K}}\left(\frac{1}{\mathsf{T2}} - \frac{1}{\mathsf{T1}}\right)\right]$$

Where: X1 = Failure rate at junction temperature T1

- X2 = Failure rate at junction temperature T2
- T = Junction temperature in degrees Kelvin
- E = Thermal activation energy in electron volts
- (ev) K = Boltzman's constant

However, the dramatic acceleration effect of junction temperature (chip temperature) on failure rate is illustrated in a plot of the above equation for three different activation energies in *Figure 2*. This graph clearly demonstrates the importance of the relationship of junction temperature to device failure rate. For example, using the 0.99 ev line, a 30° rise in junction temperature, say from 130°C to 160°C, results in a 10 to 1 increase in failure rate.



FIGURE 2. Failure Rate as a Function of Junction Temperature

DEVICE THERMAL CAPABILITIES

There are many factors which affect the thermal capability of an integrated circuit. To understand these we need to understand the predominant paths for heat to transfer out of the integrated circuit package. This is illustrated by *Figures 3* and 4.

Figure 3 shows a cross-sectional view of an assembled integrated circuit mounted into a printed circuit board.

Figure 4 is a flow chart showing how the heat generated at the power source, the junctions of the integrated circuit

flows from the chip to the ultimate heat sink, the ambient environment. There are two predominant paths. The first is from the die to the die attach pad to the surrounding package material to the package lead frame to the printed circuit board and then to the ambient. The second path is from the package directly to the ambient air.

Improving the thermal characteristics of any stage in the flow chart of *Figure 4* will result in an improvement in device thermal characteristics. However, grouping all these characteristics into one equation determining the overall thermal capability of an integrated circuit/package/environmental condition is possible. The equation that expresses this relationship is:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + \mathsf{P}_{\mathsf{D}}(\theta_{\mathsf{J}}_{\mathsf{A}})$$

- Where: $T_J = Die$ junction temperature $T_A = Ambient$ temperature in the vicinity device
 - P_D = Total power dissipation (in watts)
 - $\theta_{\rm JA} =$ Thermal resistance junction-to-ambient

 θ_{JA} , the thermal resistance from device junction-to-ambient temperature, is measured and specified by the manufacturers of integrated circuits. National Semiconductor utilizes special vehicles and methods to measure and monitor this parameter. All circuit data sheets specify the thermal characteristics and capabilities of the packages available for a given device under specific conditions—these package power ratings directly relate to thermal resistance junction-to-ambient or θ_{JA} .

Although National provides these thermal ratings, it is critical that the end user understand how to use these numbers to improve thermal characteristics in the development of his system using IC components.



TL/H/9312-3





DETERMINING DEVICE OPERATING JUNCTION TEMPERATURE

From the above equation the method of determining actual worst-case device operating junction temperature becomes straightforward. Given a package thermal characteristic, θ_{JA} , worst-case ambient operating temperature, $T_A(max)$, the only unknown parameter is device power dissipation, P_D. In calculating this parameter, the dissipation of the integrated circuit due to its own supply has to be considered, the dissipation within the package due to the external load must also be added. The power associated with the load in a dynamic (switching) situation must also be considered. For example, the power associated with an inductor or a capacitor in a static versus dynamic (say, 1 MHz) condition is significantly different.

The junction temperature of a device with a total package power of 600 mW at 70°C in a package with a thermal resistance of 63° C/W is 108°C.

 $T_{\rm J} = 70^{\circ}\text{C} + (63^{\circ}\text{C/W}) \times (0.6\text{W}) = 108^{\circ}\text{C}$

The next obvious question is, "how safe is 108°C?"

MAXIMUM ALLOWABLE JUNCTION TEMPERATURES

What is an acceptable maximum operating junction temperature is in itself somewhat of a difficult question to answer. Many companies have established their own standards based on corporate policy. However, the semiconductor industry has developed some defacto standards based on the device package type. These have been well accepted as numbers that relate to reasonable (acceptable) device lifetimes, thus failure rates.

National Semiconductor has adopted these industry-wide standards. For devices fabricated in a molded package, the maximum allowable junction temperature is 150°C. For these devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is 175°C. The numbers are different because of the differences in package types. The thermal strain associated with the die package interface in a cavity package is much less than that exhibited in a molded package where the integrated circuit chip is in direct contact with the package material.

Let us use this new information and our thermal equation to construct a graph which displays the safe thermal (power) operating area for a given package type. *Figure 5* is an example of such a graph. The end points of this graph are easily determined. For a 16-pin molded package, the maximum allowable temperature is 150°C; at this point no power dissipation is allowable. The power capability at 25°C is 1.98W as given by the following calculation:

$$P_{D} @ 25^{\circ}C = \frac{T_{J}(max) - T_{A}}{\theta_{JA}} = \frac{150^{\circ}C - 25^{\circ}C}{63^{\circ}C/W} = 1.98W$$

The slope of the straight line between these two points is minus the inversion of the thermal resistance. This is referred to as the derating factor.

Derating Factor =
$$-\frac{1}{\theta_{JA}}$$

As mentioned, *Figure 5* is a plot of the safe thermal operating area for a device in a 16-pin molded DIP. As long as the intersection of a vertical line defining the maximum ambient temperature (70°C in our previous example) and maximum device package power (600 mW) remains below the maximum package thermal capability line the junction temperature will remain below 150°C—the limit for a molded package. If the intersection of ambient temperature and package power fails on this line, the maximum junction temperature will be 150°C. Any intersection that occurs above this line will result in a junction temperature in excess of 150°C and is not an appropriate operating condition.



FIGURE 5. Package Power Capability vs Temperature

The thermal capabilities of all integrated circuits are expressed as a power capability at 25°C still air environment with a given derating factor. This simply states, for every degree of ambient temperature rise above 25°C, reduce the package power capability stated by the derating factor which is expressed in mW/°C. For our example—a θ_{JA} of 63°C/W relates to a derating factor of 15.9 mW/°C.

FACTORS INFLUENCING PACKAGE THERMAL RESISTANCE

As discussed earlier, improving any portion of the two primary thermal flow paths will result in an improvement in overall thermal resistance junction-to-ambient. This section discusses those components of thermal resistance that can be influenced by the manufacturer of the integrated circuit. It also discusses those factors in the overall thermal resistance that can be impacted by the end user of the integrated circuit. Understanding these issues will go a long way in understanding chip power capabilities and what can be done to insure the best possible operating conditions and, thus, best overall reliability.

Die Size

Figure 6 shows a graph of our 16-pin DIP thermal resistance as a function of integrated circuit die size. Clearly, as the chip size increases the thermal resistance decreases—this relates directly to having a larger area with which to dissipate a given power.



FIGURE 6. Thermal Resistance vs Die Size

Lead Frame Material

Figure 7 shows the influence of lead frame material (both die attach and device pins) on thermal resistance. This graph compares our same 16-pin DIP with a copper lead frame, a Kovar lead frame, and finally an Alloy 42 type lead frame—these are lead frame materials commonly used in the industry. Obviously the thermal conductivity of the lead frame material has a significant impact in package power capability. Molded interface circuits from National Semicon-ductor use the copper lead frame exclusively.



Lead Frame Material

Board vs Socket Mount

One of the major paths of dissipating energy generated by the integrated circuit is through the device leads. As a result of this, the graph of *Figure 8* comes as no surprise. This compares the thermal resistance of our 16-pin package soldered into a printed circuit board (board mount) compared to the same package placed in a socket (socket mount). Adding a socket in the path between the PC board and the device adds another stage in the thermal flow path, thus increasing the overall thermal resistance. The thermal capabilities of National Semiconductor's interface circuits are specified assuming board mount conditions. If the devices are placed in a socket the thermal capabilities should be reduced by approximately 5% to 10%.



FIGURE 8. Thermal Resistance vs Board or Socket Mount

Air Flow

When a high power situation exists and the ambient temperature cannot be reduced, the next best thing is to provide air flow in the vicinity of the package. The graph of *Figure 9* illustrates the impact this has on thermal resistance. This graph plots the relative reduction in thermal resistance normalized to the still air condition for our 16-pin molded DIP. The thermal ratings on National Semiconductor's interface circuits data sheets relate to the still air environment.



TL/H/9312-9

FIGURE 9. Thermal Resistance vs Air Flow

Other Factors

A number of other factors influence thermal resistance. The most important of these is using thermal epoxy in mounting ICs to the PC board and heat sinks. Generally these techniques are required only in the very highest of power applications.

Some confusion exists between the difference in thermal resistance junction-to-ambient (θ_{JA}) and thermal resistance junction-to-case (θ_{JC}). The best measure of actual junction temperature is the junction-to-ambient number since nearly all systems operate in an open air environment. The only situation where thermal resistance junction-to-case is important is when the entire system is immersed in a thermal bath and the environmental temperature is indeed the case temperature. This is only used in extreme cases and is the exception to the rule and, for this reason, is not addressed in this application note.

NATIONAL SEMICONDUCTOR PACKAGE CAPABILITIES

Figures 10 and 11 show composite plots of the thermal characteristics of the most common package types in the National Semiconductor Linear Circuits product family. Figure 10 is a composite of the copper lead frame molded package. Figure 11 is a composite of the ceramic (cavity) DIP using poly die attach. These graphs represent board mount still air thermal capabilities. Another, and final, thermal resistance trend will be noticed in these graphs. As the number of device pins increase in a DIP the thermal resistance decreases. Referring back to the thermal flow chart, this trend should, by now, be obvious.

RATINGS ON INTERFACE CIRCUITS DATA SHEETS

In conclusion, all National Semiconductor Linear Products define power dissipation (thermal) capability. This information can be found in the Absolute Maximum Ratings section of the data sheet. The thermal information shown in this application note represents average data for characterization of the indicated package. Actual thermal resistance can vary from $\pm 10\%$ to $\pm 15\%$ due to fluctuations in assembly quality, die shape, die thickness, distribution of heat sources on the die, etc. The numbers quoted in the linear data

sheets reflect a 15% safety margin from the average numbers found in this application note. Insuring that total package power remains under a specified level will guarantee that the maximum junction temperature will not exceed the package maximum.

The package power ratings are specified as a maximum power at 25°C ambient with an associated derating factor for ambient temperatures above 25°C. It is easy to determine the power capability at an elevated temperature. The power specified at 25°C should be reduced by the derating factor for every degree of ambient temperature above 25°C. For example, in a given product data sheet the following will be found:

Maximum Power Dissipation* at 25°C Cavity Package 1509 mW Molded Package 1476 mW

* Derate cavity package at 10 mW/°C above 25°C; derate molded package at 11.8 mW/°C above 25°C.

If the molded package is used at a maximum ambient temperature of 70°C, the package power capability is 945 mW.

 $P_D @ 70^{\circ}C = 1476 \text{ mW} - (11.8 \text{ mW/}^{\circ}C) \times (70^{\circ}C - 25^{\circ}C)$ = 945 mW



Appendix E—Understanding Integrated Circuit Package Power Capabilities

FIGURE 12

10K

€ JA - THERMAL RESISTANCE FOR "SO" PACKAGES (BOARD MOUNT)

100K

TL/H/9312-12

1K

National Semiconductor

APPENDIX F How to Get the Right Information From a Data Sheet

Not All Data Sheets Are Created Alike, and False Assumptions Could Cost an Engineer Time and Money

By Robert A. Pease

When a new product arrives in the marketplace, it hopefully will have a good, clear data sheet with it.

The data sheet can show the prospective user how to apply the device, what performance specifications are guaranteed and various typical applications and characteristics. If the data-sheet writer has done a good job, the user can decide if the product will be valuable to him, exactly how well it will be of use to him and what precautions to take to avoid problems.

SPECIFICATIONS

The most important area of a data sheet specifies the characteristics that are guaranteed—and the test conditions that apply when the tests are done. Ideally, all specifications that the users will need will be spelled out clearly. If the product is similar to existing products, one can expect the data sheet to have a format similar to other devices.

But, if there are significant changes and improvements that nobody has seen before, then the writer must clarify what is meant by each specification. Definitions of new phrases or characteristics may even have to be added as an appendix.

For example, when fast-settling operational amplifiers were first introduced, some manufacturers defined settling time as the time after slewing before the output finally enters and stays within the error-band; but other manufacturers included the slewing time in their definition. Because both groups made their definitions clear, the user was unlikely to be confused or misled.

However, the reader ought to be on the alert. In a few cases, the data-sheet writer is playing a specsmanship game, and is trying to show an inferior (to some users) aspect of a product in a light that makes it look superior (which it may be, to a couple of users).

GUARANTEES

When a data sheet specifies a guaranteed minimum value, what does it mean? An assumption might be made that the manufacturer has actually tested that specification and has great confidence that no part could fail that test and still be shipped. Yet that is not always the case.

For instance, in the early days of op amps (20 years ago), the differential-input impedance might have been guaranteed at 1 MΩ—but the manufacturer obviously did not measure the impedance. When a customer insisted, "I have to know how you measure this impedance," it had to be explained that the impedance was not measured, but that the base current was. The correlation between I_b and Z_{in} permitted the substitution of this simple dc test for a rather messy, noisy, hard-to-interpret test.

Every year, for the last 20 years, manufacturers have been trying to explain, with varying success, why they do not measure the Z_{in} *per se*, even though they do guarantee it.

In other cases, the manufacturer may specify a test that can be made only on the die as it is probed on the wafer, but cannot be tested after the die is packaged because that signal is not accessible any longer. To avoid frustrating and confusing the customer, some manufacturers are establishing two classes of guaranteed specifications:

- The tested limit represents a test that cannot be doubted, one that is actually performed directly on 100 percent of the devices, 100 percent of the time.
- The design limit covers other tests that may be indirect, implicit or simply guaranteed by the inherent design of the device, and is unlikely to cause a failure rate (on that test), even as high as one part per thousand.

Why was this distinction made? Not just because customers wanted to know which specifications were guaranteed by testing, but because the quality-assurance group insisted that it was essential to separate the tested guarantees from the design limits so that the AQL (assurance-quality level) could be improved from 0.1 percent to down below 100 pm.

Some data sheets guarantee characteristics that are quite expensive and difficult to test (even harder than noise) such as long-term drift (20 ppm or 50 ppm over 1,000 hours).

The data sheet may not tell the reader if it is measured, tested or estimated. One manufacturer may perform a 100percent test, while another states, "Guaranteed by sample testing." This is not a very comforting assurance that a part is good, especially in a critical case where only a long-term test can prove if the device did meet the manufacturer's specification. If in doubt, question the manufacturer.

TYPICALS

Next to a guaranteed specification, there is likely to be another in a column labeled "typical".

It might mean that the manufacturer once actually saw one part as good as that. It could indicate that half the parts are better than that specification, and half will be worse. But it is equally likely to mean that, five years ago, half the parts were better and half worse. It could easily signify that a few parts might be slightly better, and a few parts a lot worse; after all, if the noise of an amplifier is extremely close to the theoretical limit, one cannot expect to find anything much better than that, but there will always be a few noisy ones.

If the specification of interest happens to be the bias current (I_b) of an op amp, a user can expect broad variations. For example, if the specification is 200 nA maximum, there might be many parts where I_b is 40 nA on one batch (where the beta is high), and a month later, many parts where the I_b is 140 nA when the beta is low.



Absolute Maximum Ratings (Note 11)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for available	bility and specifications.	TO-92 Package	+ 260°C
Supply Voltage	+35V to -0.2V	Specified Operating Temp B	ange (Note 2)
Output Voltage	+6V to -1.0V	opcomed operating remp. In	
Output Current	10 mA	1 M34 1 M34A	-50° E to $+300^{\circ}$ E
Storage Temperature,		LM34C LM34CA	-40° E to $+230^{\circ}$ E
TO-46 Package	-76°F to +356°F	I M34D	$+32^{\circ}$ E to $+212^{\circ}$ E
TO-92 Package	-76°F to +300°F	2	

Lead Temp. (Soldering, 4 seconds)

+ 300°C

TO-46 Package

DC Electrical Characteristics (Note 1, Note 6)

		LM34A			LM34CA				
Parameter	Conditions	Typicai	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Max)	
Accuracy (Note 7)	$T_A = +77^{\circ}F$	±0.4	±1.0		±0.4	±1.0		۴F	
	$T_A = 0^{\circ}F$	±0.6	+20		±0.6	+20	±2.0	۰F	
	$T_A = T_{MIN}$	±0.8	±2.0		±0.8	±2.0	±3.0	۴F	
Nonlinearity (Note 8)	$T_{MIN} \le T_A \le T_{MAX}$	±0.35		± 0.7	±0.30		±0.6	۴F	
Sensor Gain (Average Slope)	$T_{MIN} \le T_A \le T_{MAX}$	+ 10.0	+9.9, +10.1		+ 10.0		+ 9.9, + 10.1	mV/°F, min mV/°F, max	
Load Regulation (Note 3)	$\begin{array}{l} T_{A} = \ + \ 77^{\circ} F \\ T_{MIN} \leq T_{A} \leq T_{MAX} \\ 0 \leq I_{L} \leq 1 \ mA \end{array}$	±0.4 ± 0.5	±1.0	± 3.0	±0.4 ± 0.5	±1.0	± 3.0	mV/mA mV/mA	
Line Regulation (Note 3)	$\begin{array}{l} T_{A}=\ +77^{\circ}F\\ 5V\leqV_{S}\leq30V \end{array}$	±0.01 ± 0.02	±0.05	±0.1	±0.01 ± 0.02	±0.05	±0.1	mV/V mV/V	
Quiescent Current (Note 9)		75 131 76 132	90 92	160 163	75 116 76 117	90 92	139 142	μΑ μΑ μΑ μΑ	
Change of Quiescent Current (Note 3)	$\begin{array}{l} 4V \leq V_S \leq 30V, + 77^{\circ}F \\ 5V \leq V_S \leq 30V \end{array}$	+0.5 + 1.0	2.0	3.0	0.5 1.0	2.0	3.0	μΑ μΑ	
Temperature Coefficient of Quiescent Current		+0.30		+ 0.5	+ 0.30		+ 0.5	μA/°F	
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1,</i> $I_L = 0$	+ 3.0		+ 5.0	+ 3.0		+ 5.0	۴F	
Long-Term Stability	$T_j = T_{MAX}$ for 1000 hours	±0.16			±0.16			۴F	

Note 1: Unless otherwise noted, these specifications apply: $-50^{\circ}F \le T_j \le +300^{\circ}F$ for the LM34 and LM34A; $-40^{\circ}F \le T_j \le +230^{\circ}F$ for the LM34C and LM34CA; and $+32^{\circ}F \le T_j \le +212^{\circ}F$ for the LM34D. V_S = +5 Vdc and $t_{LOAD} = 50 \ \mu$ A in the circuit of *Figure 2*; +6 Vdc for LM34 and LM34A for $230^{\circ}F \le T_j \le 300^{\circ}F$. These specifications also apply from +5°F to T_{MAX} in the circuit of *Figure 1*.

Note 2: Thermal resistance of the TO-46 package is 292°F/W junction to ambient and 43°F/W junction to case. Thermal resistance of the TO-92 package is 324°F/W junction to ambient.

Note 3: Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested limits are guaranteed and 100% tested in production.

Note 5: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specification in BOLDFACE TYPE apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and 10 mV/°F times the device's case temperature at specified conditions of voltage, current, and temperature (expressed in °F).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line over the device's rated temperature range.

Note 9: Quiescent current is defined in the circuit of Figure 1.

Note 10: Contact factory for availability of LM34CAZ.

** Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions (see Note 1).

A Point-By-Point Look

Let's look a little more closely at the data sheet of the National Semiconductor LM34, which happens to be a temperature sensor.

Note 1 lists the nominal test conditions and test circuits in which all the characteristics are defined. Some additional test conditions are listed in the column "Conditions", but Note 1 helps minimize the clutter.

Note 2 gives the thermal impedance, (which may also be shown in a chart or table).

Note 3 warns that an output impedance test, if done with a long pulse, could cause significant self-heating and thus, error.

Note 6 is intended to show which specs apply at all rated temperatures.

Note 7 is the definition of the "Accuracy" spec, and Note 8 the definition for non-linearity. Note 9 states in what test circuit the quiescent current is defined. Note 10 indicates that one model of the family may not be available at the time of printing (but happens to be available now), and Note 11 is the definition of Absolute Max Ratings.

- Note—the "4 seconds" soldering time is a new standard for plastic packages.
- ** Note—the wording of Note 11 has been revised—this is the best wording we can devise, and we will use it on all future datasheets.

APPLICATIONS

Another important part of the data sheet is the applications section. It indicates the novel and conventional ways to use a device. Sometimes these applications are just little ideas to tweak a reader's mind. After looking at a couple of applications, one can invent other ideas that are useful. Some applications may be of no real interest or use.

In other cases, an application circuit may be the complete definition of the system's performance; it can be the test circuit in which the specification limits are defined, tested and guaranteed. But, in all other instances, the performance of a typical application circuit is not guaranteed, it is only typical. In many circumstances, the performance may depend on external components and their precision and matching. Some manufacturers have added a phrase to their data sheets:

"Applications for any circuits contained in this document are for illustration purposes only and the manufacturer makes no representation or warranty that such applications will be suitable for the use indicated without further testing or modification."

In the future, manufacturers may find it necessary to add disclaimers of this kind to avoid disappointing users with circuits that work well, much of the time, but cannot be easily guaranteed.

The applications section is also a good place to look for advice on quirks—potential drawbacks or little details that may not be so little when a user wants to know if a device will actually deliver the expected performance.

For example, if a buffer can drive heavy loads and can handle fast signals cleanly (at no load), the maker isn't doing anybody any favors if there is no mention that the distortion goes sky-high if the rated load is applied. Another example is the application hint for the LF156 family:

"Exceeding the negative common-mode limit on either input will cause a reversal of the phase to output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur, since raising the input back within the common-mode range again puts the input stage and, thus the amplifier, in a normal operating mode."

That's the kind of information a manufacturer should really give to a data-sheet reader because no one could ever guess it.

Sometimes, a writer slips a quirk into a characteristic curve, but it's wiser to draw attention to it with a line of text. This is because it's better to make the user sad before one gets started, rather than when one goes into production. Conversely, if a user is going to spend more than 10 minutes using a new product, one ought to spend a full five minutes reading the entire data sheet.

FINE PRINT

What other fine print can be found on a data sheet? Sometimes the front page may be marked "advance" or "preliminary." Then on the back page, the fine print may say something such as:

"This data sheet contains preliminary limits and design specifications. Supplemental information will be published at a later date. The manufacturer reserves the right to make changes in the products contained in this document in order to improve design or performance and to supply the best possible products. We also assume no responsibility for the use of any circuits described herein, convey no license under any patent or other right and make no representation that the circuits are free from patent infringement."

In fact, after a device is released to the marketplace in a preliminary status, the engineers love to make small improvements and upgrades in specifications and characteristics, and hate to degrade a specification from its first published value—but occasionally that is necessary.

Another item in the fine print is the manufacturer's telephone number. Usually it is best to refer questions to the local sales representative or field-applications engineer, because they may know the answer or they may be best able to put a questioner in touch with the right person at the factory.

Occasionally, the factory's applications engineers have all the information. Other times, they have to bring in product engineers, test engineers or marketing people. And sometimes the answer can't be generated quickly—data have to be gathered, opinions solidified or policies formulated before the manufacturer can answer the question. Still, the telephone number is the key to getting the factory to help.

ORIGINS OF DATA SHEETS

Of course, historically, most data sheets for a class of products have been closely modeled on the data sheet of the forerunner of that class. The first data sheet was copied to make new versions.

That's the way it happened with the UA709 (the first monolithic op amp) and all its copies, as well as many other similar families of circuits. Even today, an attempt is made to build on the good things learned from the past and add a few improvements when necessary. But, it's important to have real improvements, not just change for the sake of change.

So, while it's not easy to get the format and everything in it exactly right to please everybody, new data sheets are continually surfacing with new features, applications ideas, specifications and aids for the user. And, if the users complain loudly enough about misleading or inadequate data sheets, they can help lead the way to change data sheets. That's how many of today's improvements came about through customer demand.

Who writes data sheets? In some cases, a marketing person does the actual writing and engineers do the checking. In other companies, the engineer writes, while marketing people and other engineers check. Sometimes, a committee seems to be doing the writing. None of these ways is necessarily wrong.

For example, one approach might be: The original designer of the product writes the data sheet (inside his head) at the same time the product is designed. The concept here is, if one can't find the proper ingredients for a data sheet—good applications, convenient features for the user and nicely tested specifications as the part is being designed—then maybe it's not a very good product until all those ingredients are completed. Thus, the collection of raw materials for a good data sheet is an integral part of the design of a product. The actual assembly of these materials is an art which can take place later.

WHEN TO WRITE DATA SHEETS

A new product becomes available. The applications engineers start evaluating their application circuits and the test engineers examine their production test equipment.

But how can the users evaluate the new device? They have to have a data sheet—which is still in the process of being written. Every week, as the data sheet writer tries to polish and refine the incipient data sheet, other engineers are reporting, "These spec limits and conditions have to be revised," and, "Those application circuits don't work like we thought they would; we'll have one running in a couple of days." The marketing people insist that the data sheet must be finalized and frozen right away so that they can start printing copies to go out with evaluation samples.

These trying conditions may explain why data sheets always seem to have been thrown together under panic conditions and why they have so many rough spots. Users should be aware of the conflicting requirements: Getting a data sheet "as completely as possible" and "as accurately as possible" is compromised if one wants to get the data sheet "as quickly as possible."

The reader should always question the manufacturer. What are the alternatives? By not asking the right question, a misunderstanding could arise; getting angry with the manufacturer is not to anyone's advantage.

Robert Pease has been staff scientist at National Semiconductor Corp., Santa Clara, Calif., for eleven years. He has designed numerous op amps, data converters, voltage regulators and analog-circuit functions.



Appendix G Obsolete Product Replacement Guide

Some device types, individual temperature grades and package options have been discontinued. This guide is provided to help design engineers select and specify an appropriate alternative.

NSC Part Number	Replacement	Note	NSC Part Number	Replacement	Note
ADB1200	ADC3711	2	LM1822	LM1823	3
DAC1200/1201	DAC1265	2	LM1828	no replacement	
LF352	LM3631	2	LM1848	no replacement	
LF13300	ADC3711	2	LM1877N-1/N-2/N-3	LM1877N-9	2
LH0001	LM4250	2	LM2003	no replacement	
LH0005/LH0005A	LH0003	2	LM2808	no replacement	
LH0037	LH0036	3	LM2831	LM1851	2
LH0132	LH0032	2	LM3011	no replacement	
LH2011	LM11	2	LM3064	no replacement	
LH2201A	LM201A	2	LM3075	no replacement	
LH2208	LM208	2	TBA120V	no replacement	
LH2208A	LM208A	2	TBA440C	LM1823	2
LH24250	LM11	2	TBA510	no replacement	
LM170/270/370	LM13600N	2	TBA530	no replacement	
LM171/271/371	no replacement		TBA540	no replacement	
LM172/272/372	no replacement		TBA560C	no replacement	
LM173/273/373	no replacement		TBA920	no replacement	
LM174/274/374	no replacement		TBA950-2	no replacement	
LM175/275/375	no replacement		TBA970	no replacement	
LM216/316	LM11	2	TBA990	no replacement	
LM388N-2/N-3	LM388N-1	2	TDA440	no replacement	
LM377N	LM2877P	3	TDA2522/23	no replacement	
LM378N	LM2878P	3	TDA2530	no replacement	
LM379	LM2879T	3	TDA2530/31	no replacement	
LM1014	no replacement		TDA2540/41	no replacement	
LM1017	no replacement		TDA2560	no replacement	
LM1019	no replacement		TDA2590	no replacement	
LM1821S	LM1823	2	TDA3500	no replacement	

Note 1: IMPROVED REPLACEMENT: Pin for Pin replacement with superior electrical specifications.

Note 2: FUNCTIONAL REPLACEMENT: Consult datasheet to determine suitability of the replacement for specific application.

Note 3: SIMILAR DEVICE with superior performance: Consult datasheet to determine suitability of the replacement for specific application.

National Semiconductor

REF

All dimensions are in inches (millimeters)

16 Lead Hermetic Dual-In-Line Package (D) **NS Package Number D16C**



Physical Dimensions

MIN

D18A (REV D)

0.100 ±0.010

(2.540 ±0.254)



9


Physical Dimensions



2 Lead (0.100" Diameter P.C.) TO-46 Metal Can Package (H) **NS Package Number H02A**

Physical Dimensions

















28 Lead Ceramic Dual-In-Line Package (J) NS Package Number J28A



















20 Lead Molded Dual-In-Line Package (N)



9

24 Lead Skinny Dual-In-Line Package (0.300" Centers Molded) (N) NS Package Number N24C







Physical Dimensions

3 Lead TO-92 Molded Package (Z) NS Package Number Z03A





Z03A (REV E)

National Semiconductor

Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

ALS/AS LOGIC DATABOOK-1987

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS-1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

CMOS LOGIC DATABOOK-1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

DATA COMMUNICATION/LAN/UART DATABOOK—Rev. 1—1988

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs Modems • Transmission Line Drivers/Receivers

DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK-1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

DRAM MANAGEMENT HANDBOOK—1988

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A

F100K DATABOOK-1989

Family Overview • F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

FACT™ ADVANCED CMOS LOGIC DATABOOK—1989

Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX

FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK-1988

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

FAST® APPLICATIONS HANDBOOK—REPRINT

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics • Index

GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LS/S/TTL DATABOOK-1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

MASS STORAGE HANDBOOK-1988

Winchester Disk Preamplifiers • Winchester Disk Servo Control • Winchester Disk Pulse Detectors Winchester Disk Data Separators/Synchronizers and ENDECs • Winchester Disk Data Controller SCSI Bus Interface Circuits • Floppy Disk Controllers

MEMORY DATABOOK—1988

PROMs, EPROMs • Flash EPROMs and EEPROMs • TTL I/O SRAMs ECL I/O SRAMs • ECL I/O Memory Modules

MICROCONTROLLER DATABOOK—1988

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Display/Terminal Management Processor (TMP) Microcontroller Development Tools

PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL-1989

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK—1989

Real Time Clocks and Timer Clock Peripherals • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die ● Internal Construction ● Finished Package ● MIL-STD-883 ● MIL-M-38510 The Specification Development Process ● Reliability and the Hybrid Device ● VLSI/VHSIC Devices Radiation Environment ● Electrostatic Discharge ● Discrete Device ● Standardization Quality Assurance and Reliability Engineering ● Reliability and Documentation ● Commercial Grade Device European Reliability Programs ● Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor ● The Total Military/Aerospace Standardization Program 883B/RETS™ Products ● MILS/RETS™ Products ● 883/RETS™ Hybrids ● MIL-M-38510 Class B Products Radiation Hardened Technology ● Wafer Fabrication ● Semiconductor Assembly and Packaging Semiconductor Packages ● Glossary of Terms ● Key Government Agencies ● AN/ Numbers and Acronyms Bibliography ● MIL-M-38510 and DESC Drawing Cross Listing

SERIES 32000 MICROPROCESSORS DATABOOK-1988

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals • Board Level Products Development Systems and Tools • Software Support • Application Notes • NSC800 Family

SPECIAL PURPOSE LINEAR DEVICES DATABOOK-1989

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits • Special Function Circuits Surface Mount

TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. Mexico Tel: 52-5-524-9402

National Semicondutores Do Brasil Ltda.

Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao Paulo, SP, Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR

National Semiconductor GmbH

Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Telex: 527-649

National Semiconductor (UK) Ltd. The Maple, Kembrey Park Swindon, Wiltshire SN2 6UT United Kingdom Telex: 444-674 Fax: (07-93) 69-75-22

National Semiconductor Benelux

Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6-61-06-80 Telex: 61007

National Semiconductor (UK) Ltd.

Ringager 4A, 3 DK-2605 Brondby Denmark Tel: (02) 43-32-11 Telex: 15-179 Fax: (02) 43-31-11 National Semiconductor S.A. Centre d'Affaires-La Boursidiere Bâtiment Champagne, B.P. 90 Route Nationale 186 F-92357 Le Plessis Robinson France

Tel: (1) 40-94-88-88 Telex: 631065 Fax: (1) 40-94-88-11

National Semiconductor (UK) Ltd. Unit 2A

Clonskeagh Square Clonskeagh Road Dublin 14 Tel: (01) 69-55-89

Fax: (01) 69-55-89

National Semiconductor S.p.A. Strada 7, Palazzo R/3 20089 Rozzano Milanofiori

Italy Tel: (02) 8242046/7/8/9

National Semiconductor S.p.A. Via del Cararaggio, 107 00147 Rome Italy

Tel: (06) 5-13-48-80 Fax: (06) 5-13-79-47

National Semiconductor (UK) Ltd. P.O. Box 29 N-1321 Stabekk

Norway Tel: (2) 12-53-70 Fax: (2) 12-53-75

National Semiconductor AB Box 2016

Stensatravagen 13 S-12702 Skarholmen Sweden Tel: (08) 970190 Telex: 10731

National Semiconductor Calle Agustin de Foxa, 27 28036 Madrid Spain Tel: (01) 733-2958

Telex: 46133 National Semiconductor Switzerland Alte Winterthurerstrasse 53 Postfach 567 Ch-8304 Wallisellen-Zurich

Switzerland Tel: (01) 830-2727 Telex: 828-444

National Semiconductor Kauppakartanonkatu 7 A22 SF-00930 Helsinki Finland

Tel: (90) 33-80-33 Telex: 126116 National Semiconductor

Postbus 90 1380 AB Weesp The Netherlands Tel: (0-29-40) 3-04-48 Telex: 10-956 Fax: (0-29-40) 3-04-30

National Semiconductor Japan

Ltd. Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Tel: 3-299-7001 Fax: 3-299-7000

National Semiconductor

Hong Kong Ltd. Suite 513, 5th Floor, Chinachem Golden Plaza, 77 Mody Road, Tsimshatsui East, Kowloon, Hong Kong Tel: 3-7231290 Telex: 52996 NSSEA HX Fax: 3-3112536

National Semiconductor (Australia) PTY, Ltd. 1st Floor, 441 St. Kilda Rd Melbourne, 3004 Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458

National Semiconductor (PTE),

Ltd. 200 Cantonment Road 13-01 Southpoint Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East) Ltd.

Taiwan Branch P.O. Box 68-332 Taipei

7th Floor, Nan Shan Life Bldg. 302 Min Chuan East Road, Taipei, Taiwan R.O.C. Tel: (86) 02-501-7227 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor (Far East) Ltd.

Korea Branch 13th Floor, Dai Han Life Insurance 63 Building, 60, Yoido-dong, Youngdeungpo-ku, Seoul, Korea 150-763 Tel: (02) 784-8051/3, 785-0696/8 Telex: 24942 NSPKLO Fax: (02) 784-8054