National
Semiconductor

## Memory <br> Databook

- PROMs, EPROMs, EEPROMs
- Flash EPROMs and EEPROMs
- TTL I/O SRAMs
- ECL I/O SRAMs
- ECL I/O Memory Modules

$$
\begin{gathered}
\quad \therefore \\
4 \cdots
\end{gathered}
$$

## A Corporate Dedication to

## Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.
We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.


Charles E. Sporck
President, Chief Executive Officer National Semiconductor Corporation

## Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

## La Qualité et La Fiabilité: <br> Une Vocation Commune Chez Nationa Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisànt des systèmes d'une très grande qualité standard.

## Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.


Charles E. Sporck
President, Chief Executive Officer National Semiconductor Corporation

# MEMORY <br> DATABOOK 

1988 Edition

## CMOS EPROMs

Flash CMOS EPROMs and EEPROMs

## EEPROMs

## PROMs

ECL I/O Static RAMs
TTL I/O Static RAMs
Memory Modules
Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable ${ }^{\text {TM }}$
Anadig'm
ANS-R-TRANTM
APPSTM
ASPECTTM
Auto-Chem DeflasherTM
ВСРТм
BI-FETTM
BI-FET IITM
BI-LINETM
BIPLANTM
BLCTM
BLXTM
Brite-LiteTm
BTLTM
CheckTrackTM
CIM ${ }^{\text {TM }}$
CIMBUSTM
CLASICTM
Clock Chek $^{\text {TM }}$
COMBOTM
COMBO ITM
COMBO IITM
COPSTM microcontrollers
Datachecker*
DENSPAKTM
DIBTM
Digitalker*
DISCERNTM
DISTILLTM
DNR ${ }^{\text {® }}$
DPVMTM
ELSTARTM
E-Z-LINKTM
FACTTM
FAIRCADTM

Fairtech ${ }^{T M}$
FAST*
5-Star Service ${ }^{\text {TM }}$
GAL ${ }^{(1)}$
GENIXTM
GNXTM
HAMRTM
HandiScanTM
HEX 3000 TM
НРСтм
${ }^{3}{ }^{3}$ ©
ICM ${ }^{\text {TM }}$
INFOCHEXTM
Integral ISETM
Intelisplay ${ }^{\text {TM }}$
ISETM
ISE/06TM
ISE/08TM
ISE/16TM
ISE32TM
ISOPLANARTM
ISOPLANAR-ZTM
KeyScanTM
LMCMOSTM
M $^{2}$ СМО
Macrobus ${ }^{\text {TM }}$
MacrocomponentTM
MAXI-ROM ${ }^{\text {® }}$
Meat ${ }^{\prime}$ ChekTM
MenuMasterTM
Microbus ${ }^{\text {TM }}$ data bus
MICRO-DACTM
$\mu$ talkerTM
MicrotalkerTM
MICROWIRETM
MICROWIRE/PLUSTM

MOLETM
MSTTM
Naked-8TM
National ${ }^{(8)}$
National Semiconductor ${ }^{\text {® }}$
National Semiconductor
Corp. ${ }^{(8)}$
NAX 800TM
Nitride Plus ${ }^{\text {TM }}$
Nitride Plus Oxidetm
NMLTM
NOBUSTM
NSC800TM
NSCISETM
NSX-16TM
NS-XC-16TM
NTERCOMTM
NURAMTM
OXISSTM
P2CMOSTM
PC MasterTM
Perfect Watch ${ }^{\text {TM }}$
PharmanChekTM
PLANTM
PLANARTM
Polycraft ${ }^{T M}$
POSilinkTM
POSitalkerTM
Power + ControlTM
POWERPlanarTM
QUAD3000тм
QUIKLOOKTM
RATTM
RTX16TM
SABRTM 883S/RETSTM

SCXTM
SERIES/800 ${ }^{\text {TM }}$
Series 900TM
Series 3000тm
Series $32000{ }^{\text {® }}$
Shelf $\sim$ Chek ${ }^{\text {TM }}$
SofChekTM
SPIRETM
STARTM
Starlink ${ }^{\text {TM }}$
STARPLEXTM
SuperChipTM
SuperScript ${ }^{T M}$
SYS32TM
TapePak ${ }^{\circledR}$
TDSTM
TeleGateTM
The National Anthem ${ }^{(1)}$
TimenChekTM
TINATM
TLCTM
TrapezoidalTM
TRI-CODETM
TRI-POLYTM
TRI-SAFETM
TRI-STATE ${ }^{\text {® }}$
TURBOTRANSCEIVERTM
VIPTM
VR32TM
WATCHDOGTM
XMOSTM
XPUTM
Z STARTM
883B/RETSTM

Z80® is a registered trademark of Zilog Corporation
TouchTone ${ }^{\text {TM }}$ is a trademark of Western Electric Co., Inc.
CUPL ${ }^{\otimes}$ is a registered trademark of Assisted Technology, Inc.
ABEL® is a registered trademark of Data I/O
PAL® is a registered trademark of Monolithic Memories
FLASHTM is a trademark of SEEQ Technology, Inc.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

NationalSemiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

## Memory Databook Introduction

National Semiconductor's Memory Databook is a comprehensive collection of information on advanced memory products intended to meet the needs of virtually every electronic system being designed today. National Semiconductor is committed to designing and supplying high performance memory products ranging from state-of-the-art static RAMs to programmable non-volatile EPROMs and EEPROMs.
National Semiconductor has an array of advanced technology processes to apply to memory design and development. These range from our unparalleled BiCMOS process used for the industry's most advanced line of high density ECL I/O SRAMs, to our small geometry, silicon gate, oxide isolated CMOS technology which is now producing unsurpassed, high performance EPROM and EEPROM non-volatile memory devices.
Concurrent with production of these leading edge memory devices is the development of an industry leading FLASH ${ }^{\text {TM }}$ EPROM and FLASH EEPROM technology and family of devices designed to be the standard bearers for the next generation of non-volatile memory devices.
National Semiconductor is committed to excellence in design, manufacturing, reliability, and service to our customers through the continuing development of new products and technologies. As new information and devices become available, individual new data sheets will be issued. For the most current information, please contact your local National Semiconductor sales office or Distributor.

## Product Status Definitions

## Definition of Terms

| Data Sheet Identification | Product Status | Definition |
| :---: | :---: | :---: |
| Advance Information | Formative or In Design | This data sheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| No <br> Identification <br> Noted | Full <br> Production | This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

## Table of Contents

Alphanumeric Index ..... xi
Section 1 CMOS EPROMS
CMOS EPROM Selection Guide ..... 1-3
ONE TIME PROGRAMMABLE EPROMs-Introduction ..... 1-5
NMC27C16 16,384-Bit ( $2048 \times 8$ ) UV Erasable CMOS PROM ..... 1-6
NMC27C32 32,768-Bit ( $4096 \times 8$ ) UV Erasable CMOS PROM ..... 1-13
NMC27C32B 32,768-Bit (4k x 8) High Speed Version UV Erasable CMOS PROM ..... 1-20
NMC27C64 65,536-Bit (8k x 8) UV Erasable CMOS PROM ..... 1-29
NMC27C64N 65,536-Bit (8k x 8) One-Time Programmable CMOS PROM ..... 1-38
NMC27C64B 65,536-Bit (8k x 8) High Speed Version UV Erasable CMOS PROM ..... 1-47
NMC27C64BN High Speed Version 65,536-Bit (8k x 8) One-Time Programmable CMOS PROM ..... 1-58
NMC27CP128 131,072-Bit (16k x 8) UV Erasable CMOS PROM ..... 1-68
NMC27C128B High Speed Version 131,072 (16k x 8) CMOS PROM ..... 1-76
NMC27C128BN High Speed Version 131,072-Bit (16k x 8) One-Time Programmable CMOS PROM ..... 1-86
NMC27C128C 131,072-Bit (16k x 8) UV Erasable PROM Very High Speed Version ..... 1-96
NMC27C256 262,144-Bit (32k x 8) UV Erasable CMOS PROM ..... 1-105
NMC27C256B High Speed Version 262,144-Bit ( $32 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-114
NMC27C256BN High Speed Version 262,144-Bit ( $32 \mathrm{k} \times 8$ ) One-Time Programmable CMOS PROM ..... 1-124
NMC27C256C 262,144-Bit (32k x 8) UV Erasable CMOS PROM (Very High Speed Version) ..... 1-133
NMC27C512A 524,288-Bit High Speed Version (64k x 8) UV Erasable CMOS PROM ..... 1-143
NMC27C512AN 524,288-Bit ( $64 \mathrm{k} \times 8$ ) One-Time Programmable CMOS PROM ..... 1-153
NMC27C010 1,048,576-Bit ( $128 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-162
NMC27C1024 1,048,576-Bit ( $64 \mathrm{k} \times 16$ ) UV Erasable CMOS PROM ..... 1-172
NMC27C020 2,097,152-Bit (128k x 8) UV Erasable CMOS PROM ..... 1-181
NMC27C2048 2,097,152-Bit (128k x 16) UV Erasable CMOS PROM ..... 1-191
Section 2 FLASH ERASE CMOS EPROMS AND EEPROMS FLASH TECHNOLOGY-Introduction ..... 2-3
NMC48F512 524,288-Bit (64k x 8) CMOS Flash Electrically Erasable Programmable Memory ..... 2-5
Section 3 EEPROMS
Electrically Erasable Programmable Memory Selection Guide ..... 3-3
SERIAL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY
NMC9306 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-4
NMC93C06/C26/C46 256-Bit/512-Bit/1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-11
NMC93CS06/CS26/CS46 256-Bit/512-Bit/1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-19
NMC9307 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-30
NMC9313B 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-36
NMC9346 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-41
NMC9314B 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-48
NMC93C56/C66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-53
NMC93CS56/CS66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-61
PARALLEL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY
NMC98C10/C20/C40 Electrically Erasable Programmable Memory ..... 3-72

## Table of Contents ${ }_{\text {Coninueos) }}$

Section 3 EEPROMS (Continued) APPLICATIONS NOTES
AB-15 Protecting Data in Serial Electrically Erasable Programmable Memory ..... 3-78
AB-18 Electronic Compass Calibration Made Easy with Electrically Erasable Programmable Memory ..... 3-80
AB-22 Automatic Low Cost Thermostat ..... 3-81
AN-338 Designing with the NMC9306 ..... 3-83
AN-423 NMC9346-An Amazing Device ..... 3-89
AN-431 An Easy/Low Cost Serial Electrically Erasable Programmable Memory Interface ..... 3-92
AN-433 Using the NMC9306 for Configuration and Production Information ..... 3-95
AN-481 Common I/O Applications for the NMC9306 and NMC9346 ..... 3-98
AN-482 Error Detection and Correction Techniques ..... 3-101
AN-506 Using the NMC98CXXX Family of Electrically Erasable Programmable Memory ..... 3-106
AN-507 Using the NMC93CSXX Family of Electrically Erasable Programmable Memory ..... 3-111
Reliability National Semiconductor's Electricaily Erasable Programmable Memory Products ..... 3-125
Section 4 PROMS
Bipolar PROM Selection Guide ..... 4-3
NON-REGISTERED BIPOLAR PROMS
PL77/87X288B $(32 \times 8)$ 256-Bit TTL Logic PROMs ..... 4-6
DM54/74S188 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-11
DM54/74S288 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-15
DM54/74S287 ( $256 \times 4$ ) 1024-Bit TTL PROM ..... 4-19
DM54/74S387 ( $256 \times 4$ ) 1024-Bit TTL PROM ..... 4-23
DM54/74LS471 ( $256 \times 8$ ) 2048-Bit TTL PROM ..... 4-27
DM54/74S472 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-31
DM54/74S473 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-35
DM54/74S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-39
DM54/74S475 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-43
DM54/74S570 ( $512 \times 4$ ) 2048-Bit TTL PROM ..... 4-47
DM54/74S571 ( $512 \times 4$ ) 2048-Bit TTL PROM ..... 4-51
DM54/74S572 (1024 x 4) 4096-Bit TTL PROM ..... 4-55
DM54/74S573 (1024 x 4) 4096-Bit TTL PROM ..... 4-59
DM77/87S180, DM77/87S280 (1024 x 8) 8192-Bit TTL PROMs ..... 4-63
DM77/87S181, DM77/87S281 (1024 x 8) 8192-Bit TTL PROMs ..... 4-67
DM77/87S184 $(2048 \times 4) 8192-$ Bit TTL PROM ..... 4-71
DM77/87S185 $(2048 \times 4) 8192-$ Bit TTL PROM ..... 4-75
DM77/87S195 (4096x4) 16,384-Bit TTL PROM ..... 4-79
$93 Z 451$ ( $1024 \times 8$ ) 8192-Bit TTL PROM ..... 4-83
93Z511 (2048 x 8) 16,384-Bit TTL PROM ..... 4-91
93Z665/667 (8192 x 8) 65,536-Bit TTL PROM ..... 4-99
BIPOLAR PROM PINOUT-COMPATIBLE CMOS EPROMS
NMC27C49 Very High Speed Version 65,536-Bit (8k x 8) UV Erasable CMOS PROM,Pin Compatible with 64k Bipolar PROM Pin Out4-106
NMC27C51 Very High Speed Version 131,072-Bit (16k x 8) UV Erasable CMOS PROM, Pin Compatible with 128k Bipolar PROM Pin Out ..... 4-116
NMC27C53 Very High Speed Version 202,144-Bit (32k x 8) UV Erasable CMOS PROM, Pin Compatible with 256k Bipolar PROM Pin Out ..... 4-125
REGISTERED BIPOLAR PROMS
DM77/87SR474 (512 x 8) 4k-Bit Registered TTL PROM ..... 4-134

## Table of Contents ${ }_{\text {Conininued }}$

Section 4 PROMS (Continued)DM77/87SR476 (512 x 8) 4k-Bit Registered TTL PROM ..... 4-138
DM77/87SR27 (512 x 8) 4k-Bit Registered TTL PROM ..... 4-142
DM77/87SR181 (1024 x 8) 8k-Bit Registered TTL PROM ..... 4-147
DM77/87SR183 ( $1 \mathrm{k} \times 8$ ) 8k-Bit Registered TTL PROM ..... 4-151
DM77/87SR191 (2k x 8) 16k-Bit Registered TTL PROM ..... 4-155
DM77/87SR193 (2k x 8) 16k-Bit Registered TTL PROM ..... 4-159
APPLICATIONS INFORMATION
Bipolar PROM Devices in Plastic Leaded Chip Carriers ..... 4-163
Non-Registered PROM Programming Procedure ..... 4-167
Registered PROM Programming Procedure ..... 4-169
Standard Test Load ..... 4-171
Switching Time Waveforms ..... 4-171
Approved Programmers/Quality Enhancement ..... 4-173
AN-525 Isoplanar Z Junction Fuse Principles and Programming ..... 4-174
Section 5 ECL I/O STATIC RAMS
ECL I/O SRAM Selection Guide ..... 5-3
100K SERIES ECL ..... 5-4
$10014516 \times 4$-Bit Register File (RAM) ..... 5-4
$1004151024 \times 1$-Bit RAM ..... 5-10
$100422256 \times 4$-Bit RAM ..... 5-16
10K SERIES ECL
10145A $16 \times 4$-Bit Register File (RAM) ..... 5-22
$1040216 \times 4$-Bit Register File (RAM) ..... 5-27
$104151024 \times 1$-Bit Static RAM ..... 5-32
$10422256 \times 4$-Bit Static RAM ..... 5-38
BICMOS SRAMS (ECL I/O)
NM100500 ECL I/O 256k BiCMOS SRAM 262,144 x 1-Bit ..... 5-44
NM5100 ECL I/O 256k BiCMOS SRAM 262,144 x 1-Bit ..... 5-52
NM100494/NM4494 64k BiCMOS SRAM 16k x 4 ..... 5-59
NM100504/NM5104 256k BiCMOS SRAM 64k x 4 ..... 5-60
NM100490/NM4490 64k BiCMOS SRAM 64k x 1 ..... 5-61
Section 6 TTL I/O STATIC RAMS
TTL I/O-MOS SRAM Selection Guide ..... 6-3
BIPOLAR STATIC RAMS
DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE RAM ..... 6-6
DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 6-6
DM74S289 64-Bit (16 x 4) Open Collector RAM ..... 6-13
93415/93L415 $1024 \times 1$-Bit Static Random Access Memory ..... 6-17
93L415A $1024 \times 1$-Bit Static Random Access Memory ..... 6-24
$93422256 \times 4$-Bit Static Random Access Memory ..... 6-25
93L422 $256 \times 4$-Bit Static Random Access Memory ..... 6-31
93L422A $256 \times 4$-Bit Static Random Access Memory ..... 6-37
93425/93L425 $1024 \times 1$-Bit Static Random Access Memory ..... 6-38
93L425A $1024 \times 1$-Bit Static Random Access Memory ..... 6-45
$93479256 \times 9$-Bit Static Random Access Memory ..... 6-46
MOS STATIC RAMS
MM54/74C89 65-Bit TRI-STATE Random Access Read/Write Memory ..... 6-53
MM54/74C200 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-58
MM54/74C910 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-62
MM54/74C989 64-Bit (16 x 4) TRI-STATE Random Access Memory ..... 6-67

## Table of Contents (coninineof)

Section 6 TTL I/O STATIC RAMS (Continued)NMC2147H $4096 \times 1$-Bit Static RAM6-71
NMC2148H $1024 \times 4$-Bit Static RAM ..... 6-76
NM1600/NM1601 65,536 x 1-Bit Static RAM ..... 6-81
1600A/1601A 65,536 x 1-Bit Static RAM Military Temperature Range ..... 6-89
NM1620/NM1621 16,384 x 4-Bit Static RAM ..... 6-97
1620/1621 65,536-Bit Static RAM Military Temperature Range ..... 6-106
NM1624/NM1625 16,384 x 4-Bit Static RAM ..... 6-115
1624/1625 16,384 x 4-Bit Static RAM Military Temperature Range ..... 6-125
EDGE TRIGGERED REGISTERS
DM75S68/68A/85S68/68A $16 \times 4$ Edge Triggered Registers ..... 6-134
TTL FIFOS
DM75/85X431 $64 \times 8$ No-Fall-Through FIFO Memories ..... 6-138
DM75/85X432 $128 \times 4$ No-Fall-Through FIFO Memories ..... 6-144
DM75/85X433 $128 \times 5$ No-Fall-Through FIFO Memories ..... 6-144
Section 7 MEMORY MODULES NM1002109/NM2109 256k x 9-Bit Static RAM Module ..... 7-3
Section 8 Physical Dimensions
Physical Dimensions ..... 8-3
Bookshelf
Distributors

## Alpha-Numeric Index

93L415 $1024 \times 1$-Bit Static Random Access Memory ..... 6-17
93L415A $1024 \times 1$-Bit Static Random Access Memory ..... 6-24
93L422 $256 \times 4$-Bit Static Random Access Memory ..... 6-31
93L422A $256 \times 4$-Bit Static Random Access Memory ..... 6-37
$93 L 4251024 \times 1$-Bit Static Random Access Memory ..... 6-38
93L425A $1024 \times 1$-Bit Static Random Access Memory ..... 6-45
93Z451 (1024 x 8) 8192-Bit TTL PROM ..... 4-83
$93 Z 511$ (2048 x 8) 16,384-Bit TTL PROM ..... 4-91
93Z665 (8192 x 8) 65,536-Bit TTL PROM ..... 4-99
93Z667 (8192 x 8) 65,536-Bit TTL PROM ..... 4-99
1600A/1601A 65,536 $\times 1$-Bit Static RAM Military Temperature Range ..... 6-89
1620 65,536-Bit Static RAM Military Temperature Range ..... 6-106
1621 65,536-Bit Static RAM Military Temperature Range ..... 6-106
$162416,384 \times 4$-Bit Static RAM Military Temperature Range ..... 6-125
$162516,384 \times 4$-Bit Static RAM Military Temperature Range ..... 6-125
$10014516 \times 4$-Bit Register File (RAM) ..... 5-4
$1004151024 \times 1$-Bit RAM ..... 5-10
$100422256 \times 4$-Bit RAM ..... 5-16
10145A $16 \times 4$-Bit Register File (RAM) ..... 5-22
$1040216 \times 4$-Bit Register File (RAM) ..... 5-27
$104151024 \times 1$-Bit Static RAM ..... 5-32
$10422256 \times 4$-Bit Static RAM ..... 5-38
$934151024 \times 1$-Bit Static Random Access Memory ..... 6-17
$93422256 \times 4$-Bit Static Random Access Memory ..... 6-25
$934251024 \times 1$-Bit Static Random Access Memory ..... 6-38
$93479256 \times 9$-Bit Static Random Access Memory ..... 6-46
AN-388 Designing with the NMC9306 ..... 3-83
AN-423 NMC9346-An Amazing Device ..... 3-89
AN-433 Using the NMC9306 for Configuration and Production Information ..... 3-95
AN-481 Common I/O Applications for the NMC9306 ..... 3-98
AN-481 Common I/O Applications for the NMC9346 ..... 3-98
AN-506 Using the NMC98CXXX Family of Electrically Erasable Programmable Memory ..... 3-106
AN-507 Using the NMC93CSXX Family of Electrically Erasable Programmable Memory ..... 3-111
AN-525 Isoplanar Z Junction Fuse Principles and Programming ..... 4-174
DM54LS471 ( $256 \times 8$ ) 2048-Bit TTL PROM ..... 4-27
DM54S188 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-11
DM54S189 64-Bit ( $16 \times 4$ ) TRI-STATE RAM ..... 6-6
DM54S189A High Speed 64-Bit TRI-STATE RAM ..... 6-6
DM54S287 (256 x 4) 1024-Bit TTL PROM ..... 4-19
DM54S288 (32 x 8) 256-Bit TTL PROM ..... 4-15
DM54S387 ( $256 \times 4$ ) 1024-Bit TTL PROM ..... 4-23
DM54S472 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-31
DM54S473 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-35
DM54S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-39
DM54S475 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-43
DM54S570 (512 x 4) 2048-Bit TTL PROM ..... 4-47
DM54S571 ( $512 \times 4$ ) 2048-Bit TTL PROM ..... 4-51
DM54S572 (1024 x 4) 4096-Bit TTL PROM ..... 4-55
DM54S573 (1024 x 4) 4096-Bit TTL PROM ..... 4-59
DM74LS471 ( $256 \times 8$ ) 2048-Bit TTL PROM ..... 4-27
DM74S188 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-11

## Alpha-Numeric Index ${ }_{\text {(Coninuou) }}$

DM74S189 64-Bit ( $16 \times 4$ ) TRI-STATE RAM ..... 6-6
DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 6-6
DM74S287 (256 x 4) 1024-Bit TTL PROM ..... 4-19
DM74S288 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-15
DM74S289 64-Bit (16 x 4) Open Collector RAM ..... 6-13
DM74S387 (256 x 4) 1024-Bit TTL PROM ..... 4-23
DM74S472 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-31
DM74S473 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-35
DM74S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-39
DM74S475 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-43
DM74S570 ( $512 \times 4$ ) 2048-Bit TTL PROM ..... 4-47
DM74S571 ( $512 \times 4$ ) 2048-Bit TTL PROM ..... 4-51
DM74S572 (1024 x 4) 4096-Bit TTL PROM ..... 4-55
DM74S573 (1024 x 4) 4096-Bit TTL PROM ..... 4-59
DM75S68 $16 \times 4$ Edge Triggered Registers ..... 6-134
DM75S68A $16 \times 4$ Edge Triggered Registers ..... 6-134
DM75X431 $64 \times 8$ No-Fall-Through FIFO Memories ..... 6-138
DM75X432 $128 \times 4$ No-Fall-Through FIFO Memories ..... 6-144
DM75X433 $128 \times 5$ No-Fall-Through FIFO Memories ..... 6-144
DM77S180 (1024 x 8) 8192-Bit TTL PROM ..... 4-63
DM77S181 ( $1024 \times 8$ 8) 8192-Bit TTL PROM ..... 4-67
DM77S184 (2048 x 4) 8192-Bit TTL PROM ..... 4-71
DM77S185 $(2048 \times 4) 8192$-Bit TTL PROM ..... 4-75
DM77S195 (4096 x 4) 16,384-Bit TTL PROM ..... 4-79
DM77S280 $(1024 \times 8) 8192$-Bit TTL PROM ..... 4-63
DM77S281 ( $1024 \times 8$ 8) 8192-Bit TTL PROM ..... 4-67
DM77SR27 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-142
DM77SR181 (1024 x 8) 8k-Bit Registered TTL PROM ..... 4-147
DM77SR183 ( $1 \mathrm{k} \times 8$ ) 8k-Bit Registered TTL PROM ..... 4-151
DM77SR191 (2kx 8) 16k-Bit Registered TTL PROM ..... 4-155
DM77SR193 (2kx 8) 16k-Bit Registered TTL PROM ..... 4-159
DM77SR474 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-134
DM77SR476 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-138
DM85S68 $16 \times 4$ Edge Triggered Registers ..... 6-134
DM85S68A $16 \times 4$ Edge Triggered Registers ..... 6-134
DM85X431 $64 \times 8$ No-Fall-Through FIFO Memories ..... 6-138
DM85X432 $128 \times 4$ No-Fall-Through FIFO Memories ..... 6-144
DM85X433 $128 \times 5$ No-Fall-Through FIFO Memories ..... 6-144
DM87S180 $(1024 \times 8) 8192$-Bit TTL PROM ..... 4-63
DM87S181 ( $1024 \times 8$ 8) 8192-Bit TTL PROM ..... 4-67
DM87S184 (2048 x 4) 8192-Bit TTL PROM ..... 4-71
DM87S185 $(2048 \times 4) 8192$-Bit TTL PROM ..... 4-75
DM87S195 (4096 x 4) 16,384-Bit TTL PROM ..... 4-79
DM87S280 $(1024 \times 8) 8192$-Bit TTL PROM ..... 4-63
DM87S281 ( $1024 \times 8$ 8) 8192-Bit TTL PROM ..... 4-67
DM87SR27 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-142
DM87SR181 (1024 x 8) 8k-Bit Registered TTL PROM ..... 4-147
DM87SR183 ( $1 \mathrm{k} \times 8$ 8) 8k-Bit Registered TTL PROM ..... 4-151
DM87SR191 ( $2 k \times 8$ ) 16k-Bit Registered TTL PROM ..... 4-155
DM87SR193 (2kx 8) 16k-Bit Registered TTL PROM ..... 4-159
DM87SR474 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-134
Alpha-Numeric Index ${ }_{\text {(Coniniuee) }}$
DM87SR476 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-138
MM54C89 65-Bit TRI-STATE Random Access Read/Write Memory ..... 6-53
MM54C200 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-58
MM54C910 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-62
MM54C989 64-Bit ( $16 \times 4$ ) TRI-STATE Random Access Memory ..... 6-67
MM74C89 65-Bit TRI-STATE Random Access Read/Write Memory ..... 6-53
MM74C200 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-58
MM74C910 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-62
MM74C989 64-Bit ( $16 \times 4$ ) TRI-STATE Random Access Memory ..... 6-67
NM1600 65,536 $\times 1$-Bit Static RAM ..... 6-81
NM1601 65,536 $\times 1$-Bit Static RAM ..... 6-81
NM1620 16,384 $\times 4$-Bit Static RAM ..... 6-97
NM1621 16,384 x 4-Bit Static RAM ..... 6-97
NM1624 16,384 x 4-Bit Static RAM ..... 6-115
NM1625 16,384 $\times 4$-Bit Static RAM ..... 6-115
NM2109 256k x 9-Bit Static RAM Module ..... 7-3
NM4490 64k BiCMOS SRAM 64k x 1 ..... 5-61
NM4494 64k BiCMOS SRAM 16k x 4 ..... 5-59
NM5100 ECL I/O 256k BiCMOS SRAM 262,144 x 1 -Bit. ..... 5-52
NM5104 256k BiCMOS SRAM 64k x 4 ..... 5-60
NM1002109 256k $\times$ 9-Bit Static RAM Module ..... 7-3
NM100490 64k BiCMOS SRAM 64k x 1 ..... 5-61
NM100494 64k BiCMOS SRAM 16k x 4 ..... 5-59
NM100500 ECL I/O 256k BiCMOS SRAM 262,144 x 1-Bit ..... 5-44
NM100504 256k BiCMOS SRAM 64k x 4 ..... 5-60
NMC27C010 1,048,576-Bit (128k x 8) UV Erasable CMOS PROM ..... 1-162
NMC27C16 16,384-Bit (2048 x 8) UV Erasable CMOS PROM ..... 1-6
NMC27C020 2,097,152-Bit (128k x 8) UV Erasable CMOS PROM ..... 1-181
NMC27C32 32,768-Bit (4096 x 8) UV Erasable CMOS PROM ..... 1-13
NMC27C32B 32,768-Bit (4kx 8) High Speed Version UV Erasable CMOS PROM ..... 1-20
NMC27C49 Very High Speed Version 65,536-Bit (8k x 8) UV Erasable CMOS PROM, Pin Compatible with 64k Bipolar PROM Pin Out ..... 4-106
NMC27C51 Very High Speed Version 131,072-Bit ( $16 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM, Pin Compatible with 128k Bipolar PROM Pin Out ..... 4-116
NMC27C53 Very High Speed Version 202,144-Bit (32k x 8) UV Erasable CMOS PROM,
Pin Compatible with 256k Bipolar PROM Pin Out ..... 4-125
NMC27C64 65,536-Bit ( $8 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-29
NMC27C64B 65,536-Bit ( $8 \mathrm{k} \times 8$ 8) High Speed Version UV Erasable CMOS PROM ..... 1-47
NMC27C64BN High Speed Version 65,536-Bit (8k x 8) One-Time Programmable CMOS PROM ..... 1-58
NMC27C64N 65,536-Bit (8k x 8) One-Time Programmable CMOS PROM ..... 1-38
NMC27C128B High Speed Version 131,072 (16k x 8) CMOS PROM ..... 1-76
NMC27C128BN High Speed Version 131,072-Bit (16kx 8) One-Time Programmable CMOS PROM ..... 1-86
NMC27C128C 131,072-Bit (16k x 8) UV Erasable PROM Very High Speed Version ..... 1-96
NMC27C256 262,144-Bit (32k x 8) UV Erasable CMOS PROM ..... 1-105
NMC27C256B High Speed Version 262,144-Bit (32k x 8) UV Erasable CMOS PROM ..... 1-114
NMC27C256BN High Speed Version 262,144-Bit (32k x 8) One-Time Programmable CMOS PROM ..... 1-124
NMC27C256C 262,144-Bit (32k x 8) UV Erasable CMOS PROM (Very High Speed Version) ..... 1-133
NMC27C512A 524,288-Bit High Speed Version (64k x 8) UV Erasable CMOS PROM ..... 1-143
NMC27C512AN 524,288-Bit ( $64 \mathrm{k} \times 8$ ) One-Time Programmable CMOS PROM ..... 1-153
NMC27C1024 1,048,576-Bit (64k x 16) UV Erasable CMOS PROM ..... 1-172
Alpha-Numeric Index ${ }_{\text {(Coninuede) }}$
NMC27C2048 2,097,152-Bit (128k x 16) UV Erasable CMOS PROM ..... 1-191
NMC27CP128 131,072-Bit ( $16 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-68
NMC48F512 524,288-Bit (64kx 8) CMOS Flash Electrically Erasable Programmable Memory ..... 2-5
NMC93C06 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-11
NMC93C26 512-Bit Serial Electrically Erasable Programmable Memory ..... 3-11
NMC93C46 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-11
NMC93C56 2048-Bit Serial Electrically Erasable Programmable Memory ..... 3-53
NMC93C66 4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-53
NMC93CS06 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-19
NMC93CS26 512-Bit Serial Electrically Erasable Programmable Memory ..... 3-19
NMC93CS46 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-19
NMC93CS56 2048-Bit Serial Electrically Erasable Programmable Memory ..... 3-61
NMC93CS66 4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-61
NMC98C10 Electrically Erasable Programmable Memory ..... 3-72
NMC98C20 Electrically Erasable Programmable Memory ..... $3-72$
NMC98C40 Electrically Erasable Programmable Memory ..... 3-72
NMC2147H $4096 \times 1$-Bit Static RAM ..... 6-71
NMC2148H $1024 \times 4$-Bit Static RAM ..... 6-76
NMC9306 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-4
NMC9307 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-30
NMC9313B 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-36
NMC9314B 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-48
NMC9346 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-41
PL77X288B ( $32 \times 8$ ) 256-Bit TTL Logic PROM ..... 4-6
PL87X288B ( $32 \times 8$ ) 256-Bit TTL Logic PROM ..... 4-6

Section 1
CMOS EPROMs
Section 1 Contents
CMOS EPROM Selection Guide ..... 1-3
ONE TIME PROGRAMMABLE EPROMs-Introduction ..... 1-5
NMC27C16 16,384-Bit ( $2048 \times 8$ ) UV Erasable CMOS PROM ..... 1-6
NMC27C32 32,768-Bit ( $4096 \times 8$ ) UV Erasable CMOS PROM ..... 1-13
NMC27C32B 32,768-Bit (4kx 8) High Speed Version UV Erasable CMOS PROM ..... 1-20
NMC27C64 65,536-Bit ( 8 k x 8) UV Erasable CMOS PROM ..... 1-29
NMC27C64N 65,536-Bit ( $8 \mathrm{k} \times 8$ ) One-Time Programmable CMOS PROM ..... 1-38
NMC27C64B 65,536-Bit (8k x 8) High Speed Version UV Erasable CMOS PROM ..... $1-47$
NMC27C64BN High Speed Version 65,536-Bit ( $8 \mathrm{k} \times 8$ ) One-Time Programmable CMOS PROM ..... 1-58
NMC27CP128 131,072-Bit (16k x 8) UV Erasable CMOS PROM ..... 1-68
NMC27C128B High Speed Version 131,072 (16kx8) CMOS PROM ..... 1-76
NMC27C128BN High Speed Version 131,072-Bit (16kx 8) One-Time Programmable CMOS PROM ..... 1-86
NMC27C128C 131,072-Bit (16k x 8) UV Erasable PROM Very High Speed Version ..... 1-96
NMC27C256 262,144-Bit (32k x 8) UV Erasable CMOS PROM ..... 1-105
NMC27C256B High Speed Version 262,144-Bit (32k x 8) UV Erasable CMOS PROM ..... 1-114
NMC27C256BN High Speed Version 262,144-Bit (32k x 8) One-Time Programmable CMOS PROM ..... 1-124
NMC27C256C 262,144-Bit (32k x 8) UV Erasable CMOS PROM (Very High Speed Version) ..... 1-133
NMC27C512A 524,288-Bit High Speed Version ( $64 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-143
NMC27C512AN 524,288-Bit ( 64 k x 8) One-Time Programmable CMOS PROM ..... 1-153
NMC27C010 1,048,576-Bit ( $128 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM ..... 1-162
NMC27C1024 1,048,576-Bit (64k x 16) UV Erasable CMOS PROM ..... 1-172
NMC27C020 2,097,152-Bit (128k x 8) UV Erasable CMOS PROM ..... 1-181
NMC27C2048 2,097,152-Bit (128k x 16) UV Erasable CMOS PROM ..... 1-191

## CMOS EPROMs Non-Volatile Memory Selection Guide

## CMOS EPROMs and OTP PROMs

| Part No. | Org. | Size | No. of Pins | Access Time | Prog. Volt. | $\begin{gathered} \text { PS } \\ \text { Tol. } \end{gathered}$ | Temp. Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NMC27C16Q | 2 kx 8 | 16k | 24 | 300, 350, 450, 550 | 25 | 5\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C16QE | $2 \mathrm{k} \times 8$ | 16k | 24 | 450 | 25 | 5\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C32Q | $4 \mathrm{k} \times 8$ | 32k | 24 | 300, 350, 450, 550 | 25 | 5\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C32QE | $4 \mathrm{k} \times 8$ | 32k | 24 | 450 | 25 | 5\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C32BQ | $4 \mathrm{k} \times 8$ | 32k | 24 | 120, 150, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C32BQE | 4 kx 8 | 32k | 24 | 200, 250 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C64Q | $8 \mathrm{k} \times 8$ | 64k | 28 | 150 | 13 | 5\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C64Q/N | 8 kx 8 | 64k | 28 | 150, 200, 250, 300 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C64QE | 8 kx 8 | 64k | 28 | 150, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C64QM | 8 kx 8 | 64k | 28 | 200, 250 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C64BQ/BN | $8 \mathrm{k} \times 8$ | 64k | 28 | 120, 150, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C64BQE | $8 \mathrm{k} \times 8$ | 64k | 28 | 120, 150, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C64BQM | $8 \mathrm{k} \times 8$ | 64k | 28 | 150, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27CP128Q | $16 \mathrm{k} \times 8$ | 128k | 28 | 200, 250, 300 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C128BQ/BN | 16k $\times 8$ | 128k | 28 | 120, 150, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C128BQE | 16k x 8 | 128k | 28 | 120, 150, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C128QM | 16 kx 8 | 128k | 28 | 150,200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C128C | $16 \mathrm{k} \times 8$ | 128k | 28 | 45, 55, 70 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C256Q | $32 \mathrm{k} \times 8$ | 256k | 28 | 170, 200, 250 | 13 | 5\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C256Q | 32 kx 8 | 256k | 28 | 200, 250, 300 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C256QE | 32 kx 8 | 256k | 28 | 200, 250 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C256QM | $32 \mathrm{k} \times 8$ | 256k | 28 | 250, 350 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C256BQ/BN | $32 \mathrm{k} \times 8$ | 256k | 28 | 120, 150, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C256BQE | 32 kx 8 | 256k | 28 | 120, 150, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C256BQM | $32 \mathrm{k} \times 8$ | 256k | 28 | 150, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C256CQ | 32k x 8 | 256k | 28 | 55, 70, 90 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

CMOS EPROMs and OTP PROMs (Continued)

| Part No. | Org. | Size | No. of Pins | Access Time | Prog. Volt. | $\begin{gathered} \text { PS } \\ \text { Tol. } \end{gathered}$ | Temp Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NMC27C512AQ/AN | $64 \mathrm{k} \times 8$ | 512k | 28 | 120, 150, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C512AQE | $64 \mathrm{k} \times 8$ | 512k | 28 | 120, 150, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C512AQM | $64 \mathrm{k} \times 8$ | 512k | 28 | 150, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C010Q | $128 \mathrm{k} \times 8$ | 1024k | 32 | 150, 170, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C010QE | 128kx 8 | 1024k | 32 | 150, 170, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C010QM | 128 kx 8 | 1024k | 32 | 170, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C1024Q | $64 \mathrm{k} \times 16$ | 1024k | 40 | 150, 170, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C1024QE | $64 \mathrm{k} \times 16$ | 1024k | 40 | 150, 170, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C1024QM | $64 \mathrm{k} \times 16$ | 1024k | 40 | 170,200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C020Q | 256k $\times 8$ | 2048k | 32 | 150, 170, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C020QE | 256k $\times 8$ | 2048k | 32 | 150, 170, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C020QM | $256 \mathrm{k} \times 8$ | 2048k | 32 | 170, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC27C2048Q | $128 \mathrm{k} \times 16$ | 2048k | 40 | 150, 170, 200, 250 | 13 | 10\% | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC27C2048QE | $128 \mathrm{k} \times 16$ | 2048k | 40 | 150, 170, 200 | 13 | 10\% | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C2048QM | $128 \mathrm{k} \times 16$ | 2048k | 40 | 170, 200 | 13 | 10\% | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

CMOS FLASH EEPROMs

| NMC48F512N | $64 \mathrm{k} \times 8$ | 512 k | 32 | $200,250,300$ | 12 | $10 \%$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| NMC48F512NE | $64 \mathrm{k} \times 8$ | 512 k | 32 | 250,300 | 12 | $10 \%$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC48F512QNM | $64 \mathrm{k} \times 8$ | 512 k | 32 | 300 | 12 | $10 \%$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## One-Time-Programmable EPROMs

National Semiconductor plans to introduce the following EPROMs in a plastic One-Time-Programmable package in 1988:

NMC27C32BN
NMC27C64N
NMC27C64BN
NMC27C256BN
NMC27C512AN
The One-Time-Programmable EPROM, or OTP, is an EPROM packaged in a molded plastic package without a quartz window. This part is particularly advantageous for users of the EPROM who are in high volume production, as opposed to those who use it for pattern experimentation
and proto-typing. National can produce the OTP very economically because neither a quartz window nor a hermetically sealed package is required.
Since the OTP does not have a quartz window to expose the chip to UV light, the device cannot be erased. It therefore can only be programmed once by the user.
The plastic OTP EPROM has the additional advantage as a production part that it works well in automatic insertion equipment.
National Semiconductor has earned an excellent reputation in the industry for product reliability. The OTP EPROM will be produced with the same stringent reliability standards as other National products.

## Surface Mount Packaging

National Semiconductor plans to produce CMOS PROMs in plastic surface mount package. This package will give users the advantages of molded packages and will also be significantly smaller than dual-in-line packages.
The plastic surface mount package does not have a quartz window and it is not hermetically sealed, so it can be produced very economically. It is therefore advantageous for cost sensitive, high volume users who have no need to erase and reprogram.

System designers can use surface mount packages to optimize their PC board density. Surface mount packages differ from dual-in-line packages in that lead spacings are 0.050"
instead of $0.100^{\prime \prime}$, and the leads bond to the surface of the board as opposed to through-hole mounting. The tighter lead spacings allow a three-to-one improvement in component mounting density. Surface mounting also allows system designers to place components on both sides of the PC board.
National Semiconductor has had many years of experience building surface mount packages. The company has an excellent reputation in the industry for product reliability and the surface mount CMOS PROMs will be built with the same stringent reliability standards as other National products.

## NMC27C16

## 16,384-Bit (2048 x 8) UV Erasable CMOS PROM

## General Description

The NMC27C16 is a high speed 16 k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements. The NMC27C16 is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.
This EPROM is fabricated with the reliable, high volume, time proven, $\mathrm{P}^{2}$ CMOSTM silicon gate technology.

## Features

- Access time down to 300 ns
- Low CMOS power consumption
- Active Power: 26.25 mW max
- Standby Power: 0.53 mW max ( $98 \%$ savings)
- Performance compatible to NSC800 ${ }^{\text {TM }}$ CMOS microprocessor
- Single 5V power supply
- Extended temperature range available (NMC27C16E-45), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, 450 \mathrm{~ns} \pm 5 \%$ power supply
- Pin compatible to MM2716 and higher density EPROMs
m Static-no clocks required
- TTL compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output


## Block Diagram



## Connection Diagram

| $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 128 \\ 27128 \end{gathered}$ | $\begin{gathered} 27 C 64 \\ 2764 \end{gathered}$ | $\begin{gathered} 27 C 32 \\ 2732 \end{gathered}$ |  |  | $\begin{gathered} 27 \mathrm{C} 32 \\ 2732 \end{gathered}$ | $\begin{gathered} 27 C 64 \\ 2764 \end{gathered}$ | $\begin{gathered} 27 C 128 \\ 27128 \end{gathered}$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PP }}$ | $V_{\text {PP }}$ | VPP |  | Dual-I | age |  | $\mathrm{V}_{\mathrm{CC}}$ | $V_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A12 | A12 | A12 |  |  |  |  | $\overline{\text { PGM }}$ | $\widehat{\text { PGM }}$ | A14 |
| A7 | A7 | A7 | A7 | A ${ }^{-1}$ | $24-v_{c c}$ | $\mathrm{V}_{\mathrm{Cc}}$ | NC | A13 | A13 |
| A6 | A6 | A6 | A6 | $\mathrm{A}_{6}-2$ | $23-48$ | A8 | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | $\mathrm{A}_{5} \mathrm{H}^{3}$ | 22-A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | $\mathrm{A}_{4}-4$ | $21-\mathrm{v}_{\text {pp }}$ | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | ${ }^{3}-5$ | $20-$ - ${ }^{\text {E }}$ | $\overline{O E} / V_{P P}$ | $\overline{O E}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ |
| A2 | A2 | A2 | A2 | $\mathrm{A}_{2}-6$ | 19 - A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | $\mathrm{Al}_{1-1}$ | 18 -CE | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ |
| AO | AO | AO | AO | A0-8 | $17-07$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $0_{0}-{ }^{9}$ | $16-05$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $01-10$ | $15-05$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $02-11$ | $14-04$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND |  |  | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C16 pins.
Order Number NMC27C16 See NS Package Number J24AQ

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=\mathbf{5 V} \pm 5 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C16-30 | 300 |
| NMC27C16-35 | 350 |
| NMC27C16-45 | 450 |
| NMC27C16-55 | 550 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
All Input Voltages with
Respect to Ground
+6.5 V to -0.3 V
All Output Voltages with
Respect to Ground (Note 11) $\quad V_{C C}+0.3 V$ to $G N D-0.3 V$
Vpp Supply Voltage with
Respect to Ground
During Programming $\quad+26.5 \mathrm{~V}$ to -0.3 V

Power Dissipation
1.0W

Lead Temperature (Soldering, 10 seconds)
$300^{\circ} \mathrm{C}$

## Operating Conditions (Note 9)

Temperature Range

| NMC27C16-30, -35, -45, -55 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC27C16E-45 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ Power Supply (Notes 2 and 3) | $5 \mathrm{~V} \pm 5 \%$ |
| V $_{\text {PP }}$ Power Supply (Note 3) | $V_{C C}$ |

$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$5 \mathrm{~V} \pm 5 \%$
$V_{C C}$

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 4) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC} 1$ <br> (Note 3) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=1 \mathrm{MHz} \\ & \text { Inputs }=V_{I H} \text { or } V_{I L}, I / O=0 \mathrm{~mA} \end{aligned}$ |  | 2 | 10 | mA |
| $I_{\mathrm{CC} 2}$ <br> (Note 3) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \hline \overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{I L}, \mathrm{f}=1 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 1 | 5 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.01 | 0.1 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{VOH}_{1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C16 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -30 |  | -35 |  | E-45, -45 |  | -55 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 300 |  | 350 |  | 450 |  | 550 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 300 |  | 350 |  | 450 |  | 550 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 120 |  | 120 |  | 120 |  | 160 | ns |
| tDF | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ <br> (Note 5) | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 5)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and | Timing Measurement Reference Level |  |
| ---: | :--- | ---: |
| $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | Inguts | 1 V and 2 V |
| 520 ns | Outputs | 0.8 V and 2 V |
| 0.8 V to 2.2 V |  |  |

Input Rise and Fall Times
Input Pulse Levels
0.8 V to 2.2 V

## AC Waveforms (Notes 2, 8, 9, 10)



TL/D/5275-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P p}$.
Note 3: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming. $\mathrm{I}_{\mathrm{CC}} \leq$ the sum of the $\mathrm{I}_{\mathrm{CC}}$ active and $\mathrm{l}_{\mathrm{PP}}$ read currents.
Note 4: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal supply voltages.
Note 5: This parameter is only sampled and is not $100 \%$ tested.
Note 6: $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{ACC}}$.
Note 7: The t $t_{D F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL1}}$ (DC) +0.10 V
Note 8: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 9: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 10: The NMC27C16 requires one address transition after initial power-up to reset the outputs.
Note 11: The outputs must be restricted to $V_{C C}+0.3 \mathrm{~V}$ to avoid latch-up and device damage.

PROGRAMMING CHARACTERISTICS ${ }_{\text {(Note 1) }}$
DC Programming Characteristics (Notes 2 \& 3)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\mathrm{LI}}$ | Input Current (for Any Input) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | $V_{\mathrm{PP}}$ Supply Current During <br> Programming Pulse | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 30 | mA |
| ICC | $V_{\mathrm{CC}}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Level |  | -0.1 |  | 0.8 | V |
| $V_{I H}$ | Input High Level |  | 2.0 |  | $V_{C C}+1$ | V |

## AC Programming Characteristics (Notes $2 \& 3$ )

$\left(T_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}\right)$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| toen | $\overline{\text { OE Hold Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {t }}{ }^{\text {H }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tDF | Output Enable to Output Float Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\text {IL }}$ | 0 |  | 160 | ns |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 160 | ns |
| $t_{\text {PW }}$ | Program Pulse Width |  | 45 | 50 | 55 | ms |
| $t_{\text {PRT }}$ | Program Pulse Rise Time |  | 5 |  |  | ns |
| $t_{\text {PFT }}$ | Program Pulse Fall Time |  | 5 |  |  | ns |

## AC Test Conditions

$V_{\text {CC }}$
$V_{\text {PP }}$
Input Rise and Fall Times Input Pulse Levels
$5 \mathrm{~V} \pm 5 \%$
$25 \mathrm{~V} \pm 1 \mathrm{~V}$
$\leq 20 \mathrm{~ns}$ 0.8 V to 2.2 V

Timing Measurement Reference Level Inputs Outputs 0.8 V and 2 V

## Programming Waveforms (Note 3) $\mathrm{V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$



TL/D/5275-4
Note: All times shown in parentheses are minimum and in $\mu$ s unless otherwise specified.
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{Pp}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{Pp}}$. The NMC27C16 must not be inserted into or removed from a board with $V_{P P}$ at $25 \mathrm{~V} \pm 1 \mathrm{~V}$ to prevent damage to the device.
Note 3: The maximum allowable voltage which may be applied to the $V_{p p}$ pin during programming is 26 V . Care must be taken when switching the $V_{p p}$ supply to prevent overshoot exceeding this 26 V maximum specification. A $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C16 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are a $5 \mathrm{~V} \mathrm{~V}_{C C}$ and a $\mathrm{V}_{\mathrm{Pp}}$. The $\mathrm{V}_{\mathrm{Pp}}$ power supply must be at 25 V during the three programming modes, and must be at 5 V in the other three modes.

## Read Mode

The NMC27C16 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$. The NMC27C16 requires one address transition after initial pow-er-up to reset the outputs.

## Standby Mode

The NMC27C16 has a standby mode which reduces the active power dissipation by $98 \%$, from 26.25 mW to 0.53 mW . The NMC27C16 is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C16s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 26.5V on pin 21 ( $\mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C16.
Initially, and after each erasure, all bits of the NMC27C16 are in the " 1 " state. Data is introduced by selectively programming " Os " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C16 is in the programming mode when the $V_{P P}$ power supply is at 25 V and $\overline{O E}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, a 50 ms , active high, TTL program pulse is applied to the $\overline{C E} / P G M$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any timeeither individually, sequentially, or at random. The program pulse has a maximum width of 55 ms . The NMC27C16 must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}} /$ PGM input.

## Functional Description (Continued)

Programming multiple NMC27C16s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C16s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input programs the paralleled NMC27C16s.

## Program Inhibit

Programming multiple NMC27C16s in parallel with different data is also easily accomplished. Except for $\overline{C E} / P G M$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C16s may be common. A TTL level program pulse applied to an NMC27C16's $\overline{C E} / P G M$ input with $V_{P P}$ at 25 V will program that NMC27C16. A low level $\overline{\mathrm{CE}} / \mathrm{PGM}$ input inhibits the other NMC27C16 from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 25 V . $V_{P P}$ must be at $\mathrm{V}_{\mathrm{CC}}$, except during programming and program verify.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C16 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ - $4000 \AA$ range. Opaque labels should be placed over the NMC27C16 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C16 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 21 minutes using an ultraviolet lamp with a
$12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The NMC27C16 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.
Note: The NMC27C16-55 may take up to 60 minutes for complete erasure to occur.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erosure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE I. Mode Selection

| Pins <br> Mode | $\overline{C E} / P G M$ <br> (18) | $\begin{gathered} \overline{O E} \\ (20) \end{gathered}$ | $\begin{gathered} V_{P} \\ (21) \end{gathered}$ | $V_{C C}$ <br> (24) | Outputs $(9-11,13-17)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | $V_{C C}$ | 5 | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | $V_{C C}$ | 5 | Hi-Z |
| Program | Pulsed $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | 5 | DIN |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 25 | 5 | DOUT |
| Program Inhibit | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | 5 | Hi-Z |
| Output Disable | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {cc }}$ | 5 | Hi-Z |

## NMC27C32

32,768-Bit (4096 x 8) UV Erasable CMOS PROM

## General Description

The NMC27C32 is a high speed 32 k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C32 is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.
This EPROM is fabricated with the reliable, high volume, time proven, $\mathrm{p}^{2} \mathrm{CMOS}^{\mathrm{TM}}$ silicon gate technology.

## Features

- Access time down to 300 ns
- Low CMOS power consumption

Active power: 26.25 mW max
Standby power: $0.53 \mathrm{~mW} \max (98 \%$ savings)

- Performance compatible to NSC800TM CMOS microprocessor
- Single 5 V power supply
- Extended temperature range available (NMC27C32E-45 and NMC27C32HE-45), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, 450 \mathrm{~ns}$ $\pm 5 \%$ power supply
- 10 ms programming available (NMC27C32H), an $80 \%$ time savings
- Pin compatible to NMC2732 and higher density EPROMs
- Static-no clocks required
- TTL compatible inputs/ outputs
- Two-line control
- TRI-STATE ${ }^{\circledR}$ output


## Block Diagram



Connection Diagram


Order Number NMC27C32
See NS Package Number J24AQ
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C32 pins.

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathbf{C C}}=\mathbf{5 V} \pm 5 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C32-30, NMC27C32H-30 | 300 |
| NMC27C32-35, NMC27C32H-35 | 350 |
| NMC27C32-45, NMC27C32H-45 | 450 |
| NMC27C32-55, NMC27C32H-55 | 550 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) $\mathbf{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm \mathbf{5 \%}$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C32E-45, NMC27C32EH-45 | 450 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Temperature under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| All Input Voltages with |  |
| $\quad$ Respect to Ground |  |
| All Output Voltages with |  |
| $\quad$Respect to Ground | +6.5 V to -0.3 V |
| VCC +0.3 V to GND -0.3 V |  |

Vpp Supply Voltage with Respect
to Ground during Programming $\quad+26.5 \mathrm{~V}$ to -0.3 V

Power Dissipation 1.0W
Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
Operating Conditions (Note 7)
Temperature Range NMC27C32-30, NMC27C32-35,
NMC27C32-45, NMC27C32-55, NMC27C32H-30, NMC27C32H-35,
NMC27C32H-45, NMC27C32H-55 $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ NMC27C32HE-45, NMC27C32E-45 $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\prime}$ | Input Load Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 | VCC Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{OE}}=\overline{\mathrm{CE}}=V_{\mathrm{IL}} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, f=1 \mathrm{MHz} \\ & \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 2 | 10 | mA |
| ICC2 | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Inputs }=V_{C C} \text { or } G N D, f=1 \mathrm{MHz} \\ & \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 1 | 5 | mA |
| $\mathrm{I}^{\text {ccsB } 1}$ | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| I CCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.01 | 0.1 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}^{\text {a }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}^{\prime}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=0 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C32 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -30, H-30 |  | -35, H-35 |  | $\begin{gathered} -45, \mathrm{H}-45 \\ \mathrm{E}-45 ; \mathrm{HE}-45 \end{gathered}$ |  | -55, H-55 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 300 |  | 350 |  | 450 |  | 550 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 300 |  | 350 |  | 450 |  | 550 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 150 |  | 150 |  | 150 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 130 | 0 | 130 | 0 | 130 | 0 | 130 | ns |
| ${ }^{1} \mathrm{OH}$ <br> (Note 3) | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{C E}=\overline{O E}=V_{I L}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} 1}$ | Input Capacitance <br> Except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Input <br> Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | 20 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

## AC Test Conditions

Output Load

1 TTL Gate and Timing Measurement Reference Level $C_{L}=100 \mathrm{pF}$
$\leq 20 \mathrm{~ns}$
0.45 V to 2.4 V

Tining Measurement Reference Level
Inputs Outputs

1 V and 2 V
0.8 V and 2 V

Input Rise and Fall Times
Input Pulse Levels

## AC Waveforms (Notes 6 \& 8)



TL/D/5274-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal supply voltages.
Note 3: This parameter is only sampled and is not $100 \%$ tested.
Note 4: $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impacting $\mathrm{t}_{\mathrm{ACC}}$.
Note 5: The tompare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 6: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 7: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 8: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ to avoid latch-up and device damage.

## PROGRAMMING (Note 1)

DC Programming Characteristics
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$ (Notes 2 and 3 )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| VOH | Output High Voltage During Verify | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  | 2 | 10 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Level (All Inputs except $\overline{\mathrm{OE} / \mathrm{V}_{\mathrm{PP}} \text { ) }}$ |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| Ipp | VPp Supply Current | $\overline{C E}=V_{\text {IL }}, \overline{O E}=V_{P P}$ |  |  | 30 | mA |

AC Programming Characteristics $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Symbol | Parameter | Conditions | NMC27C32 |  |  | NMC27C32H |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{O E}$ Setup Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {toen }}$ | OE Hold Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DF }}$ | Chip Enable to Output Float Delay |  | 0 |  | 130 | 0 |  | 130 | ns |
| $t_{\text {bV }}$ | Data Valid from $\overline{C E}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{S}$ |
| tpw | $\overline{\mathrm{CE}}$ Pulse Width during Programming |  | 45 | 50 | 55 | 9 | 10 | 11 | ms |
| $t_{\text {PRT }}$ | $\overline{\text { OE Pulse Rise Time during Programming }}$ |  | 50 |  |  | 50 |  |  | ns |
| $t_{V R}$ | $V_{\text {PP }}$ Recovery Time |  | 2 |  |  | 2 |  |  | $\mu \mathrm{S}$ |

## AC Test Conditions

$V_{C C}$
$V_{P P}$
Input Rise and Fall Times
Input Pulse Levels
$5 \mathrm{~V} \pm 5 \% \quad$ Timing Measurement Reference Level $25 \mathrm{~V} \pm 1 \mathrm{~V}$
$\leq 20 \mathrm{~ns}$
0.45 V to 2.4 V

1 V and 2 V 0.8 V and 2 V

Programming Waveforms (Note 3)


TL/D/5274-4
Note: All times shown in parentheses are minimum and in $\mu s$ unless otherwise specified..
The input timing reference level is 1 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must not be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The NMC27C32 must not be inserted into or removed from a board with $V_{P P}$ at $25 \mathrm{~V} \pm 1 \mathrm{~V}$ to prevent damage to the device.
Note 3: The maximum allowable voltage which may be applied to the $V_{P P}$ pin during programming is 26 V . Care must be taken when switching the $V_{P P}$ supply to prevent overshoot exceeding this 26 V maximum specification. A $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.

## Functional Description (Continued)

## DEVICE OPERATION

The 6 modes of operation of the NMC27C32 are listed in Table I. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ during programming. In the program mode the $\overline{O E} / V_{P P}$ input is pulsed from a TTL level to 25 V .

## Read Mode

The NMC27C32 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.

## Standby Mode

The NMC27C32 has a standby mode which reduces the active power dissipation by $98 \%$, from 26.25 mW to 0.53 mW . The NMC27C32 is placed in the standby mode by applying a TTL high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because EPROMS are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connection. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 26.5V on pin 20 ( $\mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C32.
Initially, and after each erasure, all bits of the NMC27C32 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " Os " will be programmed, both " 1 s " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.

## Functional Description (Continued)

The NMC27C32 is in the programming mode when the $\overline{O E} /$ $V_{P p}$ input is at 25 V . It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}, V_{C C}$, and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, a 50 ms ( 10 ms for the NMC27C32H devices) active low TTL program pulse is applied to the $\overline{\mathrm{CE}}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time-either individually, sequentially, or at random. The program pulse has a maximum width of 55 ms ( 11 ms for the NMC27C32H devices). The NMC27C32 must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}}$ input.
Programming of multiple NMC27C32s in parallel with the same data can easily be accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C32s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{CE}}$ input programs the paralleled NMC27C32s.

## Program Inhibit

Programming multiple NMC27C32s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C32s may be common. A TTL level program pulse applied to an NMC27C32's $\overline{C E}$ input with $\overline{O E} / V_{P P}$ at 25 V will program that NMC27C32. A high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C32s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with $\overline{O E} / V_{P P}$ and $\overline{C E}$ at $V_{\text {IL }}$. Data should be verified $t_{D V}$ after the falling edge of $\overline{C E}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C32 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ - $4000 \AA$ range. After programming, opaque labels should be placed over
the NMC27C32 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C32 is exprosure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 21 minutes using an ultraviolet lamp with a $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The NMC27C32 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.
Note: The NMC27C32-55 and NMC27C32H-55 may take up to 60 minutes for complete erasure to occur.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occuring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE I. Mode Selection

| Pins | $\begin{aligned} & \overline{C E} \\ & \text { (18) } \end{aligned}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ (20) | $V_{C C}$ <br> (24) | $\begin{aligned} & \text { Outputs } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |
| Read | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5 | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5 | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\text {IH }}$ | 5 | Hi-Z |
| Program | $V_{\text {IL }}$ | $V_{\text {PP }}$ | 5 | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | 5 | DOUT |
| Program Inhibit | $V_{\text {IH }}$ | VPP | 5 | $\mathrm{Hi}-\mathrm{Z}$ |

# NMC27C32B 32,768-Bit (4k x 8) <br> High Speed Version UV Erasable CMOS PROM 

## General Description

The NMC27C32B is a high-speed 32k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C32B is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over the Extended Temperature Range.
The NMC27C32B is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

■ Clocked sense amps for fast access time down to 120 ns

- Low CMOS power consumption - Active Power

110 mW Max - Standby Power 0.55 mW Max

- Optimal EPROM for total CMOS systems

■ Performance compatible to NSC800TM CMOS microprocessor

- Single 5 V power supply

■ Extended temperature range ( NMC 27 C 32 BQE ), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, available

- Pin compatible with NMOS 32k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\oplus}$ output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



## Connection Diagram



TL/D/8827-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C32B pins.
Order Number NMC27C32BQ See NS Package Number J24AQ

Commerclal Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C32BQ120 | 120 |
| NMC27C32BQ150 | 150 |
| NMC27C32BQ200 | 200 |
| NMC27C32BQ250 | 250 |

Extended Temp Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathbf{C C}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C32BQE200 | 200 |
| NMC27C32BQE250 | 250 |

## COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Extended Temp Parts | Operating Temp |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $V_{C C}$ Supply Voltage with Respect to Ground | +7.0 V to -0.6 V |
| All Input Voltages except A9 and $\overline{O E} / V_{\mathrm{PP}}$ with Respect to Ground (Note 9) | +6.5 V to -0.6 V |
| All Output Voltages with Respect to Ground (Note 9) | $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND -0.6 V |

## READ OPERATION

## DC Electrical Characteristics

| $\overline{\text { OE }} V_{P P}$ Supply and A9 Voltage with |  |
| :--- | ---: |
| Respect to Ground | +14.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) |  |

## Operating Conditions (Note 6)

Temperature Range

| NMC27C32BQ120, 150, 200, 250 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC27C32BQE200, 250 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| VCC Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | Input Load Current | $V_{\text {IN }}=V_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Ipp | $\overline{\text { OE } / V_{\text {PP }} \text { Load Current }}$ | $\overline{O E} / V_{P P}=V_{C C}$ or $G N D$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ICC1 | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=1 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| $1 \mathrm{CC2}$ | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{t} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{VOH}^{2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C32B |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | Q150 |  | Q200, QE200 |  | Q250, QE250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $t_{\text {ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{iL}}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} 1}$ | Input Capacitance except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\text {PP }}$ Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 20 | 25 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

| Output Load | 1 TTL Gate and | Timing Measurement Reference Level | 0.8 V and 2 V |
| :--- | ---: | ---: | ---: |
| Input Rise and Fall Times | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}($ Note 8$)$ | Inputs | 0.8 V and 2 V |
| Input Pulse Levels | $\leq 5 \mathrm{~ns}$ | Outputs |  |

## AC Waveforms (Note 7)

TL/D/8827-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}^{=}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: Inputs and outputs can undershoot to -2.0 V for 20 ns Max.


## Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t{ }_{\text {t }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CF}}$ | Chip Enable to Output Float Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toen | $\overline{\text { OE Hold Time }}$ |  | 1 |  |  | ns |
| $t_{\text {DV }}$ | Data Valid from CE | $\overline{O E}=V_{\text {IL }}$ |  |  | 250 | ns |
| tprt | $\overline{O E}$ Pulse Rise Time During Programming |  | 50 |  |  | ns |
| $t_{V R}$ | $V_{\text {PP }}$ Recovery Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| lpp | $V_{\text {PP }}$ Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{PP}} \end{aligned}$ |  |  | 30 | mA |
| Icc | $V_{C C}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| ${ }_{\text {t }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms



TL/D/8827-4
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{P}}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{P P}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1


## Functional Description

## device operation

The six modes of operation of the NMC27C32B are listed in Table I. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{Pp}}$ during programming. In the program mode the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input is pulsed from a TTL low level to 12.75 V .

## Read Mode

The NMC27C32B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}})$ is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\bar{O} \bar{E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. VCC should therefore the maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## Standby Mode

The NMC27C32B has a standby mode which reduces the active power dissipation by $99 \%$, from 110 mW to 0.55 mW . The NMC27C32B is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because EPROMs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connection. The 2-line control function allows for:
a. The lowest possible memory power dissipation, and
b. complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 20) be made a
common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $20 \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ will damage the NMC27C32B.
Initially, and after each erasure, all bits of the NMC27C32B are in the " 1 " state. Data is introduced by selectively programming " 0 s " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and "0s" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C32B is in the programming mode when $\overline{\mathrm{OE} /}$ $V_{P P}$ is at 12.75 V . It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{C C}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{CE}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C32B is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single $100 \mu$ s pulse.
Note: Some programmer manufactures due to equipment limitation may offer interactive program Algorithm (Shown in Figure 2).
The NMC27C32B must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}}$ input.
Programming multiple NMC27C32Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C32B may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{CE}}$ input programs the paralleled NMC27C32B.

TABLE I. Mode Selection

| Pins | CE <br> (18) | $\overline{O E} / V_{\mathrm{PP}}$ <br> (20) | $V_{C C}$ <br> (24) | $\begin{aligned} & \text { Outputs } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |
| Read | $V_{\text {IL }}$ | VIL | 5 V | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | Hi-Z |

## Functional Description (Continued)

## Program Inhiblt

Programming multiple NMC27C32B in parallel with different data is also easily accomplished. Except for CE all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C32B may be common. A TTL low level program pulse applied to an NMC27C32B's $\overline{C E}$ input with $\overline{O E} / V_{P P}$ at 12.75 V will program that NMC27C32B. A TTL high level CE input inhibits the other NMC27C32B from being programmed.

## Program Verify

A verify should be performed on the programmed bit to determine whether they were correctly programmed. The verify is accomplished with $\overline{O E} / V_{P P}$ and $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$. Data should be verified tov after the falling edge of $\overline{C E}$.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C32B has a manufacturer's identification code to aide in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C32B is, " $8 F 61$ ", where " 8 F " designates that it is made by National Semiconductor, and " 61 " designates a 32 k part.
The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A11, $\overline{\mathrm{CE}}$, and $\overline{\mathrm{OE}}$ are held at $V_{\text {IL }}$. Address AO is held at $V_{\text {IL }}$ for the manufacturer's code, and at $\mathrm{V}_{I H}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C32B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ - $4000 \AA$ range. After programming, opaque labels should be placed over the NMC27C32B's window to prevent unintentional
erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C32B is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C32B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C32B erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | AO <br> $(8)$ | $\mathbf{O}_{7}$ <br> $(17)$ | $\mathbf{O}_{6}$ <br> $(16)$ | $\mathbf{O}_{5}$ <br> $(15)$ | $\mathbf{O}_{4}$ <br> $(14)$ | $\mathbf{O}_{3}$ <br> $(13)$ | $\mathbf{O}_{2}$ <br> $(11)$ | $\mathbf{O}_{1}$ <br> $(10)$ | $\mathbf{O}_{0}$ <br> $(9)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |

TABLE III. Minimum NMC27C32B Erasure Time

| Light Intensity <br> $\left(\mu \mathbf{W} / \mathbf{c m}^{\mathbf{2}}\right)$ | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## 7 National Semiconductor

## NMC27C64 65,536-Bit (8k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C64 is a high-speed 64k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C64 is designed to operate with a single +5 V power supply with $\pm 5 \%$ or $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C64 is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption - Active Power: 55 mW max
- Standby Power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C64QE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C64QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS 64k EPROMs
- Fast and reliable programming
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control

Block Diagram
Pin Names

| $\mathrm{AO}-\mathrm{A} 12$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

## Connection Diagram

| 27 C 512 | 27 C 256 | 27 C 128 | 27 C 32 | 27 C 16 |
| :---: | :---: | :---: | :---: | :---: |
| 27512 | 27256 | 27128 | 2732 | 2716 |
| A15 | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  |
| A 12 | A 12 | A 12 |  |  |
| A 7 | A 7 | A 7 | A 7 | A 7 |
| A 6 | A 6 | A 6 | A 6 | A 6 |
| A 5 | A 5 | A 5 | A 5 | A 5 |
| A 4 | A 4 | A 4 | A 4 | A 4 |
| A 3 | A 3 | A 3 | A 3 | A 3 |
| A 2 | A 2 | A 2 | A 2 | A 2 |
| A 1 | A 1 | A 1 | A 1 | A 1 |
| AO | AO | A 0 | AO | A 0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |

NMC27C64Q Dual-In-Line Package


| 27 C 16 | 27 C 32 | 27 C 128 | 27 C 256 | 27 C 512 |
| :---: | :---: | :---: | :---: | :---: |
| 2716 | 2732 | 27128 | 27256 | 27512 |
|  |  | $V_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
|  |  | $\overline{\mathrm{PGM}}$ | A 14 | A 14 |
| $V_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | A 13 | A 13 | A 13 |
| A 8 | A 8 | A 8 | A 8 | A 8 |
| A 9 | A 9 | A 9 | A 9 | A 9 |
| $V_{\mathrm{PP}}$ | A 11 | A 11 | A 11 | A 11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A 10 | A 10 | A 10 | A 10 | A 10 |
| $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/8634-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins.

Order Number NMC27C64Q
See NS Package Number J28AQ
Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 5 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C64Q15 | 150 |

$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C64Q150 | 150 |
| NMC27C64Q200 | 200 |
| NMC27C64Q250 | 250 |
| NMC27C64Q300 | 300 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C64QE150 | 150 |
| NMC27C64QE200 | 200 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C64QM200 | 200 |
| NMC27C64QM250 | 250 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias Commercial Military and Extended
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
All Input Voltages except A9 with Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad V_{C C}+1.0 \mathrm{~V}$ to GND -0.6 V
$V_{\text {PP }}$ Supply Voltage and A9
with Respect to Ground
During Programming +14.0 V to -0.6 V

| VCC Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground | +7.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)
Temperature Range

| NMC27C64Q15, Q150, 200, 250, 300 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC27C64QE200 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C64QM200, M250 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |
| except NMC27C64Q15 | $+5 \mathrm{~V} \pm 5 \%$ |

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$V_{C C}$ Power Supply $+5 \mathrm{~V} \pm 10 \%$ except NMC27C64Q15 $+5 \mathrm{~V} \pm 5 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $V_{\text {IN }}=V_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND, $\overline{C E}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I}, \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 20 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 3 | 10 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| $\mathrm{I}_{\text {CCSB2 }}$ | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}^{\prime}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{VOH}^{2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C64Q |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 15, 150, E150 |  | 200, E200, M200 |  | 250, M250 |  | 300 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| toE | $\overline{O E}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 60 |  | 60 |  | 70 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 130 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 130 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

| Output Load | 1 TTL Gate and | Timing Measurement Reference Level |  |
| :--- | ---: | ---: | ---: |
|  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}(\mathrm{Note} 8)$ | Inputs | 0.8 V and 2 V |
| Input Rise and Fall Times | $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |
| Input Pulse Levels | 0.45 V to 2.4 V |  |  |

## AC Waveforms (Notes 6 \& 9 )



TL/D/8634-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}}$ (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}_{\mathrm{O}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CES }}$ | $\overline{C E}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvPS | $V_{\text {Pp }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {cc }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{C E}=V_{\text {IL }}$ | 0 |  | 130 | ns |
| tpw | Program Pulse Width |  | 0.45 | 0.5 | 0.55 | ms |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{O E}$ | $\overline{C E}=V_{\text {IL }}$ |  |  | 150 | ns |
| Ipp | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\overline{C E}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 5.75 | 6.0 | 6.25 | V |
| $V_{\text {PP }}$ | Programming Supply Voltage |  | 12.2 | 13.0 | 13.3 | V |
| $t_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| ${ }_{\text {t }} \mathrm{N}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Programming Waveforms (Note 3)


TL/D/8634-6
Note 1: National's standard product warranty applies to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specitication. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the interactive Program Algorithm, at typical power supply voltages and timings. The min and max limit parameters are design parameters, not tested or guaranteed.

## Interactive Programming Algorithm Flow Chart



## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C64 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $V_{P p}$. The $V_{P P}$ power supply must be at 13.0 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{Cc}}$ power supply must be at 6 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\mathrm{PGM}}$ ) should be at $\mathrm{V}_{\mathrm{IH}}$ except during programming. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{0 E}$.
The sense amps are clocked for fast access time. VCC should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C64 has a standby mode which reduces the active power dissipation by $99 \%$, from 55 mW to 0.55 mW . The NMC27C64 is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C64s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14V on pin 1 (VPP) will damage the NMC27C64.
Initially, all bits of the NMC27C64 are in the "1" state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " $0 s$ " can be presented in the data word. A " 0 " cannot be changed to a " 1 " once the bit has been programmed.
The NMC27C64 is in the programming mode when the VPP power supply is at 13.0 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{C E}$ should be kept TTL low at all times while $V_{P p}$ is kept at 13.0 V .
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C64 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms ). The NMC27C64 must not be programmed with a DC signal applied to the $\overline{\mathrm{PGM}}$ input.
Programming multiple NMC27C64s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{PGM}}$ input programs the paralleled NMC27C64s.

TABLE I. Mode Selection

| $\begin{array}{ll}  & \text { Pins } \\ \text { Mode } & \\ \hline \end{array}$ | $\begin{gathered} \hline \overline{C E} \\ (20) \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \overline{O E} \\ & (22) \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PGM } \\ & (27) \\ & \hline \end{aligned}$ | $V_{\text {PP }}$ <br> (1) | $V_{\text {CC }}$ <br> (28) | $\begin{aligned} & \text { Outputs } \\ & (11-13,15-19) \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 5 V | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Hi-Z |
| Program | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ |  | 13V | 6 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13 V | 6 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 13V | 6 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C64s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C64 may be common. A TTL low level program pulse applied to an NMC27C64's PGM input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\mathrm{PP}}$ at 13.0 V will program that NMC27C64. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C64s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 13.0 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{C C}$, except during programming and program verify.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64 is "8FC2", where " 8 F " designates that it is made by National Semiconductor, and "C2" designates a 64k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A12, $\overline{C E}$, and $\overline{O E}$ are held at $V_{\text {IL }}$. Address $A O$ is held at $V_{I L}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C64 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms $(\AA)$ ). it should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA \AA-4000 \AA$ range. After programming, opaque labels should be placed over the NMC27C64's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C64 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C64 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C64 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (if distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathrm{A}_{0}$ <br> $(10)$ | $\mathrm{O}_{7}$ <br> $(19)$ | $\mathrm{O}_{6}$ <br> $(18)$ | $\mathrm{O}_{5}$ <br> $(17)$ | $\mathrm{O}_{4}$ <br> $(16)$ | $\mathrm{O}_{3}$ <br> $(15)$ | $\mathrm{O}_{2}$ <br> $(13)$ | $\mathrm{O}_{1}$ <br> $(12)$ | $\mathrm{O}_{0}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{1 \mathrm{H}}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | C 2 |

TABLE III. Minimum NMC27C64 Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

# NMC27C64N 65,536-Bit (8k x 8) <br> One-Time Programmable CMOS PROM 

## General Description

The NMC27C64N is a high-speed 64k one-time programmable CMOS PROM. It is ideally suited for high volume production applications where low cost, fast turnaround, and low power consumption are important factors and reprogramming is not required.
The NMC27C64N is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The NMC27C64N is packaged in a 28 -pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.
This device is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns , CMOS technology
- Low CMOS power consumption
- Active Power: 55 mW max
- Standby Power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
■ Single 5V power supply
- Pin compatible with all 64 k EPROMs
- Fast and reliable programming
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {® }}$ output
- Optimum PROM for total CMOS systems
- Manufacture's identification code for automatic programming control


## Block Diagram


Pin Names

| $\mathrm{AO}-\mathrm{A} 12$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

## Connection Diagram



TL/D/9686-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64N pins.

## Order Number NMC27C64N See NS Package Number N28B

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C64N150 | 150 |
| NMC27C64N200 | 200 |
| NMC27C64N250 | 250 |

(For Non Commercial Temp. Range Parts, Call Factory)

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.
Temperature Under Bias

$$
-10^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C}
$$

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with
Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
VPP Supply Voltage and A9 with Respect to Ground During Programming

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

$V_{C C}$ Supply Voltage with

| Respect to Ground | +7.0 V to -0.6 V |
| :--- | ---: |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{I} C \mathrm{C} 1}$ <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 20 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 3 | 10 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=0 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C64N |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 150 |  | 200 |  | 250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ |  | 150 |  | 200 |  | 250 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{O}} \mathrm{E}$ | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{I L}, \overline{\text { PGM }}=\mathrm{V}_{\mathrm{IH}}$ |  | 60 |  | 60 |  | 70 | ns |
| $t_{\text {dF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 60 | 0 | 60 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\text { CE High to Output Float }}$ | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ | 0 | 60 | 0 | 60 | 0 | 60 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{C E}}=\overline{O E}=V_{I L} \\ & \overline{P G M}=V_{I H} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 5 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 8 | 10 | pF |

## AC Test Conditions

Output Load
1 TTL Gate and

$C_{L}=$| $100 \mathrm{pF}($ Note 8$)$ |
| ---: |
| $\leq 5 \mathrm{~ns}$ |

## Timing Measurement Reference Level Inputs <br> 0.8 V and 2 V 0.8 V and 2 V

Input Rise and Fall Times
0.45 V to 2.4 V

Input Pulse Levels
AC Waveforms (Notes 6, 7 \& 9 )


TL/D/9686-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $C E$ without impacting $t_{A C C}$.
Note 4: The $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL1}}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $V_{P P}$ may be connected to $V_{C C}$ except during programming.
Note 10: Inputs and outputs can undershoot to -0.2V for 20 ns Max.

Programming Characteristics (Notes 1, 2, 3\& 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| tces | $\overline{\text { CE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {dF }}$ | Output Enable to Output Float Delay | $\overline{C E}=V_{\text {IL }}$ | 0 |  | 130 | ns |
| tpw | Program Pulse Width |  | 0.45 | 0.5 | 0.55 | ms |
| toe | Data Valid from $\overline{O E}$ | $\overline{C E}=V_{\text {IL }}$. |  |  | 150 | ns |
| Ipp | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 5.75 | 6.0 | 6.25 | V |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  | 12.2 | 13.0 | 13.3 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the Interactive Program Algorithm, at typical power supply voltages and timings. The min and max limit parameters are design parameters, not tested or guaranteed.

Programming Waveforms (Note 3)


## Interactive Programming Algorithm Flow Chart



## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C64N are listed in Table I. It should be noted that all iniputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and VPp. The VPP power supply must be at 13.0 V during the three programming modes, and must be at 5 V in the other three modes. The $V_{C C}$ power supply must be at 6 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C64N has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\mathrm{PGM}}$ ) should be at $\mathrm{V}_{\mathrm{IH}}$ except during programming. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output $\left(\mathrm{t}_{\mathrm{CE}}\right)$. Data is available at the outputs t $_{\text {OE }}$ after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C64N has a standby mode which reduces the active power dissipation by $99 \%$, from 55 mW to 0.55 mW . The NMC27C64N is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Output OR-Tying

Because NMC27C64Ns are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections.
The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that CE (pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This as-
sures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14V on pin 1 ( $\mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C64N.
Initially, all bits of the NMC27C64N are in the " 1 " state. Data is introduced by selectively programming " 0 s " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " 0 s " can be presented in the data word. A " 0 " cannot be changed to a " 1 " once the bit has been programmed. Due to package constraints programmability of the device is only tested in wafer form.
The NMC27C64N is in the programming mode when the $V_{P P}$ power supply is at 13.0 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data outputs pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{\mathrm{CE}}$ should be kept TTL low at all times while $\mathrm{V}_{\mathrm{PP}}$ is kept at 13.0 V .
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text { PGM input. A program pulse }}$ must be applied at each address location to be programmed. The NMC27C64N is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms ). The NMC27C64N must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C64Ns in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64Ns may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{P G M}$ input programs the paralleled NMC27C64Ns.
The NMC27C64N is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a " 0 " it cannot be changed back to a "1".
If an application requires erasing and reprogramming, the NMC27C64Q UV erasable PROM in a windowed package should be used.

| Pins | $\begin{gathered} \hline \overline{\mathrm{CE}} \\ (20) \end{gathered}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & (22) \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { PGM }} \\ & \text { (27) } \end{aligned}$ | $V_{\text {PP }}$ <br> (1) | $V_{C c}$ <br> (28) | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 5 V | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 13.0 V | 6 V | DIN |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13.0 V | 6 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't <br> Care | Don't Care | 13.0 V | 6 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C64Ns in paraliel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\text { PGM }}$ ) of the parallel NMC27C64N may be common. A TTL low level program pulse applied to an NMC27C64Ns $\overline{\mathrm{PGM}}$ input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 13.0 V will program that NMC27C64N. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C64Ns from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 13.0 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $\mathrm{V}_{\mathrm{CC}}$, except during programming and program verify.

## MANUFACTURER'S INDENTIFICATION CODE

The NMC27C64N has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64N is " 8 FC 2 ", where " 8 F " designates that it is made by National Semiconductor, and "C2" designates a 64 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A12, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ are held at $\mathrm{V}_{\mathrm{IL}}$. Address A 0 is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## SYSTEM CONSIDERATION

The power switching characteristics of this device require careful decoupling. The supply current, ICc, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{\mathbf{0}}$ <br> $(10)$ | $\mathbf{O}_{\mathbf{7}}$ <br> $(19)$ | $\mathbf{O}_{6}$ <br> $(18)$ | $\mathbf{O}_{\mathbf{5}}$ <br> $(17)$ | $\mathbf{O}_{\mathbf{4}}$ <br> $(16)$ | $\mathbf{O}_{\mathbf{3}}$ <br> $(15)$ | $\mathbf{O}_{\mathbf{2}}$ <br> $(13)$ | $\mathbf{O}_{1}$ <br> $(12)$ | $\mathbf{O}_{\mathbf{0}}$ <br> $(11)$ | $\mathbf{H e x}$ <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | C 2 |

National Semiconductor

## NMC27C64B High Speed Version 65,536-Bit (8k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C64B is a high-speed 64k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C64B is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C64B is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

- Low CMOS power consumption - Active Power: 110 mW max - Standby Power: 0.55 mW max

■ Performance compatible to NSC800TM CMOS microprocessor

- Single 5V power supply
- Extended temperature range (NMC27C64BQE), $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, and military temperature range (NMC27C64BQM), $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS 64k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ on most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Optimum EPROM for total CMOS systems
- Manufacture's identification code for automatic programming control
- High current CMOS level output drivers


## Features

- Clocked sense amps for fast access time down to 120 ns


## Block Diagram



| Pin Names |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A} 12$ Addresses <br> $\overline{\mathrm{CE}}$ Chip Enable <br> $\overline{\mathrm{OE}}$ Output Enable <br> $\mathrm{O}_{0}-\mathrm{O}_{7}$ Outputs <br> $\overline{\mathrm{PGM}}$ Program <br> NC No Connect |

TL/D/9687-1

## Connection Diagram

| $27 C 512$ <br> 27512 | 27C256 | 27C128 | 27C32 | $\begin{array}{r} 27 C 16 \\ 2716 \end{array}$ |  |  |  | $\begin{gathered} 27 C 16 \\ 2716 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 32 \\ 2732 \end{gathered}$ | 27C128 | $3 \begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{array}{r} 27 C 512 \\ 27512 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A15 | $V_{P P}$ | $V_{\text {PP }}$ |  |  | $\mathrm{V}_{\text {PP }}-1$ |  |  |  |  | VCC | $V_{\text {cc }}$ | $V_{\text {cc }}$ |
| A12 | A12 | A12 |  |  | A12 - ${ }^{2}$ | 27 | - PGM |  |  | $\overline{\text { PGM }}$ | A14 | A14 |
| A7 | A7 | A7 | A7 | A7 | A7 | 26 | NC | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{C C}$ | A13 | A13 | A13 |
| A6 | A6 | A6 | A6 | A6 | A6 | 25 | ${ }^{\text {A8 }}$ | A8 | A8 | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | A5 | A5 | 24 | A9 | A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | A4 | A4 | 23 | - Al1 | $V_{P P}$ | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | A3 | ${ }^{\text {a }}$-7 | 22 | - $\overline{\mathrm{O}} \mathrm{E}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A2 | A2 | A2 | A2 | A2 | A2 ${ }^{8}$ | 21 | A10 | A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | A1 | $1]^{9}$ | 20 | - $\overline{C E}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{C E}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ |
| AO | A0 | AO | A0 | AO | ${ }^{10}$ | 19 | $0_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | -11 | 18 | - $0_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | -12 |  | $0_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | -13 | 16 | $0_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND | GND | 14 |  | $-0_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

[^0]Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64BQ pins.
Order Number NMC27C64BQ
See NS Package Number J28AQ

Commercial Temp Range
$\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C64BQ120 | 120 |
| NMC27C64BQ150 | 150 |
| NMC27C64BQ200 | 200 |
| NMC27C64BQ250 | 250 |

Extended Temp Range
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C64BQE120 | 120 |
| NMC27C64BQE150 | 150 |
| NMC27C64BQE200 | 200 |

Military Temp Range
$\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C64BQM150 | 150 |
| NMC27C64BQM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required contact the National Semiconductor Sales Office/ Distributors for avaliability and specifications.

Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
All Input Voltages except A9 with Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
Vpp Supply Voltage and A9
with Respect to Ground
During Programming
READ OPERATION
DC Electrical Characteristics
$V_{C C}$ Supply Voltage with Respect to Ground
+7.0 V to -0.6 V
Power Dissipation 1.0W
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD Rating (MIL Spec 883C Method 3015.2) 2000V
Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $I_{C C 1}$ <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{I H} \text { or } V_{\mathrm{IL}} \\ & 1 / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & 1 / \mathrm{O}=0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | $V_{\text {PP }}$ Load Current | $\mathrm{V}_{P P}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C64B |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | Q150 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | CE to Output Delay | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{C E}$ High to Output Float | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
All Input Voltages except A9 with
Operating Temp Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{\text {Pp }}$ Supply Voltage and A9 with Respect to Ground During Programming
+14.0 V to -0.6 V
$V_{C C}$ Supply Voltage with Respect to Ground

$$
+7.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

Power Dissipation
1.0W

Lead Temperature (Soldering, 10 sec .)
$300^{\circ} \mathrm{C}$
ESD Rating (MIL Spec 883C Method 3015.2)
2000 V

## Operating Conditions (Note 7)

Temperature Range

| NMC27C64BQE120, 150,200 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC27C64BQM150, 200 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND, $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 (Note 9) | $V_{C C}$ Current (Active) TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 (Note 9) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{lOL}^{2}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{VOH}^{1}$ | Output High Voltage | $\mathrm{IOH}^{\text {O }}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{VOH}_{2}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C64BQ |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E120 |  | E150, M150 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 | ns |
| $t_{\text {ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\begin{aligned} & \overline{\overline{\mathrm{OE}}=V_{\mathrm{IL}}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 50 |  | 60 |  | 75 | ns |
| $t_{\text {bF }}$ | OE High to Output Float | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{1 H} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| ${ }^{\text {t }}$ cF | $\overline{C E}$ High to Output Float | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{1 \mathrm{~L}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{O E}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{C E}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

Output Load

1 TTL Gate and $C_{L}=100 \mathrm{pF}$ (Note 8)
$\leq 5 \mathrm{~ns}$
0.45 V to 2.4 V

Timing Measurement Reference Level Inputs Outputs
0.8 V and 2 V 0.8 V and 2 V

Input Rise and Fall Times
Input Pulse Levels

## AC Waveforms (Notes $6,7 \& 9$ )



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The tDF and TCF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V
Low to TRI-STATE, the measured $V_{O L 1}(D C)+0.10 \mathrm{~V}$
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
CL: 100 pF includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{pp}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to -2.0 V for 20 ns Max.

Programming Characteristics (Notes 1, 2, 3\&4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CES }}$ | $\overline{\text { CE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {Pp }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 |  | 60 | ns |
| tPW | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{O E}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 100 | ns |
| IPP | $\mathrm{V}_{\mathrm{PP}}$ Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temp Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{\text {PP }}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| ${ }_{\text {t }}{ }_{\text {R }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit parameters are design parameters, not tested or guaranteed.

Programming Waveforms (Note 3)


TL/D/9687-4

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1

Interactive Programming Algorithm Flow Chart (Note 4)


FIGURE 2

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C64B are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{PP}}$. The $\mathrm{V}_{\text {PP }}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C64B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\mathrm{PGM}}$ ) should be at $\mathrm{V}_{I H}$ except during programming. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C64B has a standby mode which reduces the active power dissipation by $99 \%$, from 110 mW to 0.55 mW . The NMC27C64B is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C64Bs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the pri-
mary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1\left(\mathrm{~V}_{\mathrm{PP}}\right)$ will damage the NMC27C64B.
Initially, and after each erasure, all bits of the NMC27C64B are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C64B is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{O E}$ is at $V_{i H}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{C E}$ should be kept TTL low at all times while $V_{P P}$ is kept at 12.75 V .
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text { PGM input. A program pulse }}$ must be applied at each address location to be programmed. The NMC27C64B is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single $100 \mu \mathrm{~s}$ pulse.
Note: Some programmer manufactures due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).
The NMC27C64B must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C64Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64Bs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text { PGM }}$ input programs the paralleled NMC27C64Bs.

TABLE I. Mode Selection

| Pins <br> Mode | $\overline{\mathbf{C E}}{ }^{*}$ <br> (20) | $\begin{gathered} \overline{O E} \\ (22) \end{gathered}$ | $\overline{\text { PGM }}$ <br> (27) | $V_{P P}$ <br> (1) | $V_{c c}$ <br> (28) | Outputs (11-13, 15-19) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | VIL | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 5 V | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | DIN |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |

[^1]
## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C64B's in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C64B may be common. A TTL low level program pulse applied to an NMC27C64B's PGM input with CE at $V_{I L}$ and $V_{P P}$ at 12.75 V will program that NMC27C64B. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C64B's from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{C C}$, except during programming and program verify.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64B has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64B is " $8 F 02$ ", where " 8 F " designates that it is made by National Semiconductor, and " 02 " designates a 64 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A12, $\overline{C E}$, and $\overline{\mathrm{OE}}$ are held at $\mathrm{V}_{\mathrm{IL}}$. Address $A 0$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and at $V_{I H}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C64B are such that erasure begins to occur when exposed light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.

After programming opaque labels should be placed over the NMC27C64B's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C64B is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C64B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C64B erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{\mathbf{0}}$ <br> $(10)$ | $\mathbf{0}_{\mathbf{7}}$ <br> $(19)$ | $\mathbf{0}_{6}$ <br> $(18)$ | $\mathbf{0}_{\mathbf{5}}$ <br> $(17)$ | $\mathbf{0}_{\mathbf{4}}$ <br> $(16)$ | $\mathbf{0}_{\mathbf{3}}$ <br> $(15)$ | $\mathbf{0}_{\mathbf{2}}$ <br> $(\mathbf{1 3})$ | $\mathbf{0}_{\mathbf{1}}$ <br> $(12)$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathbf{0 2}$ |

TABLE III. Minimum NMC27C64B Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

National Semiconductor

## NMC27C64BN High-Speed Version 65,536-Bit (8k x 8) One-Time Programmable CMOS PROM

## General Description

The NMC27C64BN is a high-speed 64k one-time programmable CMOS PROM. It is ideally suited for high volume production applications where low cost, fast turnaround, and low power consumption are important factors and reprogramming is not required.
The NMC27C64BN is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The NMC27C64BN is packaged in a 28 -pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming needs to be done once. Also, the plastic molded package works well in auto insertion equipment used in automated assembly lines.
This device is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense for fast-access time down to 120 ns , CMOS technology
- Low CMOS power consumption
- Active power: 110 mW max
- Standby power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5 V power supply
- Pin compatible with all 64k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum PROM for total CMOS systems
© Manufacturer's identification code for automatic programming control
a High current CMOS level output drivers


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 12$ | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

## Connection Diagram

| $\begin{array}{\|l\|} \hline 27 C 512 \\ 27512 \end{array}$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{gathered} 27 C 128 \\ 27128 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 32 \\ 2732 \end{gathered}$ | $\begin{array}{r} 27 C 16 \\ 2716 \end{array}$ | NMC27C64BN <br> Dual-In-LIne Package |  |  | $\begin{gathered} 27 C 16 \\ 2716 \end{gathered}$ | $\begin{gathered} 27 C 32 \\ 2732 \end{gathered}$ | $\left\|\begin{array}{c} 27 C 128 \\ 27128 \end{array}\right\|$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{array}{r} 27 C 512 \\ 27512 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| A15 | VPP | $V_{P P}$ |  |  | $V_{P P}-1$ | 28 | $v_{c c}$ |  |  | $V_{\text {CC }}$ | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A12 | A12 | A12 |  |  | A12-2 | 27 | - PGM |  |  | $\overline{\text { PGM }}$ | A14 | A14 |
| A7 | A7 | A7 | A7 | A7 | ${ }^{47}$ - $^{3}$ | 26 | NC | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ | A13 | A13 | A13 |
| A6 | A6 | A6 | A6 | A6 | ${ }^{66}$-4 | 25 | ${ }^{\text {A8 }}$ | A8 | A8 | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | A5 | A5 - 5 | 24 | A9 | A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | A4 | 6 | 23 | A11 | $V_{P P}$ | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | A3 | 7 | 22 | $\overline{\text { OE }}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A2 | A2 | A2 | A2 | A2 | $\mathrm{A}^{2}-8$ | 21 | - A10 | A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | Ai | $\mathrm{A}_{1}-9$ | 20 | - $\overline{C E}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{C E}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ |
| A0 | A0 | A0 | A0 | A0 | AO - ${ }^{10}$ | 19 | $-0_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $0_{0}-11$ | 18 | - $0_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $0,-12$ | 17 | - $0_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | -13 | 16 |  | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND | GND | GN |  | - $0_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9688-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64BN pins.
Order Number NMC27C64BN See NS Package Number N28B

| Commerclal Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )$V_{C C}=5 \mathrm{~V} \pm 10 \%$ |  |
| :---: | :---: |
| Parameter/Order Number | Access Time (ns) |
| NMC27C64BN120 | 120 |
| NMC27C64BN150 | 150 |
| NMC27C64BN200 | 200 |
| NMC27C64BN250 | 250 |

(For non-commercial temperature range parts, call factory)

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{P P}$ Supply Voltage and A9 with Respect to Ground During Programming

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

| VCC Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground | +7.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temp. (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

## Operating Conditions (Note 7 )

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL},}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{1 \mathrm{H}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 30 | mA |
| $\begin{aligned} & \mathrm{ICCO}_{2} \\ & \text { (Note 9) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| l CCSB 1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{H}}$ |  | 0.1 | 1 | mA |
| $I_{\text {ccsB2 }}$ | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | Vpp Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {iL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{1 H}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C64BN |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 120 |  | 150 |  | 200 |  | 250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| ${ }^{\text {t CE }}$ | $\overline{C E}$ to Output Delay | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE to Output Delay }}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{D F}$ | $\overline{\text { OE High to Output Float }}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{HH}} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $t_{\text {cF }}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$, <br> Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 5 | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 10 | pF |

## AC Test Conditions

Output Load
Input Rise and Fall Times
Input Pulse Levels

Timing Measurement Reference Level Inputs Outputs
0.8 V and 2 V 0.8 V and 2 V

AC Waveforms (Notes 6, 7 \& 9 )


TL/D/9688-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $C E$ without impacting $t_{A C C}$.
Note 4: The tDF and tCF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{VOH}_{\mathrm{OH}}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using OE or CE.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$C_{L}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $V_{\text {PP }}$ may be connected to $V_{C C}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| tces | $\overline{\mathrm{CE}}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvps | $V_{\text {pp }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $\mathrm{V}_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toe | Data Valid from $\overline{O E}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| IPP | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{R}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{\text {PP }}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $t_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Level |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Level |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



TL/D/9688-4
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical Power Supply voltages and timings. The min and max limit parameters are design parameters, not tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1

## Interactive Programming Algorithm Flow Chart (Note 4)



## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C64BN are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{Pp}}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C64BN has two control functions, both of which must be logically active in order to obtain data at theroutputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin (PGM) should be at $\mathrm{V}_{I H}$ except during programming. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C64BN has a standby mode which reduces the active power dissipation by $99 \%$, from 110 mW to 0.55 mW . The NMC27C64BN is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Output OR-Tying

Because NMC27C64BNs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This as-
sures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1\left(\mathrm{~V}_{\mathrm{PP}}\right)$ will damage the NMC27C64BN.
Initially, and after each erasure, all bits of the NMC27C64BN are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C64BN is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{C E}$ should be kept TTL low at all times while VPP is kept at 12.75 V .
When the address and data are stable, an active low TTL program pulse is applied to the $\overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C64BN is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to maximum of 25 pulses. Most memory cells will program with a single $100 \mu$ s pulse.
Note: Some program manufacturers due to equipment limitation may offer interactive program algorithms (shown in Figure 2).
The NMC27C64BN must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C64BNs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64BNs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{PGM}}$ input programs the paralleled NMC27C64BNs.
The NMC27C64BN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a " 0 " it cannot be changed back to a " 1 ".
If an application requires erasing and reprogramming, the NMC27C64BQ UV erasable PROM in a windowed package should be used.

TABLE I. Mode Selection

| Pins <br> Mode | $\begin{gathered} \overline{C E} \\ (20) \end{gathered}$ | $\begin{aligned} & \overline{O E} \\ & (22) \end{aligned}$ | $\overline{\text { PGM }}$ <br> (27) | VPp <br> (1) | $V_{C C}$ <br> (28) | Outputs $(11-13,15-19)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Dout |
| Standby | $\mathrm{V}_{\text {IH }}$ | Don't Care | Don't Care | 5 V | 5 V | Hi-Z |
| Output Disable | Don't Care | $V_{I H}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $V_{\text {IH }}$ | 12.75 V | 6.25 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C64BNs in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C64BN may be common. A TTL low level program pulse applied to an NMC27C64BN's $\overline{\text { PGM }}$ input with $\overline{C E}$ at $V_{\text {IL }}$ and $V_{P P}$ at 12.75 V will program that NMC27C64BN. A TTL high level $\overline{C E}$ input inhibits the other NMC27C64BNs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.75 V . $V_{P P}$ must be at $V_{C C}$ except during programming and program verify.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64BN has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64BN is " 8 F 02 ", where " 8 F " designates that it is made by National Semiconductor, and "02" designates a 64 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A12, $\overline{C E}$ and $\overline{O E}$ are held at $V_{I L}$. Address $A O$ is held at $V_{I L}$ for the manufacturer's code, and at $V_{I H}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## SYSTEM CONSIDERATION

The power switching characteristics of this device require careful decoupling. The supply current, ICC, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between V $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathrm{AO}_{1}$ <br> (10) | $\mathbf{0}_{7}$ <br> $(19)$ | $\mathbf{0}_{6}$ <br> $(18)$ | $\mathbf{0}_{5}$ <br> $(17)$ | $\mathbf{0}_{4}$ <br> $(16)$ | $\mathbf{0}_{3}$ <br> $(15)$ | $\mathbf{0}_{2}$ <br> $(13)$ | $\mathbf{0}_{1}$ <br> $(12)$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 |

## General Description

The NMC27CP128 is a high-speed 128k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27CP128 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27CP128 is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 200 ns
- Low CMOS power consumption
- Active power: 55 mW max
- Standby power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Fast and reliable programming
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output

■ Optimum EPROM for total CMOS systems

## Block Diagram



## Connection Diagram


*AR held at $\mathrm{V}_{\mathrm{IH}}$
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27CP128 pins.
Order Number NMC27CP128Q
See NS Package Number J28AQ
Commerclal Temp Range
$\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $+\mathbf{7 0 ^ { \circ } \mathrm { C } ) \mathrm { V } \mathbf { C C } = 5 \mathrm { V } \pm 1 0 \%}$

| Parameter/Order Number | Access TIme (ns) |
| :--- | :---: |
| NMC27CP128Q200 | 200 |
| NMC27CP128Q250 | 250 |
| NMC27CP128Q300 | 300 |



| VPp Supply Voltage with Respect |  |
| :--- | ---: |
| to Ground During Programming | +14.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |

## Operating Conditions (Note 7)

Temperature Range
NMC27CP128Q200, 250, 300
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply
$5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| LIO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Ipp | VPP Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{l} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 20 | mA |
| ICC2 <br> (Note 9) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 3 | 10 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage | . | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27CP128Q |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 200 |  | 250 |  | 300 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ to Output Delay | $\overline{O E}=\mathrm{V}_{\text {IL }}$ |  | 200 |  | 250 |  | 300 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 60 | 0 | 60 | 0 | 105 | ns |
| $\mathrm{t}_{\text {CF }}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 105 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

## Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and |  |  |
| ---: | :---: | ---: |
| $\mathrm{C}_{\mathrm{L}}=$a <br> $100 \mathrm{pF}($ Note 8$)$ | Timing Measurement Reference Level <br> Inputs | 0.8 V and 2 V |
| 55 ns | Outputs | 0.8 V and 2 V |

Input Rise and Fall Times
0.45 V to 2.4 V

Input Pulse Levels
0.45V

## AC Waveforms (Notes $6,7 \& 9$ )



TL/D/8805-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as foliows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}$ : 100 pF includes fixture capacitance.
Note 9: $V_{\text {PP }}$ may be connected to $V_{C C}$ except during programming.
Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.
Note 11: AR held at $V_{I H}$.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{C C}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 |  | 130 | ns |
| $t_{\text {PW }}$ | Program Pulse Width |  | 0.45 | 0.5 | 0.55 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{~L}}$ |  |  | 150 | ns |
| IPP | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $V_{C C}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 5.75 | 6.0 | 6.25 | V |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  | 12.2 | 13.0 | 13.3 | V |
| $\mathrm{t}_{\mathrm{FR}}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{p p}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{Pp}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is $\mathbf{1 4 V}$. Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P p} V_{C C}$ to $G N D$ to suppress spurious voltage transients which may damage the device
Note 4: Programming and program verify are tested with the Interactive Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

## Programming Waveforms (Note 3)



TL/D/8805-4

## Interactive Programming Algorithm Flow Chart



## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27CP128 are listed in Table I. It should be noted that all inputs for the six modes may be at TTL levels. The power supplies required are $V_{C C}$ and $V_{P P}$. The $V_{P P}$ power supply must be at 13.0 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{Cc}}$ power supply must be at 6 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27CP128 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ to output (tCE). Data is available at the outputs tOE after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{C E} / \overline{\mathrm{PGM}}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. VCC should therefore be maintained at operating voltage during read and verify. If $V_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27CP128 has a standby mode which reduces the active power dissipation by $99 \%$, from 55 mW to 0.55 mW . The NMC27CP128 is placed in the standby mode by applying a CMOS high signal to the CE/PGM input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27CP128s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E} / \overline{P G M}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 22) be
made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin 1 (VPP) will damage the NMC27CP128.
Initially, and after each erasure, all bits of the NMC27CP128 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and " 0 " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27CP128 is in the programming mode when the $V_{P P}$ power supply is at 13.0 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs may be TTL.
When the address and data are stable, an active low TTL program pulse is applied to the $\overline{C E} / \overline{P G M}$ input. A program pulse must be applied at each address location to be programmed. Any location may be programmed at any timeeither individually, sequentially, or at random. The NMC27CP128 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms ). Since the NMC27CP128 employs the last 131,072 bits of a 262,144 bit memory array, programming must be started at address 16,384 to provide correct data read. The NMC27CP128 must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ input.
Programming multiple NMC27CP128s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27CP128s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{C E} / \overline{\mathrm{PGM}}$ input programs the paralleled NMC27CP128s.
The NMC27CP128 is a partial NMC27C256 and therefore is not program compatible with most 128 k EPROMs.
The Manufacturer's Identification Code should not be used for programming control of the NMC27CP128.

TABLE 1. Mode Selection

| Mode | Pins | $\overline{C E} / \overline{P G M}$ <br> $(20)$ | $\overline{\mathrm{OE}}$ <br> $(\mathbf{2 2 )}$ | $\mathrm{V}_{\mathrm{PP}}$ <br> $(1)$ | $\mathrm{V}_{\mathrm{Cc}}$ <br> $(\mathbf{2 8 )}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5 V | 5 V | Outputs <br> $(\mathbf{1 1 - 1 3 , 1 5 - 1 9 )}$ |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5 V | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | Pulsed $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13.0 V | 6 V | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 13.0 V | 6 V | D |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13.0 V | 5 V | $\mathrm{Hi} \cdot \mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | $\mathrm{Hi} \cdot \mathrm{Z}$ |

## Functional Description (Continued)

## Program Inhlbit

Programming multiple NMC27CP128s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27CP128 may be common. A low level $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ input selects the devices to be programmed. A high level $\overline{C E} / \overline{P G M}$ input inhibits the other devices from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 13.0 V . $\mathrm{V}_{\text {PP }}$ must be at $\mathrm{V}_{\mathrm{CC}}$, except during programming and program verify.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27CP128 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.
After programming, opaque labels should be placed over the NMC27CP128's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27CP128 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms $(\AA)$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27CP128 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table II
shows the minimum NMC27CP128 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC. has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least à $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Minimum NMC27CP128 Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## NMC27C128B High Speed Version 131,072-Bit (16k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C128B is a high-speed 128k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C128B is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C128B is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

■ Clock sense amps for fast access time down to 120 ns

- Low CMOS power consumption
- Active Power: 110 mW max
- Standby Power: 0.55 mW max
- Performance compatible to NSC800тм CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C128BQE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C128BQM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ available
■ Pin compatible with NMOS 128k EPROMs
■ Fast and reliable programming ( $100 \mu \mathrm{~s}$ on most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 13$ | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

## Connection Diagrams

| 27 C 512 | 27C256 | 27C64 | 27 C32 | 27C16 |
| :---: | :---: | :---: | :---: | :---: |
| 27512 | 27256 | 2764 | 2732 | 2716 |
| A15 | VPP | $V_{\text {PP }}$ |  |  |
| A12 | A12 | A12 |  |  |
| A7 | A7 | A7 | A7 | A7 |
| A6 | A6 | A6 | A6 | A6 |
| A5 | A5 | A5 | A5 | A5 |
| A4 | A4 | A4 | A4 | A4 |
| A3 | A3 | A3 | A3 | A3 |
| A2 | A2 | A2 | A2 | A2 |
| A1 | A1 | A1 | A1 | A1 |
| A0 | AO | A0 | A0 | A0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |


| NMC27C128B <br> Dual-In-LIne Package |  |  | 27C16 | 27C32 | 27C64 | 27C256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 2716 | 2732 | 2764 | 27256 | 27512 |
| $V_{P P}-1$ | 28 | $-V_{C C}$ |  |  | V Cc | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A12-2 | 27 | PGM |  |  | $\overline{\text { PGM }}$ | A14 | A14 |
| $A 7-3$ | 26 | A13 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A13 | A13 |
| A6-4 | 25 | A8 | A8 | A8 | A8 | A8 | A8 |
| A5-5 | 24 | - A9 | A9 | A9 | A9 | A9 | A9 |
| A4-6 | 23 | A11 | Vpp | A11 | A11 | A11 | A11 |
| $\mathrm{A}^{-1} 7$ | 22 | $\overline{O E}$ | $\overline{O E}$ | $\overline{\mathrm{OE}} / V_{P P}$ | $\overline{O E}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| $A 2-8$ |  | - 110 | A10 | A10 | A10 | A10 | A10 |
| 9 | 20 | $\overline{C E}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ | $\overline{C E}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{C E}$ |
| AO- 10 | 19 | $0_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $0_{0}-11$ | 18 | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| -12 | 17 | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}-13$ | 16 | $0_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND-14 | 15 | $-\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9689-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C128B pins.
Order Number NMC27C128BQ See NS Package Number J28AQ

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C128BQ120 | 120 |
| NMC27C128BQ150 | 150 |
| NMC27C128BQ200 | 200 |
| NMC27C128BQ250 | 250 |


$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C128BQE120 | 120 |
| NMC27C128BQE150 | 150 |
| NMC27C128BQE200 | 200 |

Milltary Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C128BQM150 | 150 |
| NMC27C128BQM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
All Input Voltages except A9 with Respect to Ground (Note 10)
All Output Voltages with Respect to Ground (Note 10) $\quad V_{C C}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{\text {PP }}$ Supply Voltage and A9 with Respect to Ground During Programming
$V_{C C}$ Supply Voltage with Respect to Ground
+14.0 V to -0.6 V
+7.0 V to -0.6 V

| Power Dissipation | 1.0 W |
| :--- | ---: |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $V_{C C}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $V_{\text {IN }}=V_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND, $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathbf{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{I H} \text { or } V_{I L}, I / O=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| 1 CcsB 1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| Iccsb2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | VPp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C128B |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | Q150 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=V_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with
Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
Vpp Supply Voltage and A9
with Respect to Ground
During Programming
+14.0 V to -0.6 V
$V_{C C}$ Supply Voltage with Respect to Ground

$$
+7.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

Power Dissipation
1.0W

Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD Rating (Mil Spec 883C, Method 3015.2)

2000 V

## Operating Conditions (Note 7)

Temperature Range
NMC27C128BQE120, 150, $200 \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NMC27C128BQM150, $200 \quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply $+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or GND, $\overline{C E}=V_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{1 H}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\text {OLI }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}^{\prime}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C128BQ |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E120 |  | E150, M150 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| ${ }^{\text {t }}$ ACC | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=V_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 120 |  | 150 |  | 200 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 50 |  | 60 |  | 75 | ns |
| $t_{\text {DF }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{C E}=V_{I L}, \overline{\text { PGM }}=V_{I H}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| ${ }_{\text {t }}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{I H}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Unlts |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 9 | 12 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and | Timing Measurement Reference Level |  |
| ---: | :--- | ---: |
| $\mathrm{C}_{\mathrm{L}}=$$100 \mathrm{pF}($ Note 8$)$ Inputs | 0.8 V and 2 V |  |
| $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |

## AC Waveforms (Notes 6,7\&9)



TL/D/9689-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $C E$ without impacting $t_{A C C}$.
Note 4: The tond $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{O E}$ or $\overline{C E}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}_{\mathrm{O}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.


Programming Characteristics (Notes 1, 2, 3\& 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {ces }}$ | $\overline{\overline{C E}}$ Setup Time | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| tVPS | Vpp Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{C C}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| ${ }_{\text {t PW }}$ | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toe | Data Valid from $\overline{\mathrm{OE}}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| IPP | VPp Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\mathrm{FR}}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



TL/D/9689-4
Note 1: National's standard product warranty applies to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1

Interactive Programming Algorithm Flow Chart (Note 4)


FIGURE 2

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C128B are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $V_{\text {Pp. }}$. The $V_{\text {PP }}$ power supply must be at 12.75 V during the three programming modes, and must be at $\mathrm{V}_{\mathrm{CC}}$ in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C128B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin (PGM) should be at $\mathrm{V}_{\mathrm{IH}}$ except during programming. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from CE to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{0 E}$.
The sense amps are clocked for fast access time. VCC should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C128B has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C128B is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Output OR-Tying

Because NMC27C128Bs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the pri-
mary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin 1 (VPP) will damage the NMC27C128B.

Initially, and after each erasure, all bits of the NMC27C128B are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C128B is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{O E}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{\mathrm{CE}}$ should be kept TTL low at all times while VPP is kept at 12.75 V
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text { PGM }}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C128B is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu$ s pulse.
Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).

The NMC27C128B must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C128Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C128Bs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{P G M}$ input programs the paralleled NMC27C128Bs.

TABLE I. Mode Selection

| Mode Pins | $\begin{aligned} & \hline \overline{\text { CE }}^{*} \\ & \text { (20) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & (22) \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { PGM }} \\ & \text { (27) } \\ & \hline \end{aligned}$ | $V_{P P}$ <br> (1) | $V_{c c}$ <br> (28) | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {cc }}$ | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't <br> Care | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{C C}$ | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't <br> Care | Don't <br> Care | 12.75 V | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |

[^2]
## Functional Description (Continued)

 Program InhibitProgramming multiple NMC27C128s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C128Bs may be common. A TTL low level program pulse applied to an NMC27C128B's $\overline{\text { PGM }}$ input with $\overline{\text { CE }}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V will program that NMC27C128B. A TTL high level $\overline{C E}$ input inhibits the other NMC27C128Bs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V . $\mathrm{V}_{\mathrm{Pp}}$ must be at $V_{C C}$ except during programming and program verify.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C128B has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C128B is " 8 F 83 ", where " 8 F " designates that it is made by National Semiconductor, and " 83 " designates a 128 k part.
The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A13, $\overline{\mathrm{CE}}$, and $\overline{\mathrm{OE}}$ are held at $\mathrm{V}_{\mathrm{IL}}$. Address $A 0$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C128B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.

After programming opaque labels should be placed over the NMC27C128B's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C128B exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C128B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C128B erasure time for various light intensities.
An erasure system should be cailbrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of this device require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | A0 <br> $(10)$ | $\mathbf{0}_{7}$ <br> $(19)$ | $\mathbf{0}_{6}$ <br> $(18)$ | $\mathbf{0}_{5}$ <br> $(17)$ | $\mathbf{0}_{4}$ <br> $(16)$ | $\mathbf{0}_{3}$ <br> $(15)$ | $\mathbf{0}_{2}$ <br> $(13)$ | $\mathbf{0}_{1}$ <br> $(12)$ | $\mathbf{0}_{0}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\text {IL }}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{I H}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 |

TABLE III. Minimum NMC27C128B Erasure Time

| Light Intensity <br> $\left(\mu W / \mathrm{cm}^{2}\right)$ | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## General Description

The NMC27C128BN is a high-speed 128k one time programmable CMOS PROM, ideally suited for applications where fast turnaround and low power consumption are important requirements.
The NMC27C128BN is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27C128BN is packaged in a 28 -pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.
This PROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 120 ns
- Low CMOS power consumption - Active Power: 11.0 mW max
- Standby Power: 0.55 mW max

■ Optimum PROM for total CMOS systems

- Performance compatible to NSC800тм CMOS microprocessor
- Single 5 V power supply
- Pin compatible with 128k EPROMS
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ on most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {© }}$ output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram


Pin Names

| $\mathrm{AO}-\mathrm{A} 13$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |

TL/D/9690-1

## Connection Diagram



TL/D/9690-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C128BN pins.
Order Number NMC27C128BN
See NS Package Number N28B

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C128BN120 | 120 |
| NMC27C128BN150 | 150 |
| NMC27C128BN200 | 200 |
| NMC27C128BN250 | 250 |

For non-commercial temperature range parts, call the factory.

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with
Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
$V_{\text {PP }}$ Supply Voltage and A9 with Respect to Ground
During Programming

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

| VCC Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground | +7.0 V to -6.0 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

## Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| l LI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}^{2}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C128B |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N120 |  | N150 |  | N200 |  | N250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $t_{\text {te }}$ | $\overline{O E}$ to Output Delay | $\overline{C E}=V_{\text {IL }}, \overline{P G M}=V_{\text {IH }}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{\text {dF }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{I L}, \overline{\text { PGM }}=V_{\text {IH }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{C E}}=\overline{\mathrm{OE}}=V_{I L} \\ & \overline{\mathrm{PGM}}=V_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{t}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{I N}=0 \mathrm{~V}$ | 5 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 10 | pF |

## AC Test Conditions

| Output Load | 1 TTL Gate and | Timing Measurement Reference Level |  |
| :--- | ---: | ---: | ---: |
|  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}($ Note 8$)$ | Inputs | 0.8 V and 2 V |
| Input Rise and Fall Times | $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |
| Input Pulse Levels | 0.45 V to 2.4 V |  |  |

## AC Waveforms (Notes 6,7 \& 9 )



TL/D/9690-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}$ (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{O E}$ or $\overline{C E}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{C}}$ except during programming.


Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{S}$ |
| tces | $\overline{C E}$ Setup Time | $\overline{O E}=V_{I H}$ | 1 |  |  | $\mu \mathrm{S}$ |
| tDS | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {cc }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ ( ${ }_{\text {H }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tDF | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toe | Data Valid from OE | $\overline{C E}=V_{\text {IL }}$ |  |  | 100 | ns |
| lpp | Vpp Supply Current During Programming Pulse | $\begin{aligned} & \overline{C E}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ${ }^{1} \mathrm{CC}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| ${ }_{\text {t }} \mathrm{V}_{\text {R }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{Pp}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{pp}}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{\text {PP }}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P} V_{C C}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


## FIGURE 1

## Interactive Programming Algorithm Flow Chart (Note 4)



## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C128BN are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $\mathrm{V}_{\mathrm{CC}}$ and $V_{\text {Pp. }}$. The $V_{\text {PP }}$ power supply must be at 12.75 V during the three programming modes, and must be at $\mathrm{V}_{\mathrm{CC}}$ in the other three modes. The $V_{C C}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C128BN has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\mathrm{PGM}}$ ) should be at $\mathrm{V}_{\mathrm{IH}}$ except during programming. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-$ toE $^{\prime}$.
The sense amps are clocked for fast access time. VCC should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C128BN has a standby mode which reduces the active power dissipation over $99 \%$, from 110 mW to 0.55 mW . The NMC27C128BN is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C128BNs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1\left(V_{P P}\right)$ will damage the NMC27C128BN.
Initially, and after each erasure, all bits of the NMC27C128BN are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and " Os " can be presented in the data word.
The NMC27C128BN is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
For programming, $\overline{C E}$ should be kept TTL low at all times while $\mathrm{V}_{\mathrm{PP}}$ is kept at 12.75 V .
When the address and data are stable, an active low TTL program pulse is applied to the $\overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C128BN is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single $100 \mu$ s pulse.
Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (Shown in Figure 2).
The NMC27C128BN must not be programmed with a DC signal applied to the $\overline{\mathrm{PGM}}$ input.
Programming multiple NMC27C128BNs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C128BNs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{PGM}}$ input programs the paralleled NMC27C128BNs.

TABLE I. Mode Selection

| Mode Plns | $\begin{aligned} & \overline{C E} \\ & \text { (20) } \end{aligned}$ | $\begin{aligned} & \overline{O E} \\ & (22) \\ & \hline \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{PGM}} \\ & \text { (27) } \end{aligned}$ | $V_{\text {Pp }}$ <br> (1) | VCC <br> (28) | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {CC }}$ | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | $V_{C C}$ | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 12.75 V | 6.25 V | $\mathrm{DIN}_{\text {I }}$ |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

The NMC27C128BN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a " 0 " it cannot be changed back to a " 1 ".
If an application requires erasing and reprogramming, the NMC27C128BQ UV Erasable PROM in a windowed package should be used.

## Program Inhibit

Programming multiple NMC27C128BNs in parallel with different data is also easily accomplished. Except for $\overline{C E}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C128BNs may be common. A TTL low level program pulse applied to an NMC27C128BNs $\overline{\mathrm{PGM}}$ input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V will program that NMC27C128BN. A TTL high level $\overline{C E}$ input inhibits the other NMC27C128BNs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V ( $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{\mathrm{CC}}$ ) except during programming and program verify.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C128BN has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C128BN is " $8 F 83$ ", where " 8 F " designates that it is made by National Semiconductor, and " 83 " designates a 128 k part.

The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A13, $\overline{C E}$, and $\overline{O E}$ are held at $V_{\mathrm{IL}}$. Address AO is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and at $V_{I H}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

## NMC27C128C 131,072-Bit (16k x 8) <br> UV Erasable CMOS PROM (Very High Speed Version)

## General Description

The NMC27C128C is a high-speed 128k, UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C128C is designed to operate with a single +5 V power supply with $10 \%$ tolerance.
The NMC27C128C is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability. A two transistor memory cell is used for speed enhancement.

## Features

- Clocked sense amps and two transistor memory cell for fast access time
- Low CMOS power consumption
- Active power: 275 mW max
- Standby power: 5.1 mW max
- Single 5V power supply
- Pin compatible with standard CMOS and NMOS EPROMs
- Performance compatible with current high-speed microprocessors
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible input/outputs

■ TRI-STATE output
■ Manufacturer's identification code for automatic programming control

- High current CMOS level output drivers


## Block Diagram



## Connection Diagram

| $\left\|\begin{array}{c} 27 C 512 \\ 27512 \end{array}\right\|$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{gathered} 27 C 64 \\ 2764 \end{gathered}$ | $\begin{gathered} 27 C 32 \\ 2732 \end{gathered}$ | $\begin{aligned} & 27 C 16 \\ & 2716 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| A15 | VPP | VPP |  |  |
| A12 | A12 | A12 |  |  |
| A7 | A7 | A7 | A7 | A7 |
| A6 | A6 | A6 | A6 | A6 |
| A5 | A5 | A5 | A5 | A5 |
| A4 | A4 | A4 | A4 | A4 |
| A3 | A3 | A3 | A3 | A3 |
| A2 | A2 | A2 | A2 | A2 |
| A1 | A1 | A1 | A1 | A1 |
| AO | AO | AO | AO | AO |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |



TL/D/9185-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C128CQ pins.

> Order Number NMC27C128CQ
> See NS Package Number J28AQ

Commercial Temp. Range ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order | Number | Access Time (ns) |
| :--- | :---: | :---: |
| NMC27C128CQ | 45 | 45 |
| NMC27C128CQ | 55 | 55 |
| NMC27C128CQ | 70 | 70 |

Absolute Maximum Ratings (Note 1 )
If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with Respect to Ground (Note 10)
+6.5 V to -0.6 V
+7.0 V to -6.0 V

All Output Voltages with
Respect to Ground (Note 10) $\quad V_{C C}+1.0 \mathrm{~V}$ to GND -0.6 V
$V_{\text {PP }}$ Supply Voltage and A9 with Respect to Ground During Programming $\quad+14.0 \mathrm{~V}$ to -0.6 V
Power Dissipation 1.0W

Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD rating
(Mil Std. 883C, Method 3015.2) 2000V
Operating Conditions (Note 6)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $V_{\text {CC }}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LII | Input Load Current | $V_{\text {IN }}=V_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| IPP1 | VPP Load Current | $V_{P P}=V_{C C}$ | - |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & f=20 \mathrm{MHz}, \text { Inputs }=V_{\mathrm{iH}} \text { or } \\ & V_{\mathrm{IL},}, \mathrm{I}=0 \mathrm{~mA} \end{aligned}$ |  | 30 | 70 | mA |
| ICC2 <br> (Note 9) | $V_{c c}$ Current (Active) CMOS Inputs | $\begin{aligned} & f=20 \mathrm{MHz} \text {, Inputs }=V_{C C} \text { or } \\ & \text { GND, } 1 / O=0 \mathrm{~mA} \end{aligned}$ |  | 25 | 50 | mA |
| ICCSB1 | VCC Current (Standby) TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 2 | 5 | mA |
| $l_{\text {ccsb2 }}$ | $V_{\text {CC }}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 1 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | (Note 10) | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| $\mathrm{V}_{\text {OLI }}$ | Output Low Voltage | $\mathrm{OLL}=16 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-2.5 \mathrm{~mA} \\ & \text { (Note 7) } \end{aligned}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (Note 7) | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C128C |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q45 |  | 055 |  | 070 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t^{\text {ACC }}$ | Address to Output Delay | $\overline{O E},=\overline{C E}=V_{\text {IL }}$ |  | 45 |  | 55 |  | 70 | ns |
| tCE | $\overline{C E}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 45 |  | 55 |  | 70 | ns |
| toe | $\overline{\text { OE }}$ to Output Delay | $\overline{C E}=V_{\text {IL }}$ |  | 25 |  | 25 |  | 30 | ns |
| tDF <br> (Note 2) | $\overline{\text { OE Disable to Output Float }}$ | $\overline{C E}=V_{\text {IL }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| tcF <br> (Note 2) | $\overline{\text { CE }}$ Disable to Output Float | $\overline{O E}=V_{\text {IL }}$ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$, Whichever Occurred First | $\overline{\mathrm{OE}}, \mathbf{=} \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

| Input Rise and Fall Times | $\leq 5 \mathrm{~ns}$ |
| :--- | ---: |
| Input Pulse Levels | 0.0 V to 3.0 V |
| Output Load is $97.6 \Omega$ between |  |
| all output and $2.01 \mathrm{~V}, \mathrm{CL}=30 \mathrm{pF}$ (Note 8) |  |
| Timing Measurement Reference Level |  |
| $\quad$ Inputs | 0.8 V and 2 V |
| Outputs | 0.8 V and 2 V |

## AC Waveforms (Notes 6, 7 and 9 )



TL/D/9185-4
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained by $\overline{C E}=V_{I H}$ or $\overline{O E}=V_{I H}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.

Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ includes fixture capacitance.
Note 9: $V_{\text {PP }}$ may be connected to $V_{C C}$ except during programming.
Note 10: Inputs and outputs can undershoot to -2.0 V for a maximum of 20 ns .

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| ${ }_{\text {t }}{ }_{\text {d }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ D | Output Enable to Output Float Delay (Notes 5, 6) |  | 0 |  | 50 | ns |
| toes | $\overline{\text { OE Hold Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| IPP | VPP Supply Current During Programming Pulse | $\overline{O E}, \overline{C E}, \overline{\text { PGM }}=V_{I L}$ |  | 60 |  | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  | 60 |  | mA |
| tVM1 | $\overline{\mathrm{OE}}$ to Data Valid During Verify Mode 1 | $\begin{aligned} & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}, \\ & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| tvm2 | $\overline{\mathrm{CE}}$ to Data Valid During Verify Mode 2 | $\begin{aligned} & \overline{\mathrm{PGM}}=V_{I H}, \\ & \overline{\mathrm{OE}}=V_{\mathrm{IL}} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvos | $V_{C C}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tCes | $\overline{C E}$ Setup Time | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| ${ }_{\text {t }}{ }_{\text {R }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Level Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Level Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Programming Waveforms (Note 4)


TL/D/9185-5
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: VCC must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast programming algorithm at typical power supply voltages and timings. The min and max limit parameters are design parameters, not Tested or guaranteed.

## Fast Programming Algorithm Flow Chart



## Functional Description Device Operation

The modes of operation of the NMC27C128C are listed in Table I. It should be noted that all inputs may be at TTL levels. The power supplies required are $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$. The $V_{C C}$ power supply must be at 6.25 V during the programming modes and at 5 V in the other modes. The $\mathrm{V}_{\mathrm{PP}}$ pin must be at 12.75 V in the programming and verify mode, and $\mathrm{V}_{\mathrm{IL}}$ in the read mode.

## Read Mode

The NMC27C128C has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs toe after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and the addresses have been stable for at least tacc-toe. The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C128C has a standby mode which reduces the active power dissipation by $98 \%$, from 275 mW to 5.5 mW . The NMC27C128C is placed in standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output Or-Tying

Because NMC27C128Cs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) complete assurance that output bus contention will not occur, and
b) the lowest possible memory power dissipation.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1\left(\mathrm{~V}_{\mathrm{PP}}\right)$ will damage the NMC27C128C. The NMC27C128C has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply data to two data lines. When programmed either one or the other of the two transistors is programmed. When accessed, the memory cell will dis-
charge one of the two data lines, providing a differential voltage. This differential signal is then applied through pass devices to a true differential sense amplifier.
Initially, all memory cells are totally unprogrammed. In an unprogrammed state both transistors source the same current through the data lines and thus no differential is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs. The NMC27C128C is in the program and verify mode when $\mathrm{V}_{\mathrm{PP}}$ is raised to 12.75 V . To verify that a device is totally blank, the verify mode must be entered. In the verify mode each transistor of the memory cell is checked against a reference cell. By toggling $\overline{\mathrm{CE}}$ both transistors in the cell are checked. For a totally unprogrammed device in the verify mode all outputs will be at a "1" state for $\overline{\mathrm{CE}}=$ $V_{I H}$ and at a " 0 " state for $\overline{C E}=V_{I L}$.
During programming it is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address, clock, and data inputs are TTL.
When the addresses, clocks and data are stable, an active low, TTL program pulsed is applied to the $\overline{\text { PGM }}$ input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when data from both verify modes matches the input data. The NMC27C128C is programmed with the fast programming algorithm shown in FIGURE 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until the device verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C128C must not be programmed with a DC signal applied to the $\overline{\mathrm{PGM}}$ input. Programming multiple NMC27C128Cs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C128Cs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text { PGM }}$ input (with $\overline{\mathrm{CE}}$ low and $\overline{\mathrm{OE}}$ high) programs the paralleled NMC27C128Cs.

## Program Inhibit

Programming multiple NMC27C128Cs in parallel with different data is also easily accomplished. Except for $\overline{\text { PGM }}$ all like inputs (including $V_{P P}, \overline{C E}$ and $\overline{O E}$ ) of the paralleled NMC27C128Cs may be common. A TTL low level applied to an NMC27C128Cs $\overline{\mathrm{PGM}}$ input (with the other control pins at the appropriate levels) will program that NMC27C128C while keeping the same pin high on the others inhibits programming.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. A verify done in the read mode may not ensure that the bits have been programmed with adequate margins for reliable operation. To guarantee adequate margins the device should be verified in the verify mode. In this mode each transistor of the memory cell is checked against a reference cell. Verify

## Program Verify (Continued)

mode is entered with $V_{C C}$ at $6.25 \mathrm{~V} V_{P P}$ at $12.75 \mathrm{~V}, \overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{PGM}}$ at $\mathrm{V}_{I H}$. $\overline{\mathrm{CE}}$ is at $\mathrm{V}_{I H}$ and the data read for verify mode 1 , and $\overline{C E}$ is at $V_{I L}$ for verify mode 2 . The data read in both modes must be the same as the expected data for a completely programmed cell.

## Manufacturer's Identification Code

The NMC27C128C has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C128C is " 8383 ", where " 83 " designates that it is made by National Semiconductor, and " 83 " designates it as a 128 k part.
The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses $A 1-A 8, A 10-A 13, \overline{C E}$ and $\overline{O E}$ are held at $V_{I L}$ and $\overline{P G M}$ is held at $V_{I H}$. Address $A O$ is held at $V_{I L}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## Erasure Characteristics

The erasure characteristics of the NMC27C128C are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of flourescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. After programming opaque lables should be placed over the NMC27C128C's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C128C is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e.,

UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C128C should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C128C erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (lf distance is doubled the erasure time increases by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## System Consideration

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, ICC, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE I. Mode Selection

| Pins | $V_{\text {PP }}$ <br> (1) | $\begin{aligned} & \overline{O E} \\ & \text { (22) } \end{aligned}$ | $\begin{gathered} \overline{C E} \\ (20) \end{gathered}$ | $\overline{\text { PGM }}$ <br> (27) | $\begin{aligned} & V_{c c} \\ & (28) \end{aligned}$ | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IH }}$ | 5 V | DOUT |
| Standby | $V_{\text {CC }}$ | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | 5 V | Hi-Z |
| Output Disable | $V_{C C}$ | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | Hi -Z |
| Program | $V_{\text {PP }}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Verify (Mode 1) | $V_{P P}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | Dout $\mathrm{V}_{\mathrm{OH}}$ if Blank |
| Verify (Mode 2) | $V_{\text {PP }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | Dout $V_{\text {OL }}$ if Blank |
| Program Inhibit | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IH }}$ | $V_{1 H}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |

## NMC27C256

262,144-Bit (32k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C256 is a high-speed 256k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C256 is designed to operate with a single +5 V power supply with $\pm 5 \%$ or $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C256 is packaged in a 28 -pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 170 ns
- Low CMOS power consumption
- Active power: 55 mW max
- Standby power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C256QE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C256QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS 256k EPROMs
- Fast and reliable programming ( 0.5 ms for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {® }}$ output
- Optimum EPROM for total CMOS systems


## Block Diagram



## Connection Diagram

| $\begin{array}{\|c\|} \hline 27 C 512 \\ 27512 \\ \hline \end{array}$ | 27C128 | $27 \mathrm{C64}$ | 27C32 | $\begin{gathered} 27 C 16 \\ 2716 \end{gathered}$ |  | age |  | $\begin{gathered} 27 C 16 \\ 2716 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 32 \\ 2732 \end{gathered}$ | $\begin{array}{\|c} \hline 27 C 64 \\ 2764 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 27 C 128 \\ 27128 \\ \hline \end{array}$ | $\begin{gathered} 27 C 512 \\ 27512 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A15 | $\mathrm{V}_{\mathrm{PP}}$ | VPP |  |  | $\mathrm{V}_{\mathrm{PP}}-1$ |  | - Vcc |  |  | $V_{\text {cc }}$ | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A12 | A12 | A12 |  |  | ${ }^{2}$ | 27 | A14 |  |  | $\overline{\text { PGM }}$ | PGM | A14 |
| A7 | A7 | A7 | A7 | A7 | 3 | 26 | A13 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ | NC | A13 | A13 |
| A6 | A6 | A6 | A6 | A6 | 4 | 25 | A8 | A8 | A8 | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | A5 | - 5 | 24 | Ag | A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | A4 | A4 - 6 | 23 | - $\mathrm{Al1}$ | $V_{\text {PP }}$ | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | A3 | 7 | 22 | - $\overline{0 \times}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{O E} / V_{P P}$ |
| A2 | A2 | A2 | A2 | A2 | 8 | 21 | - A10 | A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | A1 | 9 | 20 | - CE/PGM | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ |
| A0 | AO | A0 | A0 | AO | $-10$ | 19 | 07 | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | -11 | 18 | $0_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | 12 | 17 | $0_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | 13 | 16 | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND | GND | 14 |  | $0_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C256 pins.

## Order Number NMC27C256Q

 See NS Package Number J28AQCommercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 5 \%$

| Parameter/Order Number | Access Time |
| :--- | :---: |
| NMC27C256Q17 | 170 |
| NMC27C256Q20 | 200 |
| NMC27C256Q25 | 250 |

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time |
| :--- | :---: |
| NMC27C256Q200 | 200 |
| NMC27C256Q250 | 250 |
| NMC27C256Q300 | 300 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time |
| :--- | :---: |
| NMC27C256QE200 | 200 |
| NMC27C256QE250 | 250 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time |
| :--- | :---: |
| NMC27C256QM250 | 250 |
| NMC27C256QM350 | 350 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

Temperature Under Bias
Storage Temperature
All Input Voltages with
Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
VPP Supply Voltage with Respect
to Ground During Programming

$$
\begin{array}{r}
-10^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
+6.5 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
\end{array}
$$

+14.0 V to -0.6 V

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { lCC1 } \\ & \text { (Note 9) } \end{aligned}$ | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \text { CE }=V_{I L}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 20 | mA |
| $\begin{aligned} & \text { ICC2 } \\ & \text { (Note 9) } \end{aligned}$ | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 3 | 10 | mA |
| ICCSB1 | $V_{C c}$ Current (Standby) <br> TTL Inputs | $\overline{C E}=V_{I H}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | Vpp Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{VOH}^{2}$ | Output High Voltage | $\mathrm{IOH}=0 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C256 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q17 |  | Q20, Q200 |  | Q25, Q250 |  | Q300 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| tCE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{O E}$ to Output Delay | $\overline{C E}=V_{\text {IL }}$ |  | 75 |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {dF }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{C E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 105 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Temperature Under Bias | Operating Temp Range |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| All Input Voltages with <br> $\quad$ Respect to Ground (Note 10) | +6.5 V to -0.6 V |
| All Output Voltages with <br> $\quad$ Respect to Ground (Note 10) | $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$ |
| VPp Supply Voltage with <br> Respect to Ground <br> During Programming |  |


| Power Dissipation | 1.0W |
| :---: | :---: |
| Lead Temperature (Soldering, 10 sec .) | $300^{\circ} \mathrm{C}$ |
| VCC Supply Voltage with Respect to Ground | +7.0 V to -0.6 V |
| Operating Conditions (Note 7) |  |
| Temperature Range |  |
| NMC27C256QE200, 250 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C256QM250, M350 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| V CC Power Supply | $5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or GND, $\overline{C E}=V_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I}, \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 5 | 20 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 3 | 10 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCsB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| lpp | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOH}=0 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=0 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C2560 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E200 |  | $\begin{aligned} & \text { E250 } \\ & \text { M250 } \end{aligned}$ |  | M350 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 350 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 350 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{O E}$ to Output Delay | $\overline{C E}=V_{\text {IL }}$ |  | 75 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 60 | 0 | 60 | 0 | 105 | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

Output Load
$C_{L}=100 \mathrm{pF}($ Note 8$)$
$\leq 5 \mathrm{~ns}$
Input Rise and Fall Times
Input Pulse Levels

Timing Measurement Reference Level Inputs Outputs
0.8 V and 2 V
0.8 V and 2 V

AC Waveforms (Notes 6, 7 \& 9)


TL/D/7512-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured VOL1 (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{\text { OE }}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$C_{L}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| tVPS | Vpp Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tves | $V_{\text {cc }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{\overline{C E}}=\mathrm{V}_{\text {IL }}$ | 0 |  | 130 | ns |
| ${ }^{\text {tpw }}$ | Program Pulse Width |  | 0.5 | 0.5 | 10 | ms |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{O E}$ | $\overline{C E}=V_{\text {IL }}$ |  |  | 150 | ns |
| IPP | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $V_{C C}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 5.75 | 6.0 | 6.25 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.2 | 13.0 | 13.3 | V |
| $\mathrm{t}_{\mathrm{FR}}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $V_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P p}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specitication. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the Interactive Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

## Programming Waveforms (Note 3)



Interactive Programming Algorithm Flow Chart


FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C256 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{P}}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 13.0 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-$ toE. $^{\mathrm{E}}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## Standby Mode

The NMC27C256 has a standby mode which reduces the active power dissipation by $99 \%$, from 55 mW to 0.55 mW . The NMC27C256 is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C256s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1\left(\mathrm{~V}_{\mathrm{PP}}\right)$ will damage the NMC27C256.
Initially, and after each erasure, all bits of the NMC27C256 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C256 is in the programming mode when the $V_{P P}$ power supply is at 13.0 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low TTL program pulse is applied to the $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. Any location may be programmed at any timeeither individually, sequentially, or at random. The NMC27C256 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms ). The NMC27C256 must not be programmed with a DC signal applied to the $\overline{C E} / \overline{\mathrm{PGM}}$ input.
Programming multiple NMC27C256s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C256s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ input programs the paralleled NMC27C256s.

## TABLE I. Mode Selection

| Mode Pins | $\overline{C E} / \overline{\text { PGM }}$ (20) | $\begin{array}{r} \overline{O E} \\ (22) \\ \hline \end{array}$ | $V_{\text {PP }}$ <br> (1) | Vcc <br> (28) | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5 V | 5 V | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5 V | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13.0 V | 6 V | DIN |
| Program Verify | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | 13.0 V | 6 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 13.0 V | 6 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C256s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C256s may be common. A TTL low level program pulse applied to an NMC27C256's $\overline{C E} / \overline{P G M}$ input with $V_{P P}$ at 13.0 V will program that NMC27C256. A TTL high level $\overline{C E}$ input inhibits the other NMC27C256s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 13.0 V . $\mathrm{V}_{\mathrm{Pp}}$ must be at $V_{C C}$, except during programming and program verify.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C256 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.
After programming, opaque labels should be placed over the NMC27C256's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C256 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C256 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table II
shows the minimum NMC27C256 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I ${ }^{\mathrm{CC}}$, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Minimum NMC27C256 Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

National Semiconductor

# NMC27C256B High Speed Version 262,144-Bit (32k x 8) UV Erasable CMOS PROM 

## General Description

The NMC27C256B/87C256B is a high-speed 256k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C256B/87C256B is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military temperature ranges.
The NMC27C256B/87C256B is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 120 ns
- Low CMOS power consumption - Active power: 110 mW max
- Standby power: 0.55 mW max
- Optimal EPROM for total CMOS systems
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C256BQE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C256BQM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS 256k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation for NMC27C256B—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {© }}$ output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



## Connection Diagram

| $\begin{array}{\|c\|c} 27 C 512 \\ 27512 \end{array}$ | $\begin{array}{\|c} 27 C 128 \\ 27128 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 27 C 64 \\ 2764 \\ \hline \end{array}$ | $\begin{gathered} 27 C 32 \\ 2732 \end{gathered}$ | $\begin{gathered} 27 C 16 \\ 2716 \end{gathered}$ | $\begin{array}{r} \text { NM } \\ \text { Dual-I } \end{array}$ |  | $\begin{gathered} 27 \mathrm{C} 16 \\ 2716 \\ \hline \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 32 \\ 2732 \\ \hline \end{gathered}$ | $\begin{gathered} 27 C 64 \\ 2764 \end{gathered}$ | $\begin{gathered} 27 C 128 \\ 27128 \\ \hline \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 512 \\ 27512 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A15 | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  | -1 | $v_{\text {ct }}$ |  |  | Vcc | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ |
| A12 | A12 | A12 |  |  | $\mathrm{A}_{12}-2$ | - 4.4 |  |  | $\overline{\text { PGM }}$ | $\overline{\text { PGM }}$ | A14 |
| A7 | A7 | A7 | A7 | A7 | -3 |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A13 | A13 |
| A6 | A6 | A6 | A6 | A6 | -1 | - ^ | A8 | AB | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | A5 | 5 |  | A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | A4 | -1 | - A11 | $V_{\text {Pp }}$ | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | A3 | 0 -1 | - $\overline{\text { of }}$ | $\overline{\text { OE }}$ | $\overline{\mathrm{E}} / \mathrm{V}_{\mathrm{PP}}$ | OE | OE | $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A2 | A2 | A2 | A2 | A2 | $\cdots$ - | A10 | A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | A1 | -1 | a | CE/PGM | CE | CE | CE | CE |
| A0 | A0 | A0 | A0 | A0 | 10 | - 0 | $\mathrm{O}_{7}$ | $0_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $0_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | " | -0, | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $0_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | -12 | -a | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | - 13 | -0. | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND | GND | CNO- ${ }^{14}$ | $5-\mathrm{O}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9125-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C256B pins.
Order Number NMC27C256BQ
See NS Package Number J28AQ

| Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )$V_{C C}=5 V \pm 10 \%$ |  |
| :---: | :---: |
| Parameter/Order Number | Access Time (ns) |
| NMC27C256BQ120 | 120 |
| NMC27C256BQ150 | 150 |
| NMC27C256BQ200 | 200 |
| NMC27C256BQ250 | 250 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C256BQE120 | 120 |
| NMC27C256BQE150 | 150 |
| NMC27C256BQE200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Voltages with |  |
| $\quad$ Respect to Ground |  |
| All Input Voltages except A9 with | +7.0 V to -0.6 V |
| Respect to Ground (Note 10) | +6.5 V to -0.6 V |
| All Output Voltages with |  |
| Respect to Ground (Note 10) | $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND -0.6 V |

$\mathrm{V}_{\mathrm{PP}}$ Supply Voltage and A9

| with Respect to Ground | +14.0 V to -0.6 V |
| :--- | ---: |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 6)

| $V_{C C}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ |
| :--- | ---: |
| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1.0 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{C E}=V_{\text {IH }}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { All Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { All Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}^{\prime}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}^{\text {O }}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C256B |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | Q150 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\text {ce }}$ | $\overline{C E}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{\text {dF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 40 | 0 | 50 | 0 | 55 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ |  | $\overline{O E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{tOH}^{\text {t }}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
$V_{C C}$ Supply Voltages with
Respect to Ground
All Input Voltages except A9 with
Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
$V_{\text {Pp }}$ Supply Voltage and A9 with Respect to Ground
+14.0 V to -0.6 V
$\begin{array}{lr}\text { Power Dissipation } & 1.0 \mathrm{~W} \\ \text { Lead Temperature (Soldering, } 10 \mathrm{sec} .) & 300^{\circ} \mathrm{C}\end{array}$ ESD Rating (Mil Spec 883C, Method 3015.2) 2000V
Operating Conditions (Note 6)

| $V_{C C}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ |
| :--- | ---: |
| Temperature Range |  |
| NMC27C256BQE120 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC27C256BQM150 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or GND, $\overline{C E}=V_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { All Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { All Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{C E}=V_{1 H}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | V Pp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | $V$ |
| $\mathrm{VOH}^{1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C256B |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QE120 |  | QE150, QM150 |  | $\begin{aligned} & \text { QE200, } \\ & \text { QM200 } \end{aligned}$ |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t^{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 120 |  | 150 |  | 200 | ns |
| toe | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 50 |  | 60 |  | 75 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\text { CE High to Output Float }}$ | $\overline{O E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | ns |

## Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

Output Load

Input Rise and Fall Times
Input Pulse Levels

| $C_{L}=$1 TTL Gate and <br> $100 \mathrm{pF}($ Note 8$)$ <br> $\leq 5 \mathrm{~ns}$ | Timing Measurement Reference Level <br> Inputs |
| ---: | :--- |
| 0.45 V to 2.4 V |  |$\quad$ Outputs

0.45 V to 2.4 V

## AC Waveforms (Notes $6,7 \& 9$ )



TL/D/9125-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}(\mathrm{DC})-0.10 \mathrm{~V}$;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}$ (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$C_{L}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{C}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {Pp }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {cc }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay |  | 0 |  | 60 | ns |
| $t_{\text {pw }}$ | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OE }}$ | Data Valid from OE | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| IPP | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {cc }}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| V PP | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\mathrm{FR}}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms



TL/D/9125-5
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P p}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P}$, VCC to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1

Interactive Programming Flow Chart (Note 4)


FIGURE 2

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C256B are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{Pp}}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C256B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs tOE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{\text {OE }}$.
The sense amps are clocked for fast access time. VCC should therefore be maintained at operating voltage during read and verify. If $V_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C256B has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C256B is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C256Bs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14V on pin 1 ( $\mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C256B.
Initially, and after each erasure, all bits of the NMC27C256B are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C256B is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{\text {pp }}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{C E}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C256B is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C256B must not be programmed with a DC signal applied to the $\overline{C E}$ input.
Note: Some programmer manufactures due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).
a) the lowest possible memory power dissipation, and

TABLE I. Mode Selection

| $\begin{aligned} & \text { Pins } \\ & \text { Mode } \end{aligned}$ | $\begin{gathered} \overline{C E}(A L E)^{*} \\ (20) \end{gathered}$ | $\begin{aligned} & \overline{O E} \\ & (22) \end{aligned}$ | $\mathbf{V}_{\mathbf{P}}$ (1) | VCC <br> (28) | Outputs $(11-13,15-19)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5 V | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5V | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{iH}}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 12.75 V | 6.25 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

Programming multiple NMC27C256Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C256B may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{CE}}$ input programs the paralleled NMC27C256B.

## Program Inhibit

Programming multiple NMC27C256Bs in parallel with different data is also easily accomplished. Except $\overline{C E}$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C256Bs may be common. A TTL low level program pulse applied to an NMC27C256B CE input with VPP at 12.75 V will program that NMC27C256B. A TTL high level CE input inhibits the other NMC27C256Bs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.75 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{C C}$ except during programming and program verify.

## Manufacturer's Identlfication Code

The NMC27C256B has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.
The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for NMC27C256B is " 8 F 04 ", where " 8 F " designates that it is made by National Semiconductor, and "04" designates a 256 k part.
The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A14, and all control pins are held at $V_{I L}$. Address pin $A O$ is held at $V_{I L}$ for the manufacturer's code, and held at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read on the eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C256B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms
( $\dot{A})$. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. After programming, opaque labels should be placed over the NMC27C256B window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C2568 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C256B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C256B erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\begin{gathered} A O \\ (21) \end{gathered}$ | $\begin{gathered} 07 \\ (19) \end{gathered}$ | $\begin{gathered} \mathbf{O}_{6} \\ (18) \end{gathered}$ | $\begin{gathered} 0_{5} \\ (17) \end{gathered}$ | $\begin{gathered} \mathrm{O}_{4} \\ (16) \end{gathered}$ | $\begin{gathered} 0_{3} \\ (15) \end{gathered}$ | $\begin{gathered} \mathbf{O}_{2} \\ (13) \end{gathered}$ | $\begin{gathered} 0_{1} \\ (12) \end{gathered}$ | $\begin{gathered} 0_{0} \\ (11) \end{gathered}$ | Hex <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\text {IL }}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

TABLE III. Minimum NMC27C256B Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

# NMC27C256BN <br> High Speed Version 262,144-Bit (32k x 8) One-Time Programmable CMOS PROM 

## General Description

The NMC27C256BN is a high-speed 256k one-time programmable CMOS PROM, ideally suited for applications where fast turnaround and low power consumption are important requirements.
The NMC27C256BN is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27C256BN is packaged in a 28 -pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 120 ns
- Low CMOS power consumption - Active power: 110 mW max
- Standby power: $0.55 \mathrm{~mW} \max$
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Pin compatible with NMOS 256k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation for NMC27C256B-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {© }}$ output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram


Pin Names

| $\mathrm{AO}-\mathrm{A} 14$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

## Connection Diagram

| 27C512 | 27 C 128 | 27 C 64 | 27 C 32 | 27 Cl 16 |
| :---: | :---: | :---: | :---: | :---: |
| A15 | $V_{\text {PP }}$ | $V_{\text {PP }}$ |  |  |
| A12 | A12 | A12 |  |  |
| A7 | A7 | A7 | A7 | A7 |
| A6 | A6 | A6 | A6 | A6 |
| A5 | A5 | A5 | A5 | A5 |
| A4 | A4 | A4 | A4 | A4 |
| A3 | A3 | A3 | A3 | A3 |
| A2 | A2 | A2 | A2 | A2 |
| A1 | A1 | A1 | A1 | A1 |
| A0 | A0 | AO | A0 | A0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |



| 27C16 | 27 C 32 | $27 \mathrm{C64}$ | 27C128 | $27 C 512$ |
| :---: | :---: | :---: | :---: | :---: |
| 2716 | 2732 | 2764 | 27128 | 27512 |
|  |  | $V_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
|  |  | $\overline{\text { PGM }}$ | $\overline{\text { PGM }}$ | A14 |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A13 | A13 |
| A8 | A8 | A8 | A8 | A8 |
| A9 | A9 | A9 | A9 | A9 |
| $\mathrm{V}_{\mathrm{PP}}$ | A11 | A11 | A11 | A11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{O E}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A10 | A10 | A10 | A10 | A10 |
| $\overline{C E} / \overline{\text { PGM }}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{C E}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

# Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C256BN pins. 

Order Number NMC27C256BN See NS Package Number N28B

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C256BN120 | 120 |
| NMC27C256BN150 | 150 |
| NMC27C256BN200 | 200 |
| NMC27C256BN250 | 250 |

Note: For non-commercial temperature range parts, call factory.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Respect to Ground (Note 10)

$$
+6.5 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND -0.6 V
$V_{\text {PP }}$ Supply Voltage and A9 with
Respect to Ground
+14.0 V to -0.6 V

Power Dissipation
1.0W
$V_{C C}$ Supply Voltage
with Respect to Ground
+7.0 V to -0.6 V
Lead Temperature (Soldering, 10 sec.$) \quad 300^{\circ} \mathrm{C}$ ESD Rating
(Mil Spec 883C, Method 3015.2)
2000V

## Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC} 1$ <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| $\mathrm{I}_{\text {CCSB1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C256BN |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 120 |  | 150 |  | 200 |  | 250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{O E}$ to Output Delay | $\overline{C E}=V_{\text {IL }}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 10 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and |  |  |
| ---: | :---: | ---: |
| $\mathrm{C}_{\mathrm{L}}=$$100 \mathrm{pF}($ Note 8) | Timing Measurement Reference Level <br> Inputs | 0.8 V and 2 V |
| $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |

## AC Waveforms (Notes 6, 7\&9)



TL/D/9691-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}}$ ( DC ) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$C_{L}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $V_{\text {PP }}$ may be connected to $V_{C C}$ except during programming.

Input Rise and Fall Times
0.45 V to 2.4 V

Input Pulse Levels

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{O E}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $\mathrm{V}_{\mathrm{PP}}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvCs | $V_{\text {cc }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ D | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay |  | 0 |  | 60 | ns |
| $t_{\text {PW }}$ | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| toe | Data Valid from $\overline{O E}$ | $\overline{O E}=V_{\text {IL }}$ |  |  | 100 | ns |
| $I_{\text {PP }}$ | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=V_{\mathrm{IH}} \end{aligned}$ |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{C}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | ns |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | ns |

## Programming Waveforms



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1


## Functional Description

## device operation

The six modes of operation of the NMC27C256BN are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $V_{\text {Pp }}$. The $V_{P P}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $V_{C C}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C256BN has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( ${ }_{\mathrm{C}} \mathrm{CE}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C256BN has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C256BN is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C256BN are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $1(\mathrm{VPP})$ will damage the NMC27C256BN.
Initially, and after each erasure, all bits of the NMC27C256BN are in the " 1 " state. Data is introduced by selectively programming "Os" into the desired bit locations. Although only " 0 s " will be programmed, both " 1 s " and " 0 s " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C256BN is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{O E}$ is at $V_{I H}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low TTL program pulse is applied to the CE input. A program pulse must be applied at each address location to be programmed. The NMC27C256BN is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C256BN must not be programmed with a DC signal applied to the $\overline{C E}$ input.
Note: Some program manufacturers due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).
Programming multiple NMC27C256BNs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C256BNs may be connected together when they are programmed with the same data. A low level

## Functional Description <br> (Continued)

TTL pulse applied to the $\overline{C E}$ input programs the paralleled NMC27C256BNs.

The NMC27C256BN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a " 0 " it cannot be changed back to a " 1 ".
If an application requires erasing and reprogramming, the NMC27C256BQ UV erasable PROM in a windowed package should be used.

## Program Inhibit

Programming multiple NMC27C256BNs in parallel with different data is also easily accomplished. Except $\overline{C E}$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C256BNs may be common. A TTL low level program pulse applied to an NMC27C256BNs $\overline{C E}$ input with $V_{P P}$ at 12.75 V will program that NMC27C256BN. A TTL high level $\overline{C E}$ input inhibits the other NMC27C256BNs from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.75 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $\mathrm{V}_{\mathrm{CC}}$ except during programming and program verify.

## Manufacturer's Identification Code

The NMC27C256BN has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for NMC27C256BN is " 8 F 04 ", where " 8 F " designates that it is made by National Semiconductor, and "04" designates a 256 k part.
The code is accessed by applying $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A14, and all control pins are held at $\mathrm{V}_{\mathrm{IL}}$. Address pin $A 0$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and held at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read on the eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated VCC transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{\mathbf{0}}$ <br> $(21)$ | $\mathbf{0}_{\mathbf{7}}$ <br> $(19)$ | $\mathbf{0}_{\mathbf{6}}$ <br> $(\mathbf{1 8 )}$ | $\mathbf{0}_{5}$ <br> $(17)$ | $\mathbf{0}_{\mathbf{4}}$ <br> $(16)$ | $\mathbf{0}_{\mathbf{3}}$ <br> $(\mathbf{1 5 )}$ | $\mathbf{0}_{\mathbf{2}}$ <br> $(\mathbf{1 3})$ | $\mathbf{0}_{\mathbf{1}}$ <br> $(\mathbf{1 2 )}$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

National Semiconductor

## NMC27C256C 262,144-Bit (32k x 8) <br> UV Erasable CMOS PROM (Very High Speed Version)

## General Description

The NMC27C256C is a high-speed 256 k , UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C256C is designed to operate with a single +5 V power supply with $10 \%$ tolerance.
The NMC27C256C is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability. A two transistor memory cell is used for speed enhancement.

## Features

- Clocked sense amps and two transistor memory cell for fast access time down to 55 ns
- Low CMOS power consumption
— Active power: 275 mW max
- Standby power: 5.5 mW max
- Performance compatible to current high speed microprocessors
- Pin compatible with standard CMOS and NMOS EPROMS
- Single 5V power supply
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control
■ High current CMOS level output drivers


## Block Diagram



Pin Names

| Pin Name | Description |
| :--- | :--- |
| A0-A14 | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{OO}-\mathrm{O7}$ | Outputs |

## Connection Diagram

| $27 C 512$ | 27 C 128 | 27 C 64 | 27 C 32 | 27 C 16 |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2 7 5 1 2}$ | 27128 | 2764 | 2732 | 2716 |
| A15 | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  |
| A 12 | A 12 | A 12 |  |  |
| A7 | A 7 | A 7 | A 7 | A 7 |
| A 6 | A 6 | A 6 | A 6 | A 6 |
| A 5 | A 5 | A 5 | A 5 | A 5 |
| A 4 | A 4 | A 4 | A 4 | A 4 |
| A 3 | A 3 | A 3 | A 3 | A 3 |
| A 2 | A 2 | A 2 | A 2 | A 2 |
| A 1 | A 1 | A 1 | A 1 | A 1 |
| AO | A 0 | A 0 | A 0 | A 0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |



| 27 C 16 | 27 C 32 | 27 C 64 | 27 C 128 | 27 C 512 |
| :---: | :---: | :---: | :---: | :---: |
| 2716 | $\mathbf{2 7 3 2}$ | 2764 | 27128 | 27512 |
|  |  | $V_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
|  |  | $\overline{\mathrm{PGM}}$ | $\overline{\mathrm{PGM}}$ | A 14 |
| $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A 13 | A 13 |
| A 8 | A 8 | A 8 | A 8 | A 8 |
| A 9 | A 9 | A 9 | A 9 | A 9 |
| $\mathrm{~V}_{\mathrm{PP}}$ | A 11 | A 11 | A 11 | A 11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A 10 | A 10 | A 10 | A 10 | A 10 |
| $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9692-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C256CQ pins.

> Order Number NMC27C256CQ
> See NS Package Number J28AQ

Commercial Temp Range ( $\mathbf{0}^{\circ} \mathrm{C}$ to $\mathbf{7 0}{ }^{\circ} \mathrm{C}$ ) $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 V} \pm \mathbf{1 0 \%}$

| Parameter/ <br> Order Number | Access <br> Time (ns) |
| :---: | :---: |
| NMC27C256CQ55 | 55 |
| NMC27C256CQ70 | 70 |
| NMC27C256CQ90 | 90 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avaliability and specifications.

Temperature Under Bias Storage Temperature All Input Voltages except A9 with Respect to Ground (Note 10)
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{C C}$ Supply Voltage and A9 with Respect to Ground

ESD Rating
(Mil Spec 883C, Method 3015.2) 2000V
VPp Supply Voltage and A9 with Respect
to Ground During Programming +14.0 V to -0.6 V
Power Dissipation 1.0W
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

$V_{C C}$ Power Supply

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{C C 1}$ (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathfrak{f}=20 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 30 | 70 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Curre. ' (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=20 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 25 | 50 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{C E}=2.40 \mathrm{~V}$ |  | 2 | 5 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 1.0 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | (Note 10) | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ (Note 7) | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ (Note 7 ) | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C256C |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q55 |  | Q70 |  | Q90 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{O E}=V_{\text {IL }}$ |  | 55 |  | 70 |  | 90 | ns |
| $t_{\text {ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 55 |  | 70 |  | 90 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 25 |  | 30 |  | 40 | ns |
| $t_{D F}$ <br> (Note 2) | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 25 | 0 | 30 | 0 | 40 | ns |
| tcF <br> (Note 2) | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 25 | 0 | 30 | 0 | 40 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 12 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions

$\begin{array}{lr}\text { Input Rise and Fall Times } \quad \leq 5 \mathrm{~ns} \\ \text { Input Pulse Levels } & 0 \mathrm{~V} \text { to } 3.0 \mathrm{~V}\end{array}$
Output Load is $97.6 \Omega$ between All Outputs and 2.01 V ,

$$
\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \text { (Note 8) }
$$

Timing Measurement Reference Level Inputs
0.8 V and 2 V

Outputs $\quad 0.8 \mathrm{~V}$ and 2 V


TL/D/9692-3

AC Waveforms (Notes 6, 7, 9)


TL/D/9692-4
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be to $t_{A C C}-t_{O E}$ after address change without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}(\mathrm{DC})-0.10 \mathrm{~V}$;
Low to TRI-STATE, the measured $V_{O L 1}(D C)+0.10 V$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu F$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: $\mathrm{C}_{\mathrm{L}}: 30 \mathrm{pF}$ includes fixture capacitance.
Note 9: $V_{P p}$ may be connected to $V_{C C}$ except during programming.
Note 10: Inputs and outputs can undershoot -2.0 V for a maximum of 20 ns .

## Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| IVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvcs | $V_{C C}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | (Notes 5, 6) | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| IPP | Vpp Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  | 60 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 60 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{\text {PP }}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voitage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tVM1 | Data Valid from $\overline{\mathrm{OE}}$ (Verify Mode 1) | $\begin{aligned} & V_{P P}=V_{P P} \\ & C E=V_{I H} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| tvm2 | Data Valid from $\overline{\mathrm{CE}}$ (Verify Mode 2) | $\begin{aligned} & V_{P P}=V_{P P} \\ & \overline{O E}=V_{I L} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |

Programming Waveforms (Note 4)


TL/D/9692-5
Note 1: National's standard product warranty applies only to devices programmed to the specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{Pp}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{Pp}}$. The NSC27C256CQ must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent overshoot exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the Fast Programming Algorithm at typical power supply voltages and timings. The Min and Max limit parameters are design parameters, not tested or guaranteed.

## Fast Programming Algorithm Flow Chart



FIGURE 1

## Functional Description

## DEVICE OPERATION

The modes of operation of the NMC27C256C are listed in Table I. It should be noted that all inputs for the modes may be at TTL levels. The power supplies required are $V_{P P}$ and $V_{C C}$. The $V_{C C}$ power supply must be at 6.25 V during the programming modes and at 5 V in the other modes. The $\mathrm{V}_{\mathrm{PP}}$ pin must be at 12.75 V in the programming and verify mode, and $V_{C C}$ in the read mode.

## READ MODE

The NMC27C256C has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}-t_{\mathrm{OE}}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## STANDBY MODE

The NMC27C256C has a standby mode which reduces the active power dissipation from 275 mW to 5.5 mW . The NMC27C256C is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## OUTPUT OR-TYING

Because NMC27C256s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a. The lowest possible memory power dissipation, and
b. Complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (Pin 20) be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ (Pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING

CAUTION: Exceeding 14V on Pin $1\left(V_{\mathrm{PP}}\right)$ will damage the NMC27C256C. The NMC27C256C has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply data to two data lines. When programmed either one or the other of the two transistors is programmed. When accessed the memory cell will discharge one of the two data lines, providing a differential voltage. This differential signal is then applied through pass devices to a true differential sense amplifier.
Initially, all memory cells are totally unprogrammed. In an unprogrammed state both transistors source the same current through the data lines and thus no differential is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs. To verify that a device is totally blank, the verify mode must be entered. In the verify mode each transistor of the memory cell is checked against a reference cell. By toggling $\overline{C E}$ both transistors in the cell are checked. For a totally unprogrammed device in the verify mode all outputs will be at a " 1 " state for $\overline{C E}=V_{I H}$ and at a " 0 " state for $\overline{C E}=$ $\mathrm{V}_{\mathrm{IL}}$.
The NMC27C256C is in the program mode when $V_{P P}$ is raised to 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathbb{I}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address, clock, and data inputs are TTL.
When the addresses, clocks, and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{CE}}$ input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when data from both verify modes matches input

TABLE I. Mode Selection

| Pins | $\begin{aligned} & \overline{C E} \\ & \text { (20) } \end{aligned}$ | $\begin{aligned} & \overline{O E} \\ & \text { (22) } \end{aligned}$ | $V_{\text {PP }}$ <br> (1) | $V_{C C}$ <br> (28) | Outputs $(11-13)$ <br> (15-19) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5.0 V | 5.0 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5.0 V | 5.0 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | 5.0 | 5.0 | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Verify (Mode 1) | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {IL }}$ | 12.75 V | 6.25 V | Dout <br> $\mathrm{V}_{\mathrm{OH}}$ if Blank) |
| Verify (Mode 2) | VIL | $V_{\text {IL }}$ | 12.75 V | 6.25 V | Dout <br> $V_{\text {OL }}$ if Blank) |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

data. The NMC27C256C is programmed with the fast programming algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu$ s pulse. The NMC27C256C must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}}$ input.
Programming multiple NMC27C256C in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C256C may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{CE}}$ input (with $\overline{\mathrm{OE}}$ high) programs the paralleled NMC27C256Cs.

## PROGRAM INHIBIT

Programming multiple NMC27C256Cs in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $V_{P P}$ and $\overline{O E}$ ) of the paralleled NMC27C256Cs may be in common. A TTL low level applied to an NMC27C256C's $\overline{C E}$ input (with the other control pins at the appropriate levels) will program that NMC27C256C while keeping the same pin high on the others inhibits programming.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. A verify done in the read mode may not ensure that the bits have been programmed with adequate margins for reliable operation. To guarantee adequate margins the device should be verified in the verify mode. In this mode each transistor of the memory cell is checked against a reference cell. Verify mode is entered with $V_{P P}$ at 12.75 V and $\overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IL}} . \overline{\mathrm{CE}}$ is at $\mathrm{V}_{1 H}$ and the data read for verify Mode 1 , and at $\mathrm{V}_{\mathrm{IL}}$ for verify Mode 2. The data read in both modes must be the same as the expected data for a completely programmed cell.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C256C has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C256C is " 8304 ", where " 83 " designates that it is made by National Semiconductor, and "04" designates it is a 256 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A13, $\overline{C E}$ and $\overline{O E}$ are held at $\mathrm{V}_{\mathrm{IL}}$. Address AO is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C256C are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. Opaque labels should be placed over the NMC27C256C's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C256C is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{Wsec} / \mathrm{cm}^{2}$.

TABLE II. Manufacturer's Identification Code

| Pins | A0 <br> $(10)$ | O7 <br> $(19)$ | O6 <br> $(18)$ | O5 <br> $(17)$ | O4 <br> $(16)$ | O3 <br> $(15)$ | O2 <br> $(13)$ | O1 <br> (12) | O0 <br> (11) | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

## Functional Description (Continued)

The NMC27C256C should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C256C erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled as the erasure time increases by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

TABLE III. Minimum NMC27C256C Erasure Time

| Light Intensity <br> $\left(\mu \mathbf{W} / \mathbf{c m}^{* *} \mathbf{2}\right)$ | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, ICc, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

National Semiconductor

NMC27C512A

## 524,288-Bit High Speed Version

 ( $64 \mathrm{k} \times 8$ ) UV Erasable CMOS PROM
## General Description

The NMC27C512A is a high-speed 512k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C512A is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C512A is packaged in a 28 -pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

■ Clocked sense amps for fast access time down to 120 ns

■ Low CMOS power consumption

- Active Power: 110 mW max
- Standby Power: 0.55 mW max
- Optimum EPROM for total CMOS system
- Performance compatible to NSC800TM CMOS microprocessor
■ Single 5 V power supply
- Extended temperature range (NMC27C512AQE), $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, and military temperature range (NMC27C512AQM), $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS 512k EPROMS
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control.
- High current CMOS level output drivers


## Block Diagram



## Connection Diagram

| 27C256 | 27 C 128 | $27 \mathrm{C64}$ | 27 C 32 | 27 C 16 |
| :---: | :---: | :---: | :---: | :---: |
| 27256 | 27128 | 2764 | 2732 | 2716 |
| $V_{\text {PP }}$ | VPP | VPP |  |  |
| A12 | A12 | A12 |  |  |
| A7 | A7 | A7 | A7 | A7 |
| A6 | A6 | A6 | A6 | A6 |
| A5 | A5 | A5 | A5 | A5 |
| A4 | A4 | A4 | A4 | A4 |
| A3 | A3 | A3 | A3 | A3 |
| A2 | A2 | A2 | A2 | A2 |
| A1 | A1 | A1 | A1 | A1 |
| A0 | AO | A0 | A0 | A0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |

NMC27C512AQ Dual-In-Line Package


| $\begin{array}{\|c} 27 \mathrm{C} 16 \\ 2716 \end{array}$ | $\begin{gathered} 27 C 32 \\ 2732 \end{gathered}$ | 27C64 | $\left.\begin{array}{\|c\|} \hline 27 C 128 \\ 27128 \end{array} \right\rvert\,$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | VCC |
|  |  | $\overline{\text { PGM }}$ | PGM | A14 |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A13 | A13 |
| A8 | A8 | A8 | A8 | A8 |
| A9 | A9 | A9 | A9 | A9 |
| $\mathrm{V}_{\mathrm{PP}}$ | A11 | A11 | A11 | A11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\text { OE }}$ | $\overline{\text { OE }}$ | $\overline{\mathrm{OE}}$ |
| A10 | A10 | A10 | A10 | A10 |
| $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{C E}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9181-2
Order Part Number NMC27C512AQ
See NS Package Number J28AQ
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C512A pins.
Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :---: | :---: |
| NMC27C512AQ120 | 120 |
| NMC27C512AQ150 | 150 |
| NMC27C512AQ200 | 200 |
| NMC27C512AQ250 | 250 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C512AQE120 | 120 |
| NMC27C512AQE150 | 150 |
| NMC27C512AQE200 | 200 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C512AQM150 | 150 |
| NMC27C512AQM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

$\begin{array}{lr}\text { Temperature Under Bias } & -10^{\circ} \mathrm{C} \text { to }+80^{\circ} \mathrm{C} \\ \text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { All Input Voltages except } \mathrm{A}_{9} \& \overline{\mathrm{OE} / \mathrm{V}_{\mathrm{PP}}} \begin{array}{l}\text { with Respect to Ground (Note 9) }\end{array} & +6.5 \mathrm{~V} \text { to }-0.6 \mathrm{~V} \\ \begin{array}{l}\mathrm{V}_{\mathrm{CC}} \text { Supply Voltage with } \\ \quad \text { Respect to Ground }\end{array} \\ \begin{array}{l}\text { ESD Rating } \\ \quad \text { (Mil. Std. 883C, Method 3015.2) } \\ \text { All Output Voltages with } \\ \text { Respect to Ground (Note 9) }\end{array} \quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V} \text { to GND }-0.6 \mathrm{~V}\end{array}$

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $G N D, \overline{C E}=V_{I H}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| lpp | VPP Load Current | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=V_{C C}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC1 }}$ | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{I H} \text { or } V_{\mathrm{IL}}, I / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCsB1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| $\mathrm{I}_{\text {CCSB2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C512A |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | Q150 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE to Output Delay }}$ | $\overline{C E}=V_{\text {IL }}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 \& $\overline{O E} / V_{P P}$ with Respect to Ground (Note 9) $\quad+6.5 \mathrm{~V}$ to -0.6 V
All Output Voltages with
Respect to Ground (Note 9) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
$\overline{\text { OE }} / \mathrm{V}_{\mathrm{PP}}$ Supply Voltage \& A9

$$
\text { with Respect to Ground } \quad+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

Power Dissipation 1.0W

| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\text {CC S Supply Voltage with }}$ |  |
| $\quad$ Respect to Ground | +7.0 V to -0.6 V |
| ESD Rating |  |
| $\quad$ (Mil. Std. 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 6)
Temperature Range NMC27C256BQE120, 150, $200 \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ NMC27C256BQM150, 200

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$V_{C C}$ Power Supply

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $V_{I N}=V_{C C}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICCI | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| $\mathrm{I}_{\text {ccsb2 }}$ | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=V_{\mathrm{CC}}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C512A |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QE120 |  | QE150, QM150 |  | QE200, QM200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 120 |  | 150 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 | ns |
| toe | $\overline{O E}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 50 |  | 60 |  | 75 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{t} F}$ | CE High to Output Float | $\overline{O E}=V_{1 L}$ | 0 | 40 | 0 | 50 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

## Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} 1}$ | Input Capacitance <br> except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 9 | 12 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | OE/ <br> Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 20 | 25 | pF |

## AC Test Conditions

Output Load

Input Rise and Fall Times
Input Pulse Levels

$C_{L}=$| 1 TTL Gate and |
| ---: |
| $100 \mathrm{pF}($ Note 8$)$ |
| $\leq 5 \mathrm{~ns}$ |
| 0.45 V to 2.4 V |

0.45 V to 2.4 V

Timing Measurement Reference Level
Inputs
Outputs
0.8 V and 2 V
0.8 V and 2 V

## AC Waveforms (Notes 6, 7)



TL/D/9181-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\mathbb{C E}$ without impacting $t_{A C C}$.
Note 4: The t $t_{\text {DF }}$ and ICF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $V_{\text {OL1 }}$ (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{O E}$ or $\overline{C E}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes 1,2,3 and 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | OE Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tos | Data Setup Time |  | 1 |  |  | $\mu s$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{cf}}$ | Chip Enable to Output Float Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toen | $\overline{\text { OE Hold Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DV }}$ | Data Valid from $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 250 | ns |
| tpRT | $\overline{\text { OE Pulse Rise Time }}$ During Programming |  | 50 |  |  | ns |
| $t_{V R}$ | $\mathrm{V}_{\text {Pp }}$ Recovery Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| IPP | Vpp Supply Current During <br> Programming Pulse | $\begin{aligned} & \overline{C E}=V_{I L} \\ & \overline{O E}=V_{P P} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{R}}$ | Temperature Ambient | - | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13 | V |
| $\mathrm{T}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2 | V |

Note 1: National's standard product warranty applies to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max limit parameters are design parameters, not tested or guaranteed.

## Programming Waveforms



TL/D/9181-5

Fast Programming Algorithm Flow Chart (Note 4)


TL/D/9181-7
FIGURE 1

## Interactive Programming Algorithm Flow Chart (Note 4)



FIGURE 2

## Functional Description

## device operation

The six modes of operation of the NMC27C512A are listed in Table I. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{O E} / V_{P P}$ during programming. In the program mode the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input is pulsed from a TTL low level to 12.75 V .

## Read Mode

The NMC27C512A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{O E}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}-t_{0 E}$.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C512A has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C512A is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C512A are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E} / V_{P P}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on pin $22(\overline{\mathrm{OE}} / \mathrm{VPP})$ will damage the NMC27C512A.
Initially, and after each erasure, all bits of the NMC27C512A are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C512A is in the programming mode when the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ is at 12.75 V . It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{C C}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{CE}}$ input. A program pulse must be applied at each address location to be programmed.
The NMC27C512A is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single $100 \mu$ s pulse.
The NMC27C512A must not be programmed with a DC sig nal applied to the $\overline{\mathrm{CE}}$ input.
Programming multiple NMC27C512AS in parallel with the same data can be easily acccomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C512A may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{C E}$ input programs the paralleled NMC27C512A.
Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (Shown in Figure 2).

TABLE I. Mode Selection

| Pins | $\begin{gathered} \overline{C E} \\ (20) \end{gathered}$ | $\overline{O E} / V_{P P}$ <br> (22) | $V_{c c}$ <br> (28) | $\begin{aligned} & \text { Outputs } \\ & (11-13,15-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5.0 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5.0 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | 12.75V | 6.25 V | DiN |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 6.25 V | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5.0 V | $\mathrm{Hi}-\mathrm{Z}$ |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C512A in parallel with different data is also easily accomplished. Except $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel NMC27C512A may be common. A TTL low level program pulse applied to an NMC27C512A's $\overline{C E}$ input with $\overline{O E} / V_{P P}$ at 12.75 V will program that NMC27C512A. A TTL high level $\overline{C E}$ input inhibits the other NMC27C512A from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ and $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$. data should be verified $t_{D V}$ after the falling edge of $\overline{C E}$.

## Manufacturer's Identification Code

The NMC27C512A has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C512A is, " 8 F 85 ", where " 8 F " designates that it is made by National Semiconductor, and " 85 " designates a 512 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A15, $\overline{C E}$, and $\overline{O E}$ are held at $V_{I L}$. Address $A 9$ is held at $V_{I L}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C512A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.

After programming opaque labels should be placed over the NMC27C512A's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C512A is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C512A should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C512A erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, $I_{\mathrm{C}}$, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk, capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{\mathbf{0}}$ <br> $(10)$ | $\mathbf{0}_{7}$ <br> $(19)$ | $\mathbf{0}_{6}$ <br> $(18)$ | $\mathbf{0}_{5}$ <br> $(17)$ | $\mathbf{0}_{4}$ <br> $(16)$ | $\mathbf{0}_{3}$ <br> $(15)$ | $\mathbf{0}_{\mathbf{2}}$ <br> $(13)$ | $\mathbf{0}_{1}$ <br> $(12)$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85 |

TABLE III. Minimum NMC27C512A Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

National Semiconductor

# NMC27C512AN 524,288-Bit (64k x 8) One Time Programmable CMOS PROM 

## General Description

The NMC27C512AN is a high-speed 512 k UV one time programmable CMOS EPROM, ideally suited for applications where fast turnaround and low power consumption are important requirements.
The NMC27C512AN is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C512AN is packaged in a 28 -pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

■ Clocked sense amps for fast access time down to 120 ns

- Low CMOS power consumption
- Active Power: 110 mW max
- Standby Power: 0.55 mW max
- Optimum EPROM for total CMOS systems
- Performance compatible to NSC800TM CMOS microprocessor
■ Single 5V power supply
- Pin compatible with NMOS 512k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



Connection Diagram

| 27 C 256 | 27 C 128 | 27 C 64 | 27 C 32 | 27 C 16 |
| :---: | :---: | :---: | :---: | :---: |
| 27256 | 27128 | 2764 | 2732 | 2716 |
| $\mathrm{~V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  |
| A 12 | A 12 | A 12 |  |  |
| A 7 | A 7 | A 7 | A 7 | A 7 |
| A 6 | A 6 | A 6 | A 6 | A 6 |
| A 5 | A 5 | A 5 | A 5 | A 5 |
| A 4 | A 4 | A 4 | A 4 | A 4 |
| A 3 | A 3 | A 3 | A 3 | A 3 |
| A 2 | A 2 | A 2 | A 2 | A 2 |
| A 1 | A 1 | A 1 | A 1 | A 1 |
| AO | AO | AO | AO | AO |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |

NMC27C512AN Dual-In-LIne Package


| 27 C 16 | 27 C 32 | 27 C 64 | 27 C 128 | 27 C 256 |
| :---: | :---: | :---: | :---: | :---: |
| 2716 | 2732 | 2764 | 27128 | 27256 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
|  |  | $\overline{\mathrm{PGM}}$ | $\overline{\mathrm{PGM}}$ | A 14 |
| $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | NC | A 13 | A 13 |
| A 8 | A 8 | A 8 | A 8 | A 8 |
| A 9 | A 9 | A 9 | A 9 | A 9 |
| $\mathrm{~V}_{\mathrm{PP}}$ | A 11 | A 11 | A 11 | A 11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ |
| A 10 | A 10 | A 10 | A 10 | A 10 |
| $\mathrm{CE} / \mathrm{V}_{\mathrm{PP}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/8754-2
Order Number NMC27C512AN
See NS Package Number N28B

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C512AN pins.

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C512AN120 | 120 |
| NMC27C512AN150 | 150 |
| NMC27C512AN200 | 200 |
| NMC27C512AN250 | 250 |

Note: For non-commercial temperature range parts, call the factory.

```
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for avallability and specifications.
```

Temperature Under Bias
Storage Temperature
All Input Voltages except A9 and
$\overline{O E} / V_{P P}$ with Respect to Ground (Note 9)
$V_{\text {CC }}$ Supply Voltage with with Respect to Ground All Output Voltages with Respect to Ground (Note 9) $\quad V_{C C}+1$ to GND -0.6 V $\overline{O E} / V_{P P}$ Supply Voltage and A9 with Respect to Ground

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

| Power Dissipation | 1.0 W |
| :--- | ---: |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |

(Soldering, 10 sec .)
2000 V

## Operating Conditions (Note 6)

Temperature Range
NMC27C512AN120, 150,200, $250 \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{\text {CC }}$ Power Supply $+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND} \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CCI }}$ | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I} \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{C E}=G N D, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{C C} \text { or } G N D, \\ & 1 / O=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{C E}=V_{I H}$ |  | 0.1 | 1 | mA |
| ${ }^{\text {c CCSB2 }}$ | $\mathrm{V}_{\mathrm{Cc}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{lOL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{VOH}_{1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| VOH 2 | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C512A |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q120 |  | 0150 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| ${ }^{\text {t CEE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{O E}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 50 |  | 60 |  | 75 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | OE High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\text { CE High to Output Float }}$ | $\overline{O E}=V_{\text {IL }}$ | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$, Whichever Occurred First | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> Except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 5 | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 8 | 10 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Input <br> Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 16 | 20 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and | Timing Measurement Reference Level |  |
| ---: | :---: | ---: |
| $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}($ Note 8$)$ | Inputs | 0.8 V and 2 V |
| $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |

Input Rise and Fall Times
Input Pulse Levels

## AC Waveforms (Notes 6,7)



TL/D/8754-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}(\mathrm{DC})-0.10 \mathrm{~V}$.
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL1}}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
CL: 100 pF includes fixture capacitance.
Note 9: Inputs and outputs can undershoot to -2.0 V for 20 ns Max.

Programming Characteristics (Notes $1,2,3$ and 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\mathrm{OE}}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CF}}$ | Chip Enable to Output Float Delay | $\overline{O E}=V_{1 L}$ | 0 |  | 60 | ns |
| tPW | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toen | $\overline{\mathrm{OE}}$ Hold Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| tov | Data Valid from $\overline{\mathrm{CE}}$ | $\overline{O E}=V_{1 L}$ |  |  | 250 | ns |
| $t_{\text {PRT }}$ | $\overline{\mathrm{OE}}$ Pulse Rise Time During Programming |  | 50 |  |  | ns |
| $t_{\text {VR }}$ | $V_{\text {PP }}$ Recovery Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| IPP | VPp Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=V_{\mathrm{PP}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{C C}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $V_{I H}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{I}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tves | $V_{C C}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |

Programming Waveforms


TL/D/8754-4
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P p}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P p}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{p p}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Cc}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm at typical power supply voltages and timings. The Min and Max Limit Parameters are design parameters, not tested or guaranteed.

Fast Programming Algorithm Flow Chart (Note 4)


FIGURE 1

## Interactive Programming Algorithm Flow Chart (Note 4)



FIGURE 2

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C512AN are listed in Table I. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{O E} / V_{P P}$ during programming. In the program mode the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input is pulsed from a TTL low level to 12.75 V .

## Read Mode

The NMC27C512AN has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( CE ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}{ }^{-}$ toe.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## Standby Mode

The NMC27C512AN has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C512AN is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because EPROMs are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connection. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{O E} / V_{P P}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14V on pin 22 ( $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C512AN.
Initially, and after each erasure, all bits of the NMC27C512AN are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C512AN is in the programming mode when $\overline{\mathrm{OE} /}$ $V_{P P}$ is at 12.75 V . It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{C C}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the CE input. A program pulse must be applied at each address location to be programmed. The NMC is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu$ pulse.
Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).
The NMC27C512AN must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}}$ input.
Programming multiple NMC27C512As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C512AN may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{C E}$ input programs the paralleled NMC27C512AN.
The NMC27C512AN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a " 0 " it cannot be changed back to a " 1 ".
If an application requires erasing and reprogramming, the NMC27C512AQ UV Erasable PROM in a windowed package should be used.

TABLE I. Mode Selection

| Pins | $\begin{gathered} \hline \overline{C E} \\ (20) \end{gathered}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ <br> (22) | $v_{c c}$ <br> (28) | $\begin{aligned} & \text { Outputs } \\ & (11-13,15-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5.0 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5.0 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | 5.0 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\text {IH }}$ | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

## PROGRAM INHIBIT

Programming multiple NMC27C512ANs in parallel with different data is also easily accomplished. Except for CE all like inputs (including $\overline{O E}$ ) of the parallel NMC27C512AN may be common. A TTL low level program pulse applied to an NMC27C512A's $\overline{C E}$ input with $\overline{O E} / V_{P P}$ at 12.75 V will program that NMC27C512AN. A TTL high level CE input inhibits the other NMC27C512A from being programmed.

## PROGRAM VERIFY

A verity should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with $\overline{O E} / V_{P P}$ and $\overline{C E}$ at $V_{\text {IL }}$. Data should be verified tDV after the falling edge of $\overline{C E}$.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C512AN has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for NMC27C512AN is " 8 F 85", where " 8 F " designates that it is made by National Semiconductor, and " 85 " designates a 512 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A15, $\overline{C E}$ and $\overline{O E}$ are held at $V_{\mathrm{IL}}$. Address $A 9$ is held at $V_{\mathrm{IL}}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the eight data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

## TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{0}$ <br> $(10)$ | $\mathbf{0}_{7}$ <br> $(19)$ | $\mathbf{0}_{6}$ <br> $(18)$ | $\mathbf{0}_{5}$ <br> $(17)$ | $\mathbf{0}_{4}$ <br> $(16)$ | $\mathbf{0}_{\mathbf{3}}$ <br> $(15)$ | $\mathbf{0}_{2}$ <br> $(13)$ | $\mathbf{0}_{1}$ <br> $(12)$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(11)$ | Hex <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85 |

## NMC27C010 (Former NMC27C1023)* 1,048,576-Bit (128k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C010 is a high-speed 1024k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C010 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C010 is packaged in a 32 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
- Active power: 110 mW max
- Standby power: 0.55 mW max
- Performance compatible to NSC800тM CMOS microprocessor
- Single 5V power supply
- Extended temperature range ( $\mathrm{NMC27C010QE}$ ), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and military temperature range (NMC27C010QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS bytewide 1024k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 16$ | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

[^3]TL/D/9182-1

## Connection Diagram

| $\begin{gathered} 27 C 512 \\ 27512 \end{gathered}$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{gathered} 27 C 128 \\ 27128 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 64 \\ 2764 \end{gathered}$ | $\begin{aligned} & V_{P P}=1 \\ & A 16=1 \end{aligned}$ | 32 31 | $-\frac{v_{C C}}{-\frac{P G M}{}}$ | $\begin{gathered} 27 C 64 \\ 2764 \end{gathered}$ | $\begin{gathered} 27 C 128 \\ 27128 \end{gathered}$ | $\begin{gathered} 27 C 256 \\ 27256 \end{gathered}$ | $\begin{gathered} 27 \mathrm{C} 512 \\ 27512 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A15 | VPP | $V_{\text {PP }}$ | $V_{\text {PP }}$ | A15-3 | 30 | -NC | VCC | VCC | $V_{\text {cc }}$ | $V_{\text {cc }}$ |
| A12 | A12 | A12 | A12 | ${ }^{112}-4$ | 29 | -A14 | $\overline{\text { PGM }}$ | $\overline{\text { PGM }}$ | A14 | A14 |
| A7 | A7 | A7 | A7 | A7-5 | 28 | -A13 | NC | A13 | A13 | A13 |
| A6 | A6 | A6 | A6 | A6-6 | 27 | -A8 | A8 | A8 | A8 | A8 |
| A5 | A5 | A5 | A5 | A5-7 | 26 | - A9 | A9 | A9 | A9 | A9 |
| A4 | A4 | A4 | A4 | A4-8 | 25 | -A11 | A11 | A11 | A11 | A11 |
| A3 | A3 | A3 | A3 | $\mathrm{A}^{3}-9$ | 24 | - $\overline{0} \mathrm{E}$ | $\overline{O E}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{O E} / V_{P P}$ |
| A2 | A2 | A2 | A2 | A2-10 | 23 | -A10 | A10 | A10 | A10 | A10 |
| A1 | A1 | A1 | A1 | -11 | 22 | - $\overline{C E}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ |
| A0 | AO | AO | AO | $A_{0}-12$ | 21 | $-0_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $0_{0}-13$ | 20 | $-0_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $00_{1}-14$ | 19 | $-0_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}-15$ | 18 | $-\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND | GND | GND | GND-16 | 17 | $-\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

NMC27C010Q
Dual-In-Line Package

TL/D/9182-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C010 pins.
Order Number NMC27C010Q See NS Package Number J32AQ

Commercial Temperature Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C010Q150 | 150 |
| NMC27C010Q170 | 170 |
| NMC27C010Q200 | 200 |
| NMC27C010Q250 | 250 |

Extended Temperature Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C010QE170 | 170 |
| NMC27C010QE200 | 200 |
| NMC27C010QE200 | 200 |

Military Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C010QM170 | 170 |
| NMC27C010QM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| All Input Voltages except A9 with Respect to Ground (Note 10) | +6.5 V to -0.6 V |
| All Output Voltages with Respect to Ground (Note 10) | $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$ |
| $V_{\text {PP }}$ Supply Voltage and A9 with Respect to Ground During Programming | +14.0 V to -0.6 V |
| VCC Supply Voltage with Respect to Ground | +7.0 V to -0.6 V |


| Power Dissipation | 1.0 W |
| :--- | ---: |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating  <br> $\quad$ (Mil Spec 883C, Method 3015.2) $\quad 2000 \mathrm{~V}$ |  |

Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $V_{\text {CC }}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or GND, $\overline{C E}=\mathrm{V}_{\text {IH }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{I} C \mathrm{C} 1}$ <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{I L}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| $l^{\text {I CCSB1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) TTL Inputs | $\overline{C E}=V_{I H}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C010 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q150 |  | Q170 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{1 L}, \overline{\text { PGM }}=V_{I H}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE to Output Delay }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 60 |  | 75 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\text {cF }}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{I L}, \overline{\text { PGM }}=V_{I H}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {tor }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias Storage Temperature
All Input Voltages except A9 with
Respect to Ground (Note 10)
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
$V_{\text {PP }}$ Supply Voltage and A9
with Respect to Ground
During Programming
$V_{C C}$ Supply Voltage with

| Respect to Ground | +7.0 V to -0.6 V |
| :--- | ---: |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)
Temperature Range

$$
\text { NMC27C010QE120, 150, } 200 \quad-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$ NMC27C010QM150, 200

$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\text {l }}$ | Input Load Current | $V_{\text {IN }}=V_{C C}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{I}} \mathrm{CC} 1$ <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \hline \overrightarrow{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I}, \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| $\mathrm{I}_{\text {CCSB2 }}$ | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | VPP Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C010Q |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E150 |  | E170, M170 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\mathrm{IL}} \\ & \mathrm{PGM}=V_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 | ns |
| $t_{\text {ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 150 |  | 170 |  | 200 | ns |
| $t_{\text {OE }}$ | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 60 |  | 75 |  | 75 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{I L}, \overline{\text { PGM }}=V_{I H}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ |  | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| ${ }^{\text {tor }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{C E}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 9 | 15 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | 15 | pF |

## AC Test Conditions

Output Load

Input Rise and Fall Times
Input Pulse Levels

Timing Measurement Reference Level Inputs
0.8 V and 2 V 0.8 V and 2 V

AC Waveforms (Notes 6, 7, \& 9)


TL/D/9182-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$. $\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes 1, 2, 3\&4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A S}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {t CES }}$ | $\overline{\text { CE Setup Time }}$ | $\overline{\mathrm{OE}}=\mathrm{V}_{1 \mathrm{H}}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {bF }}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{O E}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| IPP | VPp Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{\text {PP }}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $t_{\text {fR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Programming Waveforms (Note 3)


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max limit parameters are design parameters, not tested or guaranteed.

Fast Programming Algorithm Flow Chart


FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C010 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{PP}}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $V_{C C}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C010 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toE after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.
The sense amps are clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the specified voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C010 has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C010 is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because the NMC27C010 is usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2 -line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ be decoded and used as the primary device selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14V on the $\mathrm{V}_{\mathrm{PP}}$ or A 9 pin will damage the NMC27C010.
Initially, and after each erasure, all bits of the NMC27C010 are in the " 1 " state. Data is introduced by selectively pro-
gramming " 0 's" into the desired bit locations. Although only " 0 ' $s$ " will be programmed, both " 1 ' $s$ " and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C010 is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C010 is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu$ s pulse. The NMC27C010 must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C010 in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel NMC27C010 may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{PGM}}$ input programs the paralleled NMC27C010.

## Program Inhibit

Programming multiple NMC27C010's in parallel with different data is also easily accomplished. Except for CE all like inputs (including $\overline{O E}$ and $\overline{P G M}$ ) of the parallel NMC27C010 may be common. A TTL low level program pulse applied to an NMC27C010's $\overline{\mathrm{PGM}}$ input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V will program that NMC27C010. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C010's from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.75 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{C C}$, except during programming and program verify.

## Manufacturer's Identification Code

The NMC27C010 has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.
The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NMC27C010 is " 8 F 86 ", where " 8 F " designates that it is made by National Semiconductor, and " 86 " designates a 1 Megabit byte-wide part.

## Functional Description (Continued)

TABLE I. Mode Selection

| Pins | $\begin{aligned} & \overline{C E} \\ & \text { (22) } \end{aligned}$ | $\begin{aligned} & \overline{O E} \\ & (24) \end{aligned}$ | $\begin{aligned} & \overline{\text { PGM }} \\ & \text { (31) } \end{aligned}$ | $V_{P P}$ <br> (1) | $V_{C C}$ <br> (32) | $\begin{aligned} & \text { Outputs } \\ & (13-15,17-21) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {CC }}$ | 5 V | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | $V_{\text {CC }}$ | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Program | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{0}$ <br> $(12)$ | $\mathbf{O}_{\mathbf{7}}$ <br> $(21)$ | $\mathbf{O}_{6}$ <br> $(20)$ | $\mathbf{O}_{5}$ <br> $(19)$ | $\mathbf{O}_{4}$ <br> $(18)$ | $\mathbf{O}_{\mathbf{3}}$ <br> $(17)$ | $\mathbf{O}_{\mathbf{2}}$ <br> $(15)$ | $\mathbf{O}_{\mathbf{1}}$ <br> $(14)$ | $\mathbf{O}_{\mathbf{0}}$ <br> $(13)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\text {IH }}$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86 |

The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A16, and all control pins are held at $\mathrm{V}_{\mathrm{IL}}$. Address pin $A 0$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and held at $V_{1 H}$ for the device code. The code is read on the eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C010 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms $(\AA)$. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.

## AFTER PROGRAMMING

Opaque labels should be placed over the NMC27C010 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C010 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C010 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C010 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is
changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICc, has three segments that are of interest to the system de-sign)-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{C}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE III. NMC27C010 Minimum Erasure Time

| $\left.\begin{array}{c}\text { Light Intensity } \\ (\mu \text { Watts/cm }\end{array}\right)$ | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

# 1,048,576-Bit (64k x 16) UV Erasable CMOS PROM 

## General Description

The NMC27C1024 is a high-speed 1024k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C1024 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.
The NMC27C1024 is packaged in a 40 -pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption - Active Power: 110 mW max
- Standby Power: $550 \mu \mathrm{~W}$ max
- Performance compatible to 16 -bit and 32 -bit microprocessors
- Single 5V power supply

■ Extended temperature range (NMC27C1024QE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C1024QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
■ Pin compatible with NMOS wordwide 1024k EPROMs

- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {© }}$ output
- Optimum EPROM for total CMOS systems
- Manufacturer's Identification Code for automatic programming control
■ High current CMOS level output drivers


## Block Diagram



Pin Names

| $\mathrm{AO}-\mathrm{A} 15$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{15}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |

TL/D/8806-1


Note: National's socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C1024 pins.

Commercial Temperature Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C1024Q150 | 150 |
| NMC27C1024Q170 | 170 |
| NMC27C1024Q200 | 200 |
| NMC27C1024Q250 | 250 |

Extended Temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C1024QE150 | 150 |
| NMC27C1024QE170 | 170 |
| NMC27C1024QE200 | 200 |

Military Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C1024QM170 | 170 |
| NMC27C1024QM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
All Input Voltages except A9 with
Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad V_{C C}+1.0$ to GND-0.6V
$V_{p p}$ Supply Voltage and A9 with
Respect to Ground
During Programming
$V_{C C}$ Supply Voltage with
Respect to Ground
+14.0 V to -0.6 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
+7.0 V to -0.6 V

Power Dissipation
1.0W

Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD rating
(MiL Spec 883C Method 3015.2)
2000V

## Operating Conditions (Note 7)

Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply $+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC1 }}$ <br> (Note 9) | $V_{C C}$ Current (Active) TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ${ }^{\text {I CC2 }}$ <br> (Note 9) | $V_{C C}$ Current (Active) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz}$ Inputs $=V_{C C}$ or GND, $\mathrm{I} / \mathrm{O}=0 \mathrm{~mA}$ |  | 10 | 20 | mA |
| ${ }^{\text {I CCSB1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ${ }^{\text {I CCSB } 2}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| $l_{\text {lpp }}$ | V PP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{VOH}^{2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | Q150 |  | Q170 |  | Q200 |  | Q250 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{iL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{HH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE }}$ to Output Delay | $\begin{aligned} & \overline{\overline{C E}}=V_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{HH}} \\ & \hline \end{aligned}$ |  | 60 |  | 75 |  | 75 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output }}$ Float | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{H}} \end{aligned}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{O E}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
All Input Voltages except A9 with
Respect to Ground (Note 10)
All Output Voltages with
Respect to Ground (Note 10) $\quad V_{C C}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{\text {Pp }}$ Supply Voltage and A9
with Respect to Ground
During Programming
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V

READ OPERATION
DC Electrical Characteristics

| VCC Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground |  |
| Power Dissipation | 1.0 V to -0.6 V |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)
Temperature Range NMC27C1024QE120, 150, $200 \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ NMC27C1024QM150, $200 \quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\text {CC }}$ Power Supply

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $V_{\text {IN }}=V_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND, $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { ICC1 } \\ & \text { (Note 9) } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ${ }^{\text {I CCSB1 }}$ | $V_{C C}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $V_{C C}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| lpp | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{J}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOLL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C1024Q |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E150 |  | E170, M170 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\overline{C E}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 | ns |
| tce | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 150 |  | 170 |  | 200 | ns |
| $t_{\text {tob }}$ | $\overline{O E}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 60 |  | 75 |  | 75 | ns |
| $t_{\text {bF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{I L}, \overline{P G M}=V_{I H}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| ${ }^{\text {tob }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\overline{C E}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 12 | 20 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 13 | 20 | pF |

## AC Test Conditions

Output Load $\quad 1 \mathrm{TTL}$ Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Note 8) Input Rise and Fall Times $\leq 5 \mathrm{~ns}$ Input Pulse Levels $\quad 0.45 \mathrm{~V}$ to 2.4 V

| Timing Measurement Reference Level |  |
| :--- | :--- |
| Inputs | 0.8 V and 2 V |
| Outputs | 0.8 V and 2 V |

## AC Waveforms (Notes 6, 7, \& 9)



TL/D/8806-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V
Low to TRI-STATE, the measured $V_{O L 1}(D C)+0.10 \mathrm{~V}$
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{IOL}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
CL: 100 pF includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to -2.0 V for 20 ns max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Set-Up Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| tces | $\overline{\text { CE Set-Up Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Set-Up Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvps | $\mathrm{V}_{\text {pp }}$ Set-Up Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{C C}$ Set-Up Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toe | Data Valid From $\overline{O E}$ | $\overline{C E}=V_{\text {IL }}$ |  |  | 100 | ns |
| Ipp | $V_{\text {PP }}$ Supply Current during Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LL}} \\ & \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| $\mathrm{ICC}^{\text {c }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  |  |  | 10 | mA |
| $t_{\text {r }}$ | Temp Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $\mathrm{V}_{\text {PP }}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{T}_{\text {CR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{tin}^{\text {N }}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



TL/D/8806-10
Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{P}}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$. $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the Fast Program Algorithm, at typical power supply voltages and timings. The min and max limit parameters are design parameters, not tested or guaranteed.

Fast Programming Algorithm Flow Chart


FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C1024 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $\mathrm{V}_{\mathrm{CC}}$ and $V_{\text {PP }}$. The $V_{\text {PP }}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C1024 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE})}$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t} C \mathrm{E}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}$-toe.
The sense amps are clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## Standby Mode

The NMC27C1024 has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C1024 is placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C1024s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ (pin 2) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on the VPp or A9 pin will damage the NMC27C1024.
Initially, and after each erasure, all bits of the NMC27C1024 are in the " 1 " state. Data is introduced by selectively programming " 0 's" into the desired bit locations. Although only " 0 's" will be programmed, both " 1 's" and " 0 ' $s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C1024 is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $V_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. The NMC27C1024 is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of $100 \mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C1024 must not be programmed with a DC signal applied to the $\overline{\text { PGM input. }}$
Programming multiple NMC27C1024s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel NMC27C1024s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{P G M}$ input programs the paralleled NMC27C1024s.

TABLE I. Mode Selection

| Pins | $\overline{C E}$ <br> (2) | $\overline{O E}$ <br> (20) | $\overline{\text { PGM }}$ <br> (39) | $\begin{aligned} & V_{\mathrm{pp}} \\ & \text { (1) } \end{aligned}$ | $\begin{aligned} & V_{c c} \\ & (40) \end{aligned}$ | $\begin{aligned} & \text { Outputs } \\ & (3-10,12-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Dout |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {CC }}$ | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75V | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C1024s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$, all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C1024 may be common. A TTL low level program pulse applied to an NMC27C1024 $\overline{\text { PGM }}$ input with CE at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V will program that NMC27C1024. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C1024s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.5 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $V_{C C}$ except during programming and program verify.

## Manufacturer's Identification Code

The NMC27C1024 has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.
The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NMC27C1024 is "8FD6", where "8F" designates that it is made by National Semiconductor, and "D6" designates a 1 Meg part.
The code is accessed by applying $12 \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A15, and all control pins are held at $\mathrm{V}_{\mathrm{IL}}$. Address pin $A O$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and held at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read on the lower eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C1024 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. After programming opaque labels should be placed
over the NMC27C1024 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C1024 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C1024 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C1024 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{Cc}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{\mathbf{0}}$ <br> $(21)$ | $\mathbf{0}_{\mathbf{7}}$ <br> $(\mathbf{1 2 )}$ | $\mathbf{0}_{6}$ <br> $(13)$ | $\mathbf{0}_{5}$ <br> $(14)$ | $\mathbf{0}_{\mathbf{4}}$ <br> $(15)$ | $\mathbf{0}_{\mathbf{3}}$ <br> $(16)$ | $\mathbf{0}_{\mathbf{2}}$ <br> $(17)$ | $\mathbf{0}_{\mathbf{1}}$ <br> $(18)$ | $\mathbf{0}_{\mathbf{0}}$ <br> $(19)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | $\mathbf{1}$ | 0 | 1 | 0 | 1 | 1 | 0 | D 6 |

TABLE III. Minimum NMC27C1024 Erasure Time
\(\left.$$
\begin{array}{|c|c|}\hline \begin{array}{c}\text { Light Intensity } \\
\text { (Micro-Watts/cm }\end{array} \text { ) }\end{array}
$$ \quad \begin{array}{c}Erasure Time <br>

(Minutes)\end{array}\right]\)| 15,000 | 20 |
| :---: | :---: |
| 10,000 | 50 |
| 5,000 |  |

National Semiconductor

## NMC27C020

2,097,152-Bit (256k x 8) UV Erasable CMOS PROM

## General Description

The NMC27C020 is a high-speed 2048k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C020 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.
The NMC27C020 is packaged in a 32 -pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
—Active power: 110 mW max
- Standby power: 0.55 mW max
- Performance compatible to NSC800TM CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C020QE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and military temperature range (NMC27C020QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available
- Pin compatible with NMOS bytewide 2 meg EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {® }}$ output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 17$ | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |

## Connection Diagram

| 27 C 512 | $\mathbf{2 7 C 2 5 6}$ | $\mathbf{2 7 C 1 2 8}$ | 27 C 64 | $\mathbf{2 7 C 0 1 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2 7 5 1 2}$ | $\mathbf{2 7 2 5 6}$ | $\mathbf{2 7 1 2 8}$ | $\mathbf{2 7 6 4}$ | $\mathbf{2 7 0 1 0}$ |
|  |  |  |  | $\mathrm{~V}_{\mathrm{PP}}$ |
|  |  |  |  | A 16 |
| A 5 | $\mathrm{~V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | A 15 |
| A 12 | A 12 | A 12 | A 12 | A 12 |
| A 7 | A 7 | A 7 | A 7 | A 7 |
| A 6 | A 6 | A 6 | A 6 | A 6 |
| A 5 | A 5 | A 5 | A 5 | A 5 |
| A 4 | A 4 | A 4 | A 4 | A 4 |
| A 3 | A 3 | A 3 | A 3 | A 3 |
| A 2 | A 2 | A 2 | A 2 | A 2 |
| A 1 | A 1 | A 1 | A 1 | A 1 |
| A 0 | A 0 | A 0 | A 0 | A 0 |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND | GND | GND | GND |


| 27 C 010 | 27 C 64 | 27 C 128 | 27 C 256 | $\mathbf{2 7 C 5 1 2}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2 7 0 1 0}$ | $\mathbf{2 7 6 4}$ | $\mathbf{2 7 1 2 8}$ | $\mathbf{2 7 2 5 6}$ | $\mathbf{2 7 5 1 2}$ |
| $\mathrm{~V}_{\mathrm{CC}}$ |  |  |  |  |
| $\overline{\mathrm{PGM}}$ |  |  |  |  |
| NC | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| A 14 | $\overline{\mathrm{PGM}}$ | $\overline{\mathrm{PGM}}$ | A 14 | A 14 |
| A 13 | NC | A 13 | A 13 | A 13 |
| A 8 | A 8 | A 8 | A 8 | A 8 |
| A 9 | A 9 | A 9 | A 9 | A 9 |
| A 11 | A 11 | A 11 | A 11 | A 11 |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A 10 | A 10 | A 10 | A 10 | A 10 |
| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}} / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{CE}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9694-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C020 pins.
Order Number NMC27C020Q See NS Package Number J32AQ

Commercial Temperature Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C020Q150 | 150 |
| NMC27C020Q170 | 170 |
| NMC27C020Q200 | 200 |
| NMC27C020Q250 | 250 |

Extended Temperature Range ( $-\mathbf{4 0}{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 V \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C020QE170 | 170 |
| NMC27C020QE200 | 200 |
| NMC27C020QE200 | 200 |

Military Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C020QM170 | 170 |
| NMC27C020QM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

Temperature Under Bias $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+6.5 V to -0.6 V
Respect to Ground (Note 10)
All Output Voltages with Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
$\mathrm{V}_{\mathrm{PP}}$ Supply Voltage and A9 with Respect to Ground During Programming
$\mathrm{V}_{\mathrm{CC}}$ Supply Voltage with Respect to Ground

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

+7.0 V to -0.6 V

| Power Dissipation | 1.0 W |
| :--- | ---: |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\prime}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, I / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| Iccsb1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICcsb2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | V PP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C020 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q150 |  | Q170 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| $t_{\text {tee }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE }}$ to Output Delay | $\overline{C E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 60 |  | 75 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| tCF | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{O E}=V_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=V_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with
Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND -0.6 V
$V_{\text {PP }}$ Supply Voltage and A9
with Respect to Ground
During Programming
+14.0 V to -0.6 V

| $V_{C C}$ Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground | +7.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

## Operating Conditions (Note 7)

Temperature Range
NMC27C020QE120, 150, 200

$$
\begin{array}{r}
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
5 \mathrm{~V} \pm 10 \%
\end{array}
$$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $\mathrm{V}_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| Iccsb2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| Ipp | VPP Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{lOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C020Q |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E150 |  | E170, M170 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 | ns |
| $t_{\text {ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 150 |  | 170 |  | 200 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 60 |  | 75 |  | 75 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\text { CE High to Output Float }}$ | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}, \overline{\text { PGM }}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 9 | 15 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | 15 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and | Timing Measurement Reference Level |  |
| ---: | :--- | ---: |
| $\mathrm{C}_{\mathrm{L}}=$$100 \mathrm{pF}($ Note 8$)$ Inputs | 0.8 V and 2 V <br> $\leq 5 \mathrm{~ns}$ | Outputs |
| 0.45 V to 2.4 V |  | 0.8 V and 2 V |

## AC Waveforms (Notes 6, 7 \& 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The $t_{D F}$ and $t_{C F}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}$ (DC) +0.10 V .
Note 5: TRI-STATE may be attained using $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Input Rise and Fall Times
0.45 V to 2.4 V

Input Pulse Levels
surement Reference Leve Inputs 0.8 V and 2 V

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Tур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | OE Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {CES }}$ | $\overline{C E}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{C E}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| toe | Data Valid from OE | $\overline{C E}=V_{\text {IL }}$ |  |  | 100 | ns |
| Ipp | Vpp Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $t_{\text {IN }}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after Vpp. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.
Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}}$, VCC to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verity are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

Fast Programming Algorithm Flow Chart


FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C020 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $V_{P P}$. The $V_{P P}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $V_{C C}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C020 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}})$ is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}$ - toe.
The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

## Standby Mode

The NMC27C020 has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C020 are placed in the standby mode by applying a CMOS high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C020s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ be decoded and used as the primary device selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on the VPp or A9 pin will damage the NMC27C020.

Initially, and after each erasure, all bits of the NMC27C020 are in the " 1 " state. Data is introduced by selectively programming " 0 ' $s$ " into the desired bit locations. Although only " 0 ' $s$ " will be programmed, both " 1 ' $s$ " and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C020 is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low TTL program pulse is applied to the $\overline{\mathrm{PGM}}$ input. A program pulse must be applied at each address location to be programmed. The NMC27C020 is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C020 must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C020s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel NMC27C020s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{P G M}$ input programs the paralleled NMC27C020s.

## Program Inhibit

Programming multiple NMC27C020s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$, all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C020s may be common. A TTL low level program pulse applied to an NMC27C020 $\overline{\mathrm{PGM}}$ input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V will program that NMC27C020. A TTL high level $\overline{\mathrm{CE}}$ input inhibits the other NMC27C020s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V . $\mathrm{V}_{\mathrm{PP}}$ must be at $\mathrm{V}_{\mathrm{CC}}$ except during programming and program verify.

## Manufacturer's Identification Code

The NMC27C020 has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

Functional Description (Continued)
TABLE I. Mode Selection

| Pins | $\overline{C E}$ <br> (22) | $\begin{aligned} & \overline{O E} \\ & (24) \end{aligned}$ | $\overline{\text { PGM }}$ <br> (31) | $V_{\text {PP }}$ <br> (1) | $\begin{aligned} & V_{\mathrm{Cc}} \\ & (32) \end{aligned}$ | Outputs$(13-15,17-21)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Dout |
| Standby | $\mathrm{V}_{\text {IH }}$ | Don't Care | Don't Care | $V_{\text {CC }}$ | 5 V | Hi-Z |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | Hi-Z |

TABLE II. Manufacturer's Identificatiion Code

| Pins | AO <br> $(12)$ | $\mathbf{O}_{\mathbf{7}}$ <br> $(21)$ | $\mathbf{O}_{\mathbf{6}}$ <br> $(20)$ | $\mathbf{O}_{5}$ <br> $(19)$ | $\mathbf{O}_{\mathbf{4}}$ <br> $(18)$ | $\mathbf{O}_{\mathbf{3}}$ <br> $(17)$ | $\mathbf{O}_{\mathbf{2}}$ <br> $(15)$ | $\mathbf{O}_{1}$ <br> $(14)$ | $\mathbf{O}_{\mathbf{0}}$ <br> $(13)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 |

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NMC27C020 is " $8 F 07$ ', where " 8 F " designates that it is made by National Semiconductor, and " 07 " designates a 2 Megabit byte-wide part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A17, and all control pins are held at $\mathrm{V}_{\mathrm{IL}}$. Address pin $A 0$ is held at $\mathrm{V}_{\mathrm{IL}}$ for the manufacturer's code, and held at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read on the eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C020 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA$ - $4000 \AA$ range.
After programming, opaque labels should be placed over the NMC27C020 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C020 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C020 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C020 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of
4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I Icc, has three segments that are of interest to the system de-signer)-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE III. NMC27C020
Minimum Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

National

## NMC27C2048

## 2,097,152-Bit (128k x 16) UV Erasable CMOS PROM

## General Description

The NMC27C2048 is a high-speed 2048k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C2048 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.
The NMC27C2048 is packaged in a 40 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption - Active Power: 110 mW max
— Standby Power: $550 \mu \mathrm{~W}$ max
- Performance compatible to 16 -bit and 32-bit microprocessors
- Single 5 V power supply

■ Extended temperature range (NMC27C2048QE), $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and military temperature range (NMC27C2048QM), $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, available

- Pin compatible with NMOS wordwide 2048k EPROMs
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\text {® }}$ output
- Optimum EPROM for total CMOS systems

■ Manufacturer's identification code for automatic programming control
■ High current CMOS level output drivers

## Block Diagram



Pin Names

| A0-A16 | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{O}_{0}-\mathrm{O}_{15}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| NC | No Connect |



Note: National's socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C2048Q pins.

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C2048Q150 | 150 |
| NMC27C2048Q170 | 170 |
| NMC27C2048Q200 | 200 |
| NMC27C2048Q250 | 250 |

$V_{C C}=5 V \pm 10 \%$ Extended Temperature Range
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C2048QE170 | 170 |
| NMC27C2048QE200 | 200 |
| NMC27C2048QE200 | 200 |

$\mathrm{V}_{\mathrm{CC}}=\mathbf{5 V} \pm \mathbf{1 0 \%}$ Military Temperature Range
$\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C2048QM170 | 170 |
| NMC27C2048QM200 | 200 |

## COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{\text {PP }}$ Supply Voltage and A9 with Respect to Ground During Programming
$V_{C C}$ Supply Voltage with Respect to Ground

$$
+14.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

$$
+7.0 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

| Power Dissipation | 1.0 W |
| :--- | ---: |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| (Mil Spec 883C, Method 3015.2) | 2000 V |

Operating Conditions (Note 7)
Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}$ Power Supply
$+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 9) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \hline \mathrm{CE}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $V_{C C}$ Current (Standby) TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{C E}=V_{C C}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| IPP | V ${ }_{\text {Pp }}$ Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}^{\prime}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C2048 |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q150 |  | Q170 |  | Q200 |  | Q250 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 150 |  | 170 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE to Output Delay }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 60 |  | 75 |  | 75 |  | 100 | ns |
| $t_{\text {DF }}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{C E}=V_{I L}, \overline{P G M}=V_{I H}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\text { CE High to Output Float }}$ | $\overline{O E}=V_{I L}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## MILITARY AND EXTENDED TEMPERATURE RANGE

## Absolute Maximum Ratings (Note 1)

If Milltary/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias
Storage Temperature
Operating Temp. Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A9 with
Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to $\mathrm{GND}-0.6 \mathrm{~V}$
Vpp Supply Voltage and A9
with Respect to Ground
During Programming
+14.0 V to -0.6 V

| VCC Supply Voltage with |  |
| :--- | ---: |
| $\quad$ Respect to Ground | +7.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ (Mil Spec 883C, Method 3015.2) | 2000 V |

## Operating Conditions (Note 7)

Temperature Range

| NMC27C2048QE120, 150, 200 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC27C2048QM150, 200 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| CC Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 (Note 9) | $\mathrm{V}_{\mathrm{Cc}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}}, f=5 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 15 | 30 | mA |
| ICC2 <br> (Note 9) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{GND}, \mathrm{f}=5 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 20 | mA |
| ICCSB1 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) <br> TTL Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) CMOS Inputs | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 100 | $\mu \mathrm{A}$ |
| lpp | VPP Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | - Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-1.6 \mathrm{~mA}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{IOL}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C2048Q |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E150 |  | E170, M170 |  | E200, M200 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ |  | 150 |  | 170 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 150 |  | 170 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{C E}=V_{I L}, \overline{P G M}=V_{I H}$ |  | 60 |  | 75 |  | 75 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ |  | 50 | 0 | 55 | 0 | 55 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | $\overline{\mathrm{CE}}$ High to Output Float | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}}$ | 0 | 50 | 0 | 55 | 0 | 55 | ns |
| ${ }^{\text {tor }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

## Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 2)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 12 | 20 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ | 13 | 20 | pF |

## AC Test Conditions

Output Load

| 1 TTL Gate and | Timing Measurement Reference Level |  |
| :---: | :---: | :---: |
| $C_{L}=100 \mathrm{pF}$ (Note 8) | Inputs | 0.8 V and 2 V |
| $\leq 5 \mathrm{~ns}$ | Outputs | 0.8 V and 2 V |
| 0.45 V to 2.4 V |  |  |

## AC Waveforms (Notes 6, 7, \& 9)



TL/D/9695-3
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not $100 \%$ tested.
Note 3: $\overline{O E}$ may be delayed up to $t_{A C C}$ - toE after the falling edge of $\overline{C E}$ without impacting $t_{A C C}$.
Note 4: The t $\mathrm{t}_{\mathrm{DF}}$ and $\mathrm{t}_{\mathrm{CF}}$ compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 5: TRI-STATE may be attained using $\overline{O E}$ or $\overline{C E}$.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 7: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 8: 1 TTL Gate: $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.
$\mathrm{C}_{\mathrm{L}}: 100 \mathrm{pF}$ includes fixture capacitance.
Note 9: $\mathrm{V}_{\mathrm{PP}}$ may be connected to $\mathrm{V}_{\mathrm{CC}}$ except during programming.
Note 10: Inputs and outputs can undershoot to $\mathbf{- 2 . 0 V}$ for 20 ns Max.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CES }}$ | $\overline{\mathrm{CE}}$ Setup Time | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ | 1 |  |  | $\mu \mathrm{s}$ |
| tDS | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvPS | $V_{\text {Pp }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvcs | $\mathrm{V}_{\text {cC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 60 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OE }}$ | Data Valid from $\overline{O E}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| $\mathrm{IPP}^{\text {P }}$ | VPP Supply Current During Programming Pulse | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

## Programming Waveforms (Note 3)



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $V_{P P}$ or $V_{C C}$.

Note 3: The maximum absolute allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{\mathrm{Pp}}$, $V_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

## Fast Programming Algorithm Flow Chart



FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C2048 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are $V_{C C}$ and $\mathrm{V}_{\mathrm{PP}}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 12.75 V during the three programming modes, and must be at 5 V in the other three modes. The $V_{C C}$ power supply must be at 6.25 V during the three programming modes, and at 5 V in the other three modes.

## Read Mode

The NMC27C2048 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs $\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.
The sense amps are clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## Standby Mode

The NMC27C2048 has a standby mode which reduces the active power dissipation by over $99 \%$, from 110 mW to 0.55 mW . The NMC27C2048 is placed in the standby mode by applying a CMOS high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tying

Because NMC27C2048s are usually used in larger memory arrays, National has provided a 2 -line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 2) be decoded and used as the primary
device selecting function, while $\overline{\mathrm{OE}}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## Programming

CAUTION: Exceeding 14 V on the VPp or A9 pin will damage the NMC27C2048.
Initially, and after each erasure, all bits of the NMC27C2048 are in the " 1 " state. Data is introduced by selectively programming " 0 's" into the desired bit locations. Although only " 0 's" will be programmed, both " 1 's" and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The NMC27C2048 is in the programming mode when the $V_{P P}$ power supply is at 12.75 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, an active low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. The NMC27C2048 is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 ns pulses until it verifies good, up to a maximum of 25 pulses. Most memory cell will Program with a single 100 ns pulse. The NMC27C2048 must not be programmed with a DC signal applied to the $\overline{\text { PGM }}$ input.
Programming multiple NMC27C2048s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel NMC27C2048s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text { PGM }}$ input programs the paralleled NMC27C2048s.

TABLE I. Mode Selection

| Pins | $\overline{C E}$ <br> (2) | $\begin{gathered} \overline{\mathrm{OE}} \\ (20) \end{gathered}$ | $\overline{\text { PGM }}$ <br> (39) | $v_{P P}$(1) | $v_{c c}$(40) | $\begin{aligned} & \text { Outputs } \\ & (3-10,12-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode |  |  |  |  |  |  |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | $V_{\text {CC }}$ | 5 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Output Disable | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 5 V | Hi-Z |
| Program | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 12.75 V | 6.25 V | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | 6.25 V | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Don't Care | 12.75 V | 6.25 V | Hi-Z |

## Functional Description (Continued)

## Program Inhibit

Programming multiple NMC27C2048s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$ all like inputs (including $\overline{\mathrm{OE}}$ and $\overline{\mathrm{PGM}}$ ) of the parallel NMC27C2048 may be common. A TTL low level program pulse applied to an NMC27C1024's $\overline{\text { PGM }}$ may be common. A TTL low level program pulse applied to an NMC27C1024s $\overline{\text { PGM }}$ input with $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.75 V will program that NMC27C2048. A TTL high level CE input inhibits the other NMC27C2048s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with $V_{P P}$ at 12.5 V . Except during programming and program verify, $\mathrm{V}_{\mathrm{PP}}$ must be at $\mathrm{V}_{\mathrm{CC}}$.

## Manufacturer's Identification Code

The NMC27C2048 has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.
The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NMC27C2048 is " 8 F57", where " 8 F " designates that it is made by National Semiconductor, and " 57 " designates a 2 Meg part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A16, and all control pins are held at $V_{I L}$. Address pin $A O$ is held at $V_{I L}$ for the manufacturer's code, and held at $V_{I H}$ for the device code. The code is read on the lower eight data pins, $\mathrm{O}_{0}-\mathrm{O}_{7}$. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C2048 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range.
dow will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the NMC27C2048 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C2048 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C2048 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system de-signer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk, capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

## After Programming

Opaque labels should be placed over the NMC27C2048s window to prevent unintentional erasure. Covering the win-

TABLE II. Manufacturer's Identification Code

| Pins | $\mathbf{A}_{0}$ <br> $(21)$ | $\mathbf{0}_{7}$ <br> $(12)$ | $\mathbf{0}_{6}$ <br> $(13)$ | $\mathbf{0}_{5}$ <br> $(14)$ | $\mathbf{0}_{4}$ <br> $(15)$ | $\mathbf{0}_{3}$ <br> $(16)$ | $\mathbf{0}_{\mathbf{2}}$ <br> $(17)$ | $\mathbf{0}_{1}$ <br> $(18)$ | $\mathbf{0}_{0}$ <br> $(19)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 8 F |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 57 |

TABLE III. Minimum NMC27C2048 Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

Section 2
Flash CMOS EPROMs and EEPROMs

## Section 2 Contents

FLASH TECHNOLOGY—Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3
NMC48F512 524,288-Bit ( $64 \mathrm{k} \times 8$ ) CMOS Flash Electrically Erasable Programmable Memory 2-5

National Semiconductor

## FLASH EPROM and EEPROM (Technology Overview)

The FLASH EPROMs and FLASH EEPROMs are built using an EPROM-like process and design approach and are manufactured on National's $1.5 \mu$ CMOS process. FLASH technology utilizes a double-poly single metal floating gate with an oxide thickness of $200 \AA$, which permits programming via hot electron injection and erasure thru Fowler-Nordheim tunneling (Figure 1).


TL/XX/0065-1


TL/XX/0065-2

FIGURE 1
The cell structure shown consists of 1.5 T per cell and is achieved by the merging of the bit selection and the floating gate transistor, as shown in Figure 2. The half transistor which is the bit selection transistor acts as an enhancement device and allows for the selection of the desired column in the array regardless of whether the floating gate is in the depletion or non-depletion mode.


FIGURE 2

This unique cell structure permits uniform erasure over the entire array thereby enabling the device to perform to specifications. This cell structure also allows the FLASH memory devices from National Semiconductor to erase over a wide voltage range and erase time as compared to other cell structures.
An additional benefit offered by this cell structure is the ability to achieve higher endurance. As shown in Figure 3 the programming characteristics on the FLASH 1.5T devices are the same as those seen in UV-EPROMs. In the erase mode however, the floating gate exhibits a depletion characteristic though the cell exhibits a constant threshold voltage regardless of the number of the program/erase cycles. This is achieved by the enhancement characteristics of the bit selection transistor.


FIGURE 3
With these benefits and the ability of this technology to achieve die sizes and hence densities comparable to UV-EPROMs, while offering the on-board or in-system program/erase features of EEPROMs, it is not surprising that FLASH is being considered for numerous new designs and applications.

National

## NMC48F512

## 524,288-Bit (64k x 8) CMOS FLASH EEPROM

## General Description

The NMC48F512 is a high speed electrically erasable and programmable read only memory, ideal for on-line, in-system firmware modifications. The NMC 48F512 combines the electrical programmability feature of UV-EPROMs with a fast electrical sector/chip erase feature of EEPROMs. The whole array of the NMC48F512 can be electrically erased in 7.5 seconds (max) compared to the typical 15-20 minutes erase time required by conventional UV-EPROMs.
The NMC48F512 is equipped with on-chip address and data latches and, an on-board timer which allows the host CPU to perform program and erase operations with minimum width instruction cycles, without using wait states. The added benefit of the on-chip integration is to enable the CPU to perform other tasks during the program/erase operations. The NMC48F512 is housed in a 32-pin windowless dual-inline package allowing for easy upgradeability to 4 Mbit .
The fast access times of 200 ns and the low active and standby power consumption of the NMC48F512 make it an ideal memory for most high performance systems.
The NMC48F512 is manufactured using National's proprietary time proven CMOS double-polysilicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## Features

- In-circuit program/erase
- 512 -byte sector and chip program/erase
-7.5 seconds (max) erase time
- $200 \mu \mathrm{~s}$ (typ) byte program time
- 12V-13V $V_{P P}$ for program/erase
- Designed for total on-line operation
- Internal address and data latches
- On-chip program/erase timer

■ Low CMOS power consumption

- Active power: 275 mW max
- Standby power: 0.55 mW max
- Fast access time: 200 ns
- 32-pin JEDEC approved pinout - Upgrade path to 4 Mbit

■ Minimum endurance of 100 program/erase cycles

- Program/erase at $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
- 10 year data retention
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output pins


## Block Diagram


Pin Names

| $\mathrm{A} 0-\mathrm{A} 15$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Input/Output |
| NC | No Connect |

## Connection Diagram

FLASH EEPROM

| 4 Mbit | 2 Mbit | 1 Mblt |
| :---: | :---: | :---: |
| $A_{18}$ | $V_{P P}$ | $V_{P P}$ |
| $A_{16}$ | $A_{16}$ | $A_{16}$ |
| $A_{15}$ | $A_{15}$ | $A_{15}$ |
| $A_{12}$ | $A_{12}$ | $A_{12}$ |
| $A_{7}$ | $A_{7}$ | $A_{7}$ |
| $A_{6}$ | $A_{6}$ | $A_{6}$ |
| $A_{5}$ | $A_{5}$ | $A_{5}$ |
| $A_{4}$ | $A_{4}$ | $A_{4}$ |
| $A_{3}$ | $A_{3}$ | $A_{3}$ |
| $A_{2}$ | $A_{2}$ | $A_{2}$ |
| $A_{1}$ | $A_{1}$ | $A_{1}$ |
| $A_{0}$ | $A_{0}$ | $A_{0}$ |
| $I / O_{0}$ | $I / O_{0}$ | $I / O_{0}$ |
| $I / O_{1}$ | $I / O_{1}$ | $I / O_{1}$ |
| $I / O_{2}$ | $I / O_{2}$ | $I / O_{2}$ |
| $G N D$ | $G N D$ | $G N D$ |


| 1 Mbit | 2 Mbit | 4 Mbit |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| $\overline{W E}$ | $\overline{\text { WE }}$ | $\overline{\text { WE }}$ |
| NC | $\mathrm{A}_{17}$ | $\mathrm{A}_{17}$ |
| $\mathrm{A}_{14}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{14}$ |
| $A_{13}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{13}$ |
| $\mathrm{A}_{8}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{8}$ |
| $\mathrm{A}_{9}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{9}$ |
| $\mathrm{A}_{11}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{11}$ |
| $\overline{O E}$ | $\overline{O E}$ | $\overline{\text { OE }}$ |
| $\mathrm{A}_{10}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{10}$ |
| $\overline{C E}$ | $\overline{C E}$ | $\overline{\mathrm{CE}}$ |
| $1 / \mathrm{O}_{7}$ | $1 / O_{7}$ | $1 / \mathrm{O}_{7}$ |
| $1 / \mathrm{O}_{6}$ | $1 / O_{6}$ | $1 / \mathrm{O}_{6}$ |
| $1 / \mathrm{O}_{5}$ | $1 / O_{5}$ | $1 / \mathrm{O}_{5}$ |
| $1 / \mathrm{O}_{4}$ | $1 / O_{4}$ | $1 / \mathrm{O}_{4}$ |
| $1 / \mathrm{O}_{3}$ | $1 / O_{3}$ | $1 / \mathrm{O}_{3}$ |

Note: Socket compatible EEPROM pin configurations are shown in the blocks adjacent to the NMC48F512 pins.
Order Number NMC48F512
Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC48F512N200 | 200 |
| NMC48F512N250 | 250 |
| NMC48F512N300 | 300 |

Extended Temp Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) $V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC48F512NE250 | 250 |
| NMC48F512NE300 | 300 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

$$
\mathbf{V}_{C C}=5 \mathrm{~V} \pm 10 \%
$$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC48F512NM300 | 300 |

Section 3 EEPROMs
Section 3 Contents
Electrically Erasable Programmable Memory Selection Guide ..... 3-3
SERIAL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORYNMC9306 256-Bit Serial Electrically Erasable Programmable Memory3-4
NMC93C06/C26/C46 256-Bit/512-Bit/1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-11
NMC93CS06/CS26/CS46 256-Bit/512-Bit/1024-Bit Serial Electrically ErasableProgrammable Memory3-19
NMC9307 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-30
NMC9313B 256-Bit Serial Electrically Erasable Programmable Memory ..... 3-36
NMC9346 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-41
NMC9314B 1024-Bit Serial Electrically Erasable Programmable Memory ..... 3-48
NMC93C56/C66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-53
NMC93CS56/CS66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memory ..... 3-61
PARALLEL ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY
NMC98C10/C20/C40 Electrically Erasable Programmable Memory ..... 3-72
APPLICATIONS NOTES
$A B-15$ Protecting Data in Serial Electrically Erasable Programmable Memory ..... 3-78
AB-18 Electronic Compass Calibration Made Easy with Electrically Erasable
Programmable Memory ..... 3-80
AB-22 Automatic Low Cost Thermostat ..... 3-81
AN-388 Designing with the NMC9306 ..... 3-83
AN-423 NMC9346-An Amazing Device ..... 3-89
AN-431 An Easy/Low Cost Serial Electrically Erasable Programmable Memory Interface ..... 3-92
AN-433 Using the NMC9306 for Configuration and Production Information ..... 3-95
AN-481 Common I/O Applications for the NMC9306 and NMC9346 ..... 3-98
AN-482 Error Detection and Correction Techniques ..... 3-101
AN-506 Using the NMC98CXXX Family of Electrically Erasable Programmable Memory ..... 3-106
AN-507 Using the NMC93CSXX Family of Electrically Erasable Programmable Memory ..... 3-111
Reliability National Semiconductor's Electrically Erasable Programmable Memory Products ..... 3-125


## General Description

The NMC9306 is a 256 -bit non-volatile sequential access memory fabricated using advanced floating gate N -channel $E^{2}$ PROM technology. It is accessed via the simple MICROWIRETM serial interface and is designed for data storage and/or timing applications. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register can be serially read or written by a COP400 series controller. Written information is stored in a floating gate cell with at least 10 years data retention and can be updated by an erase-write cycle. The NMC9306 has been designed to meet applications requiring up to $4 \times 104$ erase/write cycles per register. A power down mode reduces power consumption by 70 percent.

Features

- Low cost

■ Single supply operation ( $5 \mathrm{~V} \pm 10 \%$ )

- TTL compatible
- $16 \times 16$ serial read/write memory
- MICROWIRE compatible serial I/O
- Compatible with COP400 processors
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology
- 40,000 erase/write cycles typical


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| VCC | Power Supply |
| GND | Ground |

## Connection Diagram



Ordering Information

Commerclal Temperature Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Order Number | Device Marking |
| :---: | :---: |
| NMC9306N | NMC9306N |
| NMC9306M | 9306 M14 |
| NMC9306M8 | 9306 |

Extended Temperature Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Order Number | Device Marking |
| :---: | :---: |
| NMC9306EN | NMC9306EN |
| NMC9306EM | $9306 E M 14$ |
| NMC9306EM8 | $9306 E$ |

Military Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) $V_{c c}=5 \mathrm{~V} \pm 10 \%$

| Order Number | Device Marking |
| :---: | :---: |
| NMC9306MN | NMC9306MN |
| NMC9306MM | 9306 MM 14 |
| NMC9306MM8 | 9306 M |

```
Absolute Maximum Ratings
Voltage Relative to GND
Ambient Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
ESD rating
```

+6 V to -0.3 V
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
2000 V

## Operating Conditions

Ambient Operating Temperature

| NMC9306/COP494 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC9306E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC9306M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Positive Supply Voltage | 4.5 V to 5.5 V |

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified

| Parameter | Part Number | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | NMC9306, NMC9306E, NMC9306M* |  | 4.5 |  | 5.5 | V |
| Operating Current (l)C1) | NMC9306 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  |  | 10 | mA |
|  | NMC9306E | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  |  | 12 | mA |
|  | NMC9306M | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  |  | 14 | mA |
| Standby Current (lcca) | NMC9306 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 3 | mA |
|  | NMC9306E | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 4 | mA |
|  | NMC9306M | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 5 | mA |
| Input Voltage Levels $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{IH}}$ | NMC9306 |  | $\begin{gathered} -0.1 \\ 2.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} 0.8 \\ \mathrm{~V}_{\mathrm{CC}}+1 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | NMC9306E |  | $\begin{gathered} -0.1 \\ 2.0 \\ \hline \end{gathered}$ |  | $\begin{gathered} 0.8 \\ \mathrm{~V}_{\mathrm{CC}}+1 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | NMC9306M |  | $\begin{gathered} -0.1 \\ 2.0 \end{gathered}$ |  | $\begin{gathered} 0.8 \\ v_{C C}+0.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Levels $V_{\mathrm{OL}}$ $\mathrm{V}_{\mathrm{OH}}$ | NMC9306, NMC9306E, NMC9306M | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Input Leakage Current | NMC9306, NMC9306E, NMC9306M | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current | NMC9306, NMC9306E, NMC9306M | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| SK Frequency SK HIGH TIME tSKH (Note 2) SK LOW TIME tsKL (Note 2) | NMC9306 |  | 0 1 1 |  | 250 | $\begin{gathered} \hline \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| SK Frequency <br> SK HIGH TIME tSKH (Note 2) <br> SK LOW TIME tskL (Note 2) | NMC9306E |  | 0 1 1 |  | 250 | $\begin{gathered} \hline \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| SK Frequency <br> SK HIGH TIME tSKH (Note 2) <br> SK LOW TIME tsKL (Note 2) | NMC9306M |  | 0 2 1 |  | 200 | $\begin{gathered} \hline \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \end{gathered}$ |
| Input Set-up and Hold Times   <br> CS t $_{\text {CSS }}$  <br>  t $_{\text {CSH }}$  <br> DI $\mathrm{t}_{\text {DIS }}$  <br>  $\mathrm{t}_{\text {DIH }}$  | NMC9306, NMC9306E, NMC9306M |  | $\begin{gathered} 0.2 \\ 0 \\ 0.4 \\ 0.4 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $$ | NMC9306, NMC9306E, NMC9306M | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Erase/Write Pulse Width ( ${ }_{E / W}$ ) (Note 1) | NMC9306, NMC9306E, NMC9306M |  | 10 |  | 30 | ms |

[^4]Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified (Continued)

| Parameter | Part Number | Conditions | Min | Typ | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| CS Low Time <br> (tCS) (Note 3) | NMC9306, NMC9306E, <br> NMC9306M |  | 1 |  |  | $\mu \mathrm{~s}$ |
| Endurance | NMC9306, NMC9306E, <br> NMC9306M | Data Changes <br> Per Bit |  | 40,000 |  | Cycles |

Note 1: $\mathrm{t}_{\mathrm{E} / \mathrm{W}}$ measured to rising edge of SK or CS , whichever occurs last.
Note 2: The SK frequency spec. specifies a minimum SK clock period of $4 \mu \mathrm{~s}$, therefore in an SK clock cycle, tSKH + tskL $^{\text {s }}$ must be greater than or equal to $4 \mu \mathrm{~S}$. e.g. if $\mathrm{t}_{\mathrm{SKL}}=1 \mu \mathrm{~s}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=3 \mu \mathrm{~s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of $1 \mu \mathrm{~s}(\mathrm{t} \mathrm{CS})$ between consecutive instruction cycles.

## Functional Description

The NMC9306 is a small peripheral memory intended for use with COPSTM controllers and other non-volatile memory applications. Its organization is sixteen registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 10 -bit instructions can be executed. The instruction format has a logical 0 as a start bit, followed by a logical 1, four bits as an op code, and four bits of address. An SK clock cycle is necessary after CS equals logical 0 followed by a logical 1 before the instruction can be loaded. The on-chip programming-voltage generator allows the user to use a single power supply ( $V_{C C}$ ). Only during the read mode is the serial output (DO) pin valid. During all other modes the DO pin is in TRI-STATE ${ }^{\circledR}$, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 -bit seri-al-out shift register. A dummy bit (logical ' 0 ') precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## ERASE/WRITE ENABLE AND DISABLE

Programming must be preceded once by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed. The programming enable instruction (EWEN) is needed to keep the part in the enable state if the power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) noise falls below operating range. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.
ERASE (Note 4)
Like most $E^{2} P R O M S$, the register must first be erased (all bits set to 1 's) before the register can be written (certain bits
set to 0's). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1 's. When the erase/write programming time ( $\mathrm{t}_{\mathrm{E} / \mathrm{W}}$ ) constraint has been satisfied, CS is brought up for at least one SK period. A new instruction may then be input, or a low-power standby state may be achieved by dropping CS low.

## WRITE (Note 4)

The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes, which prevents spurious programming during other modes. When CS rises to $\mathrm{V}_{\mathrm{IH}}$, the programming cycle ends. All programming modes should be ended with CS high for one SK period, or followed by another instruction.

## CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a 1 . Each register is then ready for a WRITE instruction.

## CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle, except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.
Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the Erase/Write pulse width ( $\mathrm{t}_{\mathrm{E} / \mathrm{W}}$ ).

## Instruction Set

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 01 | $10 \times x$ | A3A2A1AO |  | Read Register A3A2A1AO |
| WRITE | 01 | $01 \times x$ | A3A2A1AO | D15-D0 | Write Register A3A2A1AO |
| ERASE | 01 | $11 \times \mathrm{x}$ | A3A2A1A0 |  | Erase Register A3A2A1AO |
| EWEN | 01 | 0011 | XXXX |  | Erase/Write Enable |
| EWDS | 01 | 0000 | $X X X X$ |  | Erase/Write Disable |
| ERAL | 01 | 0010 | XXXX |  | Erase All Registers |
| WRAL | 01 | 0001 | XXXX | D15-D0 | Write All Registers |

NMC9306 has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4 -bit address for 1 of 16,16 -bit registers.
$X$ is a don't care state.


TL/D/5029-13
*This is the minimum SK period and is $5 \mu$ for NMC9306M



# NMC93C06/C26/C46 256-Bit/512-Bit/1024-Bit Serial Electrically Erasable Programmable Memory 

## General Description

The NMC93C06/NMC93C26/NMC93C46 are 256/512/ 1024 bits of CMOS electrically erasable memory divided into 16 -bit registers. They are fabricated using National Semiconductor's floating-gate CMOS process for high speed and low power. They operate from a single 5 V supply since $V_{P p}$ is generated on-board. The serial organization allows the NMC93C06/NMC93C26/NMC93C46 to be packaged in an 8 -pin DIP or 14-pin SO package to save board space.
The memories feature a serial interface with the instruction, address, and write data, input on the Data-In (DI) pin. All read data and device status is output on the Data-Out (DO) pin. A low-to-high transition of shift clock (SK) shifts all data in and out. This serial interface is MICROWIRETM compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, Erase/Write Disable. The NMC93C06/NMC93C26/NMC93C46 do not require an erase cycle prior to the Write and Write All instructions. The Erase and Erase All instructions are available to maintain complete read and programming compatibility with the NMOS NMC9346. All programming cycles are completely self-timed for simplified operation. The busy status is available on the DO pin to indicate the completion of a programming cycle. EEPROMs are shipped in the erased state where all bits are logical 1's.

## Compatibility with Other Devices

These memories are pin compatible to National Semiconductor's NMOS EEPROMs, NMC9306 and NMC9346. The NMC93C06/NMC93C26/NMC93C46 are both pin and function compatible with the NMC93C56 2048-bit EEPROM and the NMC93C66 4096-bit EEPROM with the one exception that both of these larger devices require two additional address bits.

## Features

- Typical active current $400 \mu \mathrm{~A}$; Typical standby current $25 \mu \mathrm{~A}$
- Reliable CMOS floating gate technology
- 5 V only operation in all modes
- MICROWIRE compatible serial I/O

E Self-timed programming cycle

- Device status signal during programming mode
- Over 10 years data retention
- Typically 40,000 writes


## Block Diagram



Connection Diagrams

Dual-In-Line Package (N)


TL/D/8790-1
Top View
See NS Package Number N08E

Pin Names
CS Chip Select
SK Serial Data Clock
DI Serial Data Input
DO Serial Data Output
GND Ground
VCC Power Supply

| Commercial Temp. Range $\left(\mathbf{0}^{\circ} \mathbf{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |
| :---: |
| $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 V} \pm 10 \%$ |
| Order Number |
| NMC93C06N/NMC93C26N/ |
| NMC93C46N |
| NMC93C06M/NMC93C26M/ |
| NMC93C46M |

Extended Temp. Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

$$
V_{c c}=5 V \pm 10 \%
$$

| Order Number |
| :--- |
| NMC93C06EN/NMC93C26EN/ |
| NMC93C46EN |
| NMC93C06EM/NMC93C26EM/ |
| NMC93C46EM |

Military Temp. Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Order Number |
| :--- |
| NMC93C06MN/NMC93C26MN/ |
| NMC93C46MN |
| NMC93C06MM/NMC93C26MM/ |
| NMC93C46MM |

Absolute Maximum Ratings (Note 1)
If Milltary/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
All Input or Output Voltages
with Respect to Ground
Ambient Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
ESD rating
+6.5 V to -0.3 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$+300^{\circ} \mathrm{C}$ 2000 V

## Operating Conditions

Ambient Operating Temperature

| NMC93C06/26/46 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ---: | ---: |
| NMC93C06/26/46E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC93C06/26/46M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Positive Supply Voltage | 4.5 V to 5.5 V |

DC and AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise speciifed

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC1 | Operating Current CMOS Input Levels | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M* | $\begin{aligned} \mathrm{CS}=\mathrm{V}_{\mathbb{I H}}, \mathrm{SK} & =1 \mathrm{MHz} \\ \mathrm{SK} & =0.5 \mathrm{MHz} \\ \mathrm{SK} & =0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ | mA |
| ICC2 | Operating Current TTL Input Levels | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | $\begin{aligned} \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, \mathrm{SK} & =1 \mathrm{MHz} \\ \mathrm{SK} & =0.5 \mathrm{MHz} \\ \mathrm{SK} & =0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & 4 \end{aligned}$ | mA |
| ICC3 | Standby Current | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | $C S=0 V$ |  | $\begin{gathered} 50 \\ 100 \\ 100 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| IIL | Input Leakage | NMC93C06/26/46 <br> NMC93C06/26/46E <br> NMC93C06/26/46M | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Leakage | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | $\mathrm{V}_{\text {OUT }}=O V$ to $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | Input Low Voltage Input High Voltage |  |  | $\begin{gathered} -0.1 \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} 0.8 \\ v_{C C}+1 \end{gathered}$ | V |
| $V_{\text {OLI }}$ <br> $\mathrm{V}_{\mathrm{OH} 1}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 | 0.4 | V |
| $V_{\text {OL2 }}$ <br> $\mathrm{V}_{\mathrm{OH} 2}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | 0.2 | V |
| $\mathrm{f}_{\text {SK }}$ | SK Clock Frequency | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \end{gathered}$ | MHz |
| ${ }^{\text {tSKH }}$ | SK High Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | (Note 2) (Note 3) <br> (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }_{\text {tSKL }}$ | SK Low Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | (Note 2) (Note 3) <br> (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }^{\text {t }}$ S | Minimum CS Low Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | (Note 4) <br> (Note 5) <br> (Note 5) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }^{\text {t css }}$ | CS Setup Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \\ \hline \end{gathered}$ |  | ns |

-Note: Throut this table "M" reters to temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ), not package.

DC and AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Continued)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tois | DI Setup Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | Relative to SK | $\begin{aligned} & 100 \\ & 200 \\ & 200 \end{aligned}$ |  | ns |
| ${ }_{\text {t CSH }}$ | CS Hold Time |  | Relative to SK | 0 |  | ns |
| ${ }_{\text {t }}$ | Di Hold Time | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | Relative to SK | $\begin{aligned} & 100 \\ & 200 \\ & 200 \\ & \hline \end{aligned}$ |  | ns |
| tpD1 | Output Delay to "1" | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| tpdo | Output Delay to "0" | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| tsv | CS to Status Valid | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \end{gathered}$ | ns |
| $t_{\text {DF }}$ | CS to DO in TRI-STATE® | NMC93C06/26/46 NMC93C06/26/46E NMC93C06/26/46M | $C S=V_{I L}$ <br> AC Test |  | $\begin{aligned} & 100 \\ & 200 \\ & 200 \\ & \hline \end{aligned}$ | ns |
| twp | Write Cycle Time |  |  |  | 10 | ms |
|  | Endurance |  | Number of Data Changes per Bit | Typical 40,000 |  | Cycles |

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of $1 \mu \mathrm{~s}$, therefore in an SK clock cycle tsKH + tsKL must be greater than or equal to $1 \mu \mathrm{~s}$. For example if $\mathrm{t}_{\mathrm{SKL}}=250 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=750 \mathrm{~ns}$ in order to meet the SK frequency specification.
Note 3: The SK frequency specification for Extended Temperature and Military parts specifies a minimum SK clock period of $2 \mu \mathrm{~s}$, therefore in an SK clock cycle $t_{S K H}+t_{\text {SKL }}$ must be greater than or equal to $2 \mu \mathrm{~s}$. For expample, if $\mathrm{t}_{\mathrm{SKL}}=500 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=1.5 \mu \mathrm{~s}$ in order to meet the SK frequency specification.
Note 4: For Commercial parts CS must be brought low for a minimum of 250 ns ( t cs ) between consecutive instruction cycles.
Note 5: For Extended Temperature and Military parts CS must be brought low for a minimum of 500 ns (tcs) between consecutive instruction cycles.
Note 6: This parameter is periodically sampled and not $100 \%$ tested.

Capacitance (Note 6)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

## AC Test Conditions

| Output Load | 1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| :--- | ---: |
| Input Pulse Levels | 0.4 V to 2.4 V |
| Timing Measurement Reference Level |  |
| $\quad$ | 1 V and 2 V |
| Input | 0.8 V and 2 V |

## Functional Description

The NMC93C06/NMC93C26/NMC93C46 has 7 instructions as described below. Note that the MSB of any instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6-bit address for selection of 1 of 16, 32, or 64 16-bit registers.

## Read (READ):

The Read (READ) instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16 -bit serial-out shift register. A dummy bit (logical " 0 ') precedes the 16-bit data output string. Output data changes are initiated by a low-to-high transition of the SK clock.

## Erase/Write Enable (EWEN):

When $V_{C C}$ is applied to the part, it "powers up" in the Erase/Write Disable (EWDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or VCC is removed from the part.

## Erase (ERASE):

The ERASE instruction will program all bits in the specified register to the logical " 1 " state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.
The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $\mathrm{t}_{\mathrm{C}}$ ). $D O=$ logical " 0 " indicates that programming is still in progress. $D O=$ logical " 1 " indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

## Write (WRITE)

The Write (WRITE) instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is clocked in on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of the CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns (tcs). $\mathrm{DO}=$ logical " 0 " indicates that programming is still in progress. $D O=$ logical " 1 " indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

## Erase All (ERAL)

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. The Erase All cycle is identical to the ERASE cycle except for the different op-code.
As in the ERASE mode, the DO pin indicates the READY/ BUSY status of the chip if CS is brought high after a minimum of 250 ns (tcs).

## Write All (WRAL):

The WRAL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 50 ns ( t cs ).

## Erase/Write Disable (EWDS):

To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

Instruction Set for the NMC93C06/26/46

| Instruction | SB | Op Code | Address | Data | Comments |
| :---: | :---: | :---: | :---: | :---: | :--- |
| READ | 1 | 10 | A5-A0 |  | Reads data stored in memory, starting at specified address. |
| EWEN | 1 | 00 | $11 X X X X$ |  | Write enable must precede all programming modes. |
| ERASE | 1 | 11 | A5-A0 |  | Erase register A5A4A3A2A1A0. |
| WRITE | 1 | 01 | A5-A0 | D15-D0 | Writes register. |
| ERAL | 1 | 00 | $10 X X X X$ |  | Erase all registers. |
| WRAL | 1 | 00 | $01 X X X X$ | D15-D0 | Writes all registers. |
| EWDS | 1 | 00 | $00 X X X X$ |  | Disables all programming instructions. |

## Timing Diagrams


*This is the minimum SK period (Note 2).
TL/D/8790-4
Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of $1 \mu \mathrm{~s}$, therefore in an SK clock cycle $\mathrm{t}_{\text {SKH }}+\mathrm{t}_{\text {SKL }}$ must be greater than or equal to $1 \mu \mathrm{~s}$. For example if $\mathrm{t}_{\mathrm{SKL}}=250 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=750 \mathrm{~ns}$ in order to meet the SK frequency specification.


TL/D/8790-5
*Address bit A5 becomes "don't care" for NMC93C26.
"Address bits A5 and A4 become "don't care" for NMC93C06.


Timing Diagrams (Continued)


TL/D/8790-8
"Address bit A5 becomes "don't care" for NMC93C26.
*Address bits A5 and A4 become "don't care" for NMC93C06.


TL/D/8790-9

Timing Diagrams (Continued)


TL/D/8780-10

ERAL:



TL/D/8790-11

National
PRELIMINARY

## General Description

The NMC93CS06/NMC93CS26/NMC93CS46 are 256/ 512/1024 bits of read/write memory divided into 16/32/64 registers of 16 bits each. $N$ registers ( $N \leq 16, N \leq 32$ or $N$ $\leq 64$ ) can be protected against data modification by programming into a special on-chip register called the memory protect register the address of the first register to be protected. This address can be locked into the device, so that these registers can be permanently protected. Thereafter, all attempts to alter data in a register whose address is equal to or greater than the address stored in the protect register will be aborted.
The read instruction loads the address of the first register to be read into a 6-bit address pointer. Then the data is clocked out serially on the DO pin and automatically cycles to the next register to produce a serial data stream. In this way the entire memory can be read in one continuous data stream or as registers of varying length from 16 to 256/512/ 1024 bits. Thus, the NMC93CS06/NMC93CS26/ NMC93CS46 can be viewed as a non-volatile shift register. The write cycle is completely self-timed. No separate erase cycle is required before write. The write cycle is only enabled when pin 6 (program enable) is held high. If the address of the register to be written is less than the address
in the protect register then the data is written 16 bits at a time into one of the 16/32/64 data registers. If CS is brought high following the initiation of a write cycle the DO pin indicates the ready/busy status of the chip.
National Semiconductor's EEPROMs are designed and tested for applications requiring extended endurance. Refer to device operation for further endurance information. Data retention is specified to be greater than 10 years.

## Features

- Write protection in user defined section of memory

■ Typical active current $400 \mu \mathrm{~A}$; Typical standby current $25 \mu \mathrm{~A}$

- Reliable CMOS floating gate technology
- 5 volt only operation in all modes
- Microwire compatible serial I/O
- Self-timed programming cycle
- Device status signal during programming mode
- Sequential register read
- Over 10 years data retention
- 40,000 write cycles typical


## Block Diagram



TL/D/9208-3

## Connection Diagrams

```
PIN OUT:
Dual-In-Line Package ( N )
```



See NS Package Number N08E

Pin Names
CS Chip Select
SK Serial Data Clock
DI Serial Data Input
DO Serial Data Output
GND Ground
PE Program Enable
PRE Protect Register Enable
VCC Power Supply

PIN OUT:
SO Package (M)

TL/D/9208-2
Top View
See NS Package Number M14A

## Ordering Information

Commercial Temp. Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Order Number |
| :--- |
| NMC93CS06N/NMC93CS26N/ |
| NMC93CS46N |
| NMC93CS06M/NMC93CS26M/ |
| NMC93CS46M |

Extended Temp. Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Order Number |
| :--- |
| NMC93CS06EN/NMC93CS26EN/ |
| NMC93CS46EN |
| NMC93CS06EM/NMC93CS26EM/ |
| NMC93CS46EM |

Military Temp. Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Order Number |
| :--- |
| NMC93CS06MN/NMC93CS26MN/ |
| NMC93CS46MN |
| NMC93CS06MM/NMC93CS26MM/ |
| NMC93CS46MM |

## Absolute Maximum Ratings

If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| All Input or Output Voltages | +6.5 V to -0.3 V |
| $\quad$ with Respect to Ground |  |
| Lead Temperature (Soldering, 10 sec. ) | $+300^{\circ} \mathrm{C}$ |
| ESD rating | 2000 V |

## Operating Conditions

| Ambient Operating Temperature |  |
| :--- | ---: |
| NMC93CS06/NMC93CS26/ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC93CS46 |  |
| NMC93CS06E/NMC93CS26E/ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC93CS46E |  |
| NMC93CS06M/NMC93CS26M/ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| NMC93CS46M (Mil. Temp.) |  |
| Positive Power Supply | 4.5 V to 5.5 V |

DC and AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise speciifed

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c CC1 }}$ | Operating Current CMOS Input Levels | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M* | $\begin{aligned} & \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, \mathrm{SK}=1 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \end{aligned}$ | mA |
| ${ }^{\text {ICC2 }}$ | Operating Current TTL Input Levels | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | $\begin{aligned} & \mathrm{CS}=\mathrm{V}_{1 \mathrm{H}}, \mathrm{SK}=1 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHZ} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & 4 \end{aligned}$ | mA |
| ${ }^{\text {ccc3 }}$ | Standby Current | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | $\mathrm{CS}=0 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| ILL | Input Leakage | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \hline-2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| 1 OL | Output Leakage | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | Input Low Voltage Input High Voltage |  |  | $\begin{gathered} -0.1 \\ 2 \\ \hline \end{gathered}$ | $\begin{array}{c\|} 0.8 \\ \mathrm{v}_{\mathrm{CC}}+1 \\ \hline \end{array}$ | $\checkmark$ |
| $V_{\text {OL1 }}$ $\mathrm{V}_{\mathrm{OH} 1}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}=2.1 \mathrm{~mA} \\ & \mathrm{OH}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 | 0.4 | V |
| $V_{\text {OL2 }}$ <br> $\mathrm{V}_{\mathrm{OH} 2}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}^{2}=10 \mu \mathrm{~A} \\ & \mathrm{IOH}=-10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | 0.2 | V |
| $\mathrm{f}_{\text {SK }}$ | SK Clock Frequency | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \end{gathered}$ | MHz |
| ${ }^{\text {tSKH }}$ | SK High Time | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | (Note 2) (Note 3) (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }^{\text {tSkL}}$ | SK Low Time | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | (Note 2) (Note 3) (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Minimum CS Low Time | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | (Note 4) (Note 5) (Note 5) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| tcss | CS Setup Time | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \\ \hline \end{gathered}$ |  | ns |
| tPRES | PRE Setup Time | NMC93CS06/NMC93CS26/NMC93CS46 NMC93CS06E/NMC93CS26E/NMC93CS46E NMC93CS06M/NMC93CS26M/NMC93CS46M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ |  | ns |

[^5]DC and AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified (Continued)

\left.| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| t PES | PE Setup Time | NMC93CS06/NMC93CS26/NMC93CS46 |  |  |  |  |
|  |  | NMC93CS06E/NMC93CS26E/NMC93CS46E |  |  |  |  |
| NMC93CS06M/NMC93CS26M/NMC93CS46M |  |  |  |  |  |  |$\right)$

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of 1 microsecond, therefore in an SK clock cycle tsKH + tsKL $^{\text {S }}$ must be greater than or equal to 1 microsecond. For example if $\mathrm{t}_{\mathrm{SKL}}=250 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=750 \mathrm{~ns}$ in order to meet the SK frequency specification.
Note 3: The SK frequency specification for Extended Temperature and Military parts specifies a minimum SK clock period of 2 microseconds, therefore in an SK clock cycle $\mathrm{t}_{\mathrm{SKH}}+\mathrm{t}_{\mathrm{SKL}}$ must be greater than or equal to 2 microseconds. For example, if $\mathrm{t}_{\mathrm{SKL}}=500 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=1.5$ microseconds in order to meet the SK frequency specification.
Note 4: For Commercial parts CS must be brought low for a minimum of 250 ns ( tcs ) between consecutive instruction cycles.
Note 5: For Extended Temperature and Military parts CS must be brought low for a minimum of 500 ns (tcs) between consecutive instruction cycles.
Note 6: This parameter is periodically sampled and not $100 \%$ tested.

Capacitance (Note 6)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

## AC Test Conditions

Output Load
1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ Input Pulse Levels 0.4 V to 2.4 V

Timing Measurement Reference Level Input

1 V and 2 V 0.8 V and 2 V

## Functional Description

The NMC93CS06, NMC93CS26, and NMC93CS46 have 10 instructions as described below. Note that the MSB of any instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 -bits carry the op code and the 6bit address for selection of 1 of 16,32 , or 6416 -bit registers.

## Read (READ):

The Read (READ) instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16-bit serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock. In the NONVOLATILE SHIFTREGISTER mode of operation, the memory automatically cycles to the next register after each 16 data bits are clocked out. The dummy-bit is suppressed in this mode and a continuous string of data is obtained.

## WrIte Enable (WEN):

When $V_{C C}$ is applied to the part, it "powers up" in the Write Disable (WDS) state. Therefore, all programming modes must be preceded by a Write Enable (WEN) instruction. Once a Write Enable instruction is executed programming remains enabled until a Write Disable (WDS) instruction is executed or $V_{C C}$ is removed from the part.

## Write (WRITE):

The Write (WRITE) instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (DO) is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of the CS initiates the self-timed programming cycle. The PE pin MUST be held high while loading the WRITE instruction, however, after loading the WRITE instruction the PE pin becomes a "don't care". The D0 pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $\mathrm{t}_{\mathrm{CS}}$ ). $\mathrm{DO}=$ logical 0 indicates that programming is still in progress. $\mathrm{DO}=$ logical 1 indicates
that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.
Write All (WRALL):
The Write All (WRALL) instruction is valid only when the Protect Register has been cleared by executing a PRCLEAR instruction. The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. Like the WRITE instruction, the PE pin MUST be held high while loading the WRALL instruction, however, after loading the WRITE instruction the PE pin becomes a "don't care". As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns (tcs).

## Wrlte Disable (WDS):

To protect against accidental data disturb, the Write Disable (WDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.

## Protect Reglster Read (PRREAD):

The Protect Register Read (PRREAD) instruction outputs the address stored in the Protect Register on the DO pin. The PRE pin MUST be held high while loading the instruction. Following the PRREAD instruction the 6-bit address stored in the memory protect register is transferred to the serial out shift register. As in the READ mode, a dummy bit (logical 0 ) precedes the 6-bit address string.

## Protect Register Enable (PREN):

The Protect Register Enable (PREN) instruction is used to enable the PRCLEAR, PRWRITE, and PRDS modes. Before the PREN mode can be entered, the part must be in the Write Enable (WEN) mode. Both the PRE and PE pins MUST be held high while loading the instruction.
Note that a PREN instruction must immediately precede a PRCLEAR, PRWRITE, or PRDS instruction.

Instruction Set for the NMC93CS06, NMC93CS26 and NMC93CS46

| Instruction | SB | Op Code | Address | Data | PRE | PE | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | 1 | 10 | A5-A0 |  | 0 | X | Reads data stored in memory, starting at specified address. |
| WEN | 1 | 00 | 11XXXX |  | 0 | 1 | Write enable must precede all programming modes. |
| WRITE | 1 | 01 | A5-A0 | D15-D0 | 0 | 1 | Writes register if address is unprotected. |
| WRALL | 1 | 00 | 01XXXX | D15-D0 | 0 | 1 | Writes all registers. Valid only when Protect Register is cleared. |
| WDS | 1 | 00 | 00xXXX |  | 0 | X | Disables all programming instructions. |
| PRREAD | 1 | 10 | XXXXXX |  | 1 | X | Reads address stored in Protect Register. |
| PREN | 1 | 00 | 11XXXX |  | 1 | 1 | Must immediately precede PRCLEAR, PRWRITE, and PRDS instructions. |
| PRCLEAR | 1 | 11 | 111111 |  | 1 | 1 | Clears the Protect Register so that no registers are protected from WRITE. |
| PRWRITE | 1 | 01 | A5-A0 |  | 1 | 1 | Programs address into Protect Register. Thereafter, memory addresses $\geq$ the address in Protect Register are protected from WRITE. |
| PRDS | 1 | 00 | 000000 |  | 1 | 1 | One time only instruction after which the address in the Protect Register cannot be altered. |

## Functional Description (Continued)

## Protect Register Clear (PRCLEAR):

The Protect Register Clear (PRCLEAR) instruction clears the address stored in the Protect Register and, therefore, enables all registers for the WRITE and WRALL instruction. The PRE and PE pins must be held high while loading the instruction, however, after loading the PRCLEAR instruction the PRE and PE pins become "don't care". Note that a PREN instruction must immediately precede a PRCLEAR instruction.

## Protect Register Write (PRWRITE):

The Protect Register Write (PRWRITE) instruction is used to write into the Protect Register the address of the first register to be protected. After the PRWRITE instruction is executed, all memory registers whose addresses are greater than or equal to the address specified in the Protect Register are protected from the WRITE operation. Note that before executing a PRWRITE instruction the Protect Regis-
ter must first be cleared by executing a PRCLEAR operation and that the PRE and PE pins must be held high while loading the instruction, however, after loading the PRWRITE instruction the PRE and PE pins become 'don't care'. Note that a PREN instruction must immediately precede a PRWRITE instruction.

## Protect Register Disable (PRDS):

The Protect Register Disable (PRDS) instruction is a one time only instruction which renders the Protect Register unalterable in the future. Therefore, the specified registers become PERMANENTLY protected against data changes. As in the PRWRITE instruction the PRE and PE pins must be held high while loading the instruction, and after loading the PRDS instruction the PRE and PE pins become "don't care".
Note that a PREN instruction must immediately precede a PRDS instruction.

## Timing Diagrams



[^6]
## Timing Diagrams (Continued)

READ:
$P R E=0, P E=X$
 DO

*Address bit A5 becomes a "don't care" for NMC93CS26
TL/D/9208-5
"Address bits A5 and A4 become "don't cares" for NMC93CS06
tThe memory automatically cycles to the next register.


## Timing Diagrams (Continued)



WRITE:
PRE $=0$


TL/D/9208-8

- Address bit A5 becomes a "don't care" for NMC93CS26
- Address bits A5 and A4 become "don't cares" for NMC93CS06

*Protect Register MUST be cleared.

-Address bit A5 becomes a "don't care" for NMC93CS26
-Address bits A5 and A4 become "don't cares" for NMC93CS06

Timing Diagrams (Continued)

*A WEN cycle must precede a PREN cycle.

PRCLEAR*:


Timing Diagrams (Continued)
PRWRITE $\dagger$ :


TL/D/9208-13
*Address bit A5 becomes a "don't care" for NMC93CS26
"Address bits A5 and A4 become "don't cares" for NMC93CS06
$\dagger$ Protect Register MUST be cleared before a PRWRITE cycle. A PREN cycle must Immediately precede a PRWRITE cycle.

PRDS*:


TL/D/9208-14

National Semiconductor

NMC9307 256-Bit Serial Electrically Erasable Programmable Memory

## General Description

The NMC9307 is a 256 -bit non-volatile sequential access memory fabricated using advanced floating gate N -channel E2PROM technology. It is a peripheral memory designed for data storage and/or timing and is accessed via the simple MICROWIRETM serial interface. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register can be serially read or written by a COP400 series controller. Bulk programming instructions (chip erase, chip write) can be enabled or disabled by the user for enhanced data protection. Written information is stored in a floating gate cell with at least 10 years data retention and can be updated by an erase-write cycle. The NMC9307 has been designed to meet applications requiring up to 40,000 erase/write cycles per register. A power down mode reduces power consumption by 70 percent.

## Features

- 40,000 erase/write cycles
- 10 year data retention
- Low cost
- Single supply operation ( $5 \mathrm{~V} \pm 10 \%$ )
- TTL compatible
- $16 \times 16$ serial read/write memory
- MICROWIRE compatible serial I/O
- Compatible with COP400 processors
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology

Block and Connection Diagrams


Dual-In-Line Package ( $\mathbf{N}$ )


TL/D/9204-2
Top View
See NS Package Number N08E


Top View
See NS Package Number M14B
Note: Contact factory for SO8 availability.
Pin Names
CS Chip Select
SK

DO Serial Data Output
VCC Power Supply
GND Ground

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the Natlonal Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage Relative to GND
Ambient Operating Temperature
NMC9307 NMC9307E
Ambient Storage Temperature

$$
\begin{array}{r}
+6 \mathrm{~V} \text { to }-0.3 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
$$

> Lead Temperature (Soldering, 10 sec .)
> $300^{\circ} \mathrm{C}$ ESD Rating 2000 V
> Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extonded periods may affect device reliability.

## Electrical Characteristics

| Parameter | Conditions | Part No | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  | 4.5 | 5.5 | V |
| Operating Current ( $\mathrm{ICC1}^{\text {) }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=1$ | 9307 |  | 10 | mA |
|  |  | 9307E |  | 12 |  |
| Standby Current (lcc2) | $V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=0$ | 9307 |  | 3 | mA |
|  |  | 9307E |  | 4 |  |
| Input Voltage Levels $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ |  |  | $\begin{gathered} -0.1 \\ 2.0 \end{gathered}$ | $\begin{gathered} 0.8 \\ V_{C C}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Output Voltage Levels $v_{\mathrm{OL}}$ $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ |  | 2.4 | 0.4 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Input Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input Leakage Current PINS 1, 2, 3 PIN 6 | $\mathrm{V}_{1 \mathrm{~N}}=0$ to 5.5 V |  |  | $\begin{aligned} & \pm 10 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \mu A \\ & \mu A \end{aligned}$ |
| Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| SK Frequency <br> SK HIGH TIME tSKH (Note 2) <br> SK LOW TIME tSKL (Note 2) |  |  | 0 1 1 | 250 | $\begin{gathered} \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| Input Set-Up and Hold Times  <br> CS t $_{\text {CSS }}$ <br>  t $_{\text {CSH }}$ <br> DI t DIS <br>  $t_{\text {DIH }}$ |  |  | $\begin{gathered} 0.2 \\ 0 \\ 0.4 \\ 0.4 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Output Delay  <br> DO tpD $^{\text {tPD }}$ <br>  t PDO $^{2}$ | $\begin{aligned} & \mathrm{CL}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.40 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Erase/Write Pulse Width ( $\mathrm{E}_{\mathrm{E} / \mathrm{W}}$ ) (Note 1) |  |  | 10 | 30 | ms |
| CS Low Time (tcs) (Note 3) |  |  | 1 |  | $\mu \mathrm{S}$ |
| Endurance | Number of Data Changes per Bit |  | 40, 000 Typical |  |  |

Note 1: $\mathrm{t}_{\mathrm{E} / \mathrm{W}}$ measured to rising edge of SK or CS, whichever occurs last.
Note 2: The SK frequency spec. specifies a minimum SK clock period of $4 \mu \mathrm{~s}$, therefore in an SK clock cycle, tsKH + tsKL. must be greater than or equal to $4 \mu \mathrm{~s}$. e.g. if $\mathrm{t}_{\mathrm{SKL}}=1 \mu \mathrm{~s}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=3 \mu \mathrm{~s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of $1 \mu \mathrm{~S}$ ( CS ) between consecutive instruction cycles.

Instruction Set

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 0,1 | $10 x x$ | A3A2A1A0 |  | Read register A3A2A1A0 |
| WRITE | 0,1 | $01 x x$ | A3A2A1A0 | D15-D0 | Write register A3A2A1A0 |
| ERASE | 0,1 | $11 x x$ | A3A2A1A0 |  | Erase register A3A2A1A0 |
| EWEN | 0,1 | 0011 | $x x x x$ |  | Erase/write enable |
| EWDS | 0,1 | 0000 | $x x x x$ |  | Erase/write disable |
| ERAL | 0,1 | 0010 | $x x x x$ |  | Erase all registers |
| WRAL | 0,1 | 0001 | $x x x x$ | D15-D0 | Write all registers |

The NMC9307 has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4 -bit address for 1 of 16,16 -bit registers.
X is a don't care state.

## Functional Description

The NMC9307 is a small peripheral memory intended for use with COPSTM controllers and other non-volatile memory applications. The NMC9307 is organized as sixteen registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 9 -bit instructions can be executed. The instruction format has a logical ' 1 ' as a start bit, four bits as an op code, and four bits of address. SK clock cycle is necessary after CS equals logical " 1 " before the instruction can be loaded. The on-chip programming-voltage generator allows the user to use a single power supply ( $V_{\mathrm{CC}}$ ). Only during the read mode is the serial output (DO) pin valid. During all other modes the DO pin is in TRI-STATE ${ }^{\oplus}$, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 -bit seri-al-out shift register. A dummy bit (logical ' 0 ') precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## ERASE/WRITE ENABLE AND DISABLE

Programming must be preceded once by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.

## ERASE (Note 4)

Like most E2PROMS, the register must first be erased (all bits set to 1s) before the register can be written (certain bits set to Os). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the
instruction is then set entirely to 1 s . When the erase/write programming time ( $\mathrm{E}_{\mathrm{E} / \mathrm{W}}$ ) constraint has been satisfied, CS is brought up for at least one SK period. A new instruction may then be input, or a low-power standby state may be achieved by dropping CS low.

## WRITE (Note 4)

The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes, which prevents spurious programming during other modes. When CS rises to $\mathrm{V}_{\mathrm{IH}}$, the programming cycle ends. All programming modes should be ended with CS high for one SK period, or followed by another instruction.

## CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a 1 . Each register is then ready for a WRITE instruction. The chip erase (ERAL) instruction is ignored if the BPE pin is at $V_{I L}$, i.e., data is not changed.

## CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle, except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.
The chip write (WRAL) instruction is ignored if the BPE pin is at $\mathrm{V}_{\mathrm{IL}}$, i.e., the array data is not changed.

Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the Erase/ Write pulse width ( $\mathrm{t}_{\mathrm{E} / \mathrm{w}}$ ).

## Timing Diagrams








TL/D/9204-10
${ }^{*} \mathrm{t}_{\mathrm{E} / \mathrm{W}}$ measured to rising edge of SK or CS, whichever occurs last.

2National Semiconductor
NMC9313B 256-Bit Serial Electrically Erasable Programmable Memory

## General Description

The NMC9313B is a 256 -bit non-volatile sequential access memory fabricated using advanced floating gate N -channel E2PROM technology. It is a peripheral memory designed for data storage and/or timing and is accessed via the simple MICROWIRETM serial interface. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register can be serially read or written by a COP400 series controller. Written information is stored in a floating gate cell with at least 10 years data retention and can be updated by an erase-write cycle. The NMC9313B has been designed to meet applications requiring up to $1 \times 10^{4}$ erase/write cycles per register. A power down mode reduces power consumption by 67 percent.

## Features

- Low cost

■ Single supply operation ( $5 \mathrm{~V} \pm 10 \%$ )

- TTL compatible
- $16 \times 16$ serial read/write memory
- MICROWIRE compatible serial I/O
- Compatible with COP400 processors
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology


## Block and Connection Diagrams




TL/D/9145-2
Top View
Order Number NMC9313B See NS Package Number N08E

Pin Names
CS Chip Select
SK Serial Data Clock
DI Serial Data Input
DO Serial Data Output
VCC
Power Supply
Ground

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

Voltage Relative to GND
Ambient Operating Temperature NMC9313B/COP494
Ambient Storage Temperature with Data Retention
+6 V to -0.3 V
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
\begin{aligned}
& \text { Lead Temperature (Soldering, } 10 \text { seconds) } 300^{\circ} \mathrm{C} \\
& \text { ESD Rating } \\
& \text { Note: Stresses above those listed under "Absolute Maxi- } \\
& \text { mum Ratings" may cause permanent damage to the device. } \\
& \text { This is a stress rating only and functional operation of the } \\
& \text { device at these or any other conditions above those indicat- } \\
& \text { ed in the operational sections of this specification is not } \\
& \text { implied. Exposure to absolute maximum rating conditions } \\
& \text { for extended periods may affect device reliability. }
\end{aligned}
$$

Electrical Characteristics $0^{\circ} \mathrm{C} \leq T A \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.5 |  | 5.5 | V |
| Operating Current (licc1) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  |  | 15 | mA |
| Standby Current (lCC2) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 5 | mA |
| Input Voltage Levels $V_{\text {IL }}$ $V_{I H}$ |  | $\begin{gathered} -0.1 \\ 2.0 \end{gathered}$ |  | $\begin{gathered} 0.8 \\ v_{C C}+0.5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Levels $V_{\mathrm{OL}}$ <br> $\mathrm{VOH}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  | 0.4 | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| SK Frequency SK HIGH TIME tSKH (Note 2) SK LOW TIME tSKL (Note 2) |  | 0 3 2 |  | 200 | $\begin{gathered} \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| Input Set-Up and Hold Times  <br> CS $\mathrm{t}_{\text {CSS }}$ <br>  $\mathrm{t}_{\text {CSH }}$ <br> DI $\mathrm{t}_{\text {DIS }}$ <br>  $\mathrm{t}_{\text {DIH }}$ |  | $\begin{gathered} 0.2 \\ 0 \\ 0.4 \\ 0.4 \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| Output Delay  <br> DO  <br>  tpD1 $^{\text {tpDO }}$ | $\begin{aligned} & \mathrm{CL}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.40 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Erase/Write Pulse Width (tE/w) (Note 1) |  | 10 |  | 30 | ms |
| CS Low Time (tcs) (Note 3) |  | 1 |  |  | $\mu \mathrm{s}$ |

Note t: $t_{E / W}$ measured to rising edge of SK or CS, whichever occurs last.
Note 2: The SK frequency spec. specifies a minimum SK clock period of $5 \mu \mathrm{~s}$, therefore in an SK clock cycle, tSKH + tskL must be greater than or equal to $5 \mu \mathrm{~s}$. e.g. if $\mathrm{t}_{\mathrm{SKL}}=2 \mu \mathrm{~s}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=3 \mu \mathrm{~s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of $1 \mu \mathrm{~s}$ (tcs) between consecutive instruction cycles.

## Instruction Set

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 01 | $10 x x$ | A3A2A1AO |  | Read register A3A2A1AO |
| WRITE | 01 | $01 x x$ | A3A2A1AO | D15-D0 | Write register A3A2A1A0 |
| ERASE | 01 | $11 x x$ | A3A2A1AO |  | Erase register A3A2A1A0 |
| EWEN | 01 | 0011 | xxxx |  | Erase/write enable |
| EWDS | 01 | 0000 | xxxx |  | Erase/write disable |
| ERAL | 01 | 0010 | xxxx |  | Erase all registers |
| WRAL | 01 | 0001 | xxxx | D15-D0 | Write all registers |

NMC9313B has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4 -bit address for 1 of 16,16 -bit registers.
$X$ is a don't care state.

## Functional Description

The NMC9313B is a small peripheral memory intended for use with COPSTM controllers and other non-volatile memory applications. Its organization is sixteen registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 10-bit instructions can be executed. The instruction format has a logical 0,1 as start bits, four bits as an op code, and four bits of address. The on-chip programming-voltage generator allows the user to use a single power supply ( $\mathrm{V}_{\mathrm{CC}}$ ). Only during the read mode is the serial output (DO) pin valid. During all other modes the DO pin is in TRI-STATE ${ }^{\circledR}$, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 -bit seri-al-out shift register. A dummy bit (logical ' 0 ') precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## ERASE/WRITE ENABLE AND DISABLE

Programming must be preceded once by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.

## ERASE (Note 4)

Like most $E^{2}$ PROMS, the register must first be erased (all bits set to 1s) before the register can be written (certain bits
set to Os). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1 s . When the erase/write programming time ( $t_{E / W}$ ) constraint has been satisfied, CS is brought up for at least one SK period. A new instruction may then be input, or a low-power standby state may be achieved by dropping CS low.

## WRITE (Note 4)

The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes, which prevents spurious programming during other modes. When CS rises to $\mathrm{V}_{\mathrm{IH}}$, the programming cycle ends. All programming modes should be ended with CS high for one SK period, or followed by another instruction.

## CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a 1 . Each register is then ready for a WRITE instruction.

## CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle, except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.
Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the Erase/ Write pulse width ( $t_{E / W}$ ).

## Timing Diagrams



TL/D/9145-3

Synchronous Data Timing



## NMC9346 1024-Bit Serial Electrically Erasable Programmable Memory

## General Description

The NMC9346 is a 1024-bit non-volatile, sequential E2PROM, fabricated using advanced N -channel E2PROM technology. It is an external memory with the 1024 bits of read/write memory divided into 64 registers of 16 bits each. Each register can be serially read or written by a COP400 controller, or a standard microprocessor. Written information is stored in a floating gate cell until updated by an erase and write cycle. The NMC9346 has been designed for applications requiring up to $4 \times 10^{4}$ erase/write cycles per register. A power-down mode is provided by CS to reduce power consumption by 75 percent.

## Features

- 40,000 erase/write cycles typical
- 10 year data retention
- Low cost
- Single supply read/write/erase operations ( $5 \mathrm{~V} \pm 10 \%$ )
- TTL compatible
- $64 \times 16$ serial read/write memory
- MICROWIRETM compatible serial I/O
- Simple interfacing
- Low standby power
- Non-volatile erase and write
$\square$ Reliable floating gate technology
- Self-timed programming cycle
mevice status signal during programming


## Block Diagram



|  |  |
| :---: | :--- |
| Pin Names |  |
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| VCC | Power Supply |
| GND | Ground |
| NC | No Connection |

## Connection Diagrams



See NS Package Number N08E

14-Pin
SO Package (M)


TL/D/9205-3
Top View
See NS Package Number M14B Device Marking: 9346M14 9346EM14,9346MM14

8-Pin
SO Package (M8)


TL/D/9205-7
Top View
See NS Package Number M08A
Device Marking: 9346,
9346E, 9346M

## Ordering Information

Commercial Temp. Range
$\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Order Number |
| :---: |
| NMC9346N |
| NMC9346M |
| NMC9346M8 |

Extended Temp. Range
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| ( $-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |
| :---: |
| Order Number |
| NMC9346EN |
| NMC9346EM |
| NMC9346EM8 |

Military Temp. Range
$\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Order Number |
| :---: |
| NMC9346MN |
| NMC9346MM |
| NMC9346MM8 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.
Voltage Relative to GND Lead Temperature
(Soldering, 10 seconds)
ESD rating.

$$
\begin{array}{r}
+6 \mathrm{~V} \text { to }-0.3 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
$$

$300^{\circ} \mathrm{C}$
2000V

## Operating Conditions

| Ambient Storage Temperatures |  |
| :--- | ---: |
| NMC9346 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC9346E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC9346M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Positive Supply Voltage | 4.5 V to 5.5 V |

DC and AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Operating Voltage | NMC9346, NMC9346E NMC9346M |  | 4.5 | 5.5 | V |
| Icc1 | Operating Current Erase/Write Operating Current | NMC9346 | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=1, \mathrm{SK}=1 \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Operating Current Erase/Write Operating Current | NMC9346E | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, C S=1, S K=1 \\ & V_{C C}=5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Operating Current Erase/Write Operating Current | NMC9346M | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=1, \mathrm{SK}=1 \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

DC and AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified (Continued)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ICC2 }}$ | Standby Current | NMC9346 | $V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 3 | mA |
|  | Standby Current | NMC9346E | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 4 | mA |
|  | Standby Current | NMC9346M* | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 5 | mA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | Input Voltage Levels | NMC9346, NMC9346E, NMC9346M |  | $\begin{gathered} -0.1 \\ 2.0 \end{gathered}$ | $\begin{gathered} 0.8 \\ v_{C C}+1 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \mathrm{v}_{\mathrm{OL}} \\ & \mathrm{v}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | Output Voltage Levels | NMC9346, NMC9346E, NMC9346M | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{O}_{\mathrm{OH}}=-400 \mathrm{\mu A} \\ & \hline \end{aligned}$ | 2.4 | 0.4 | $\begin{aligned} & v \\ & v \\ & \hline \end{aligned}$ |
| 'LI | Input Leakage Current | NMC9346, NMC9346E, NMC9346M | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | NMC9346, NMC9346E, NMC9346M | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {tsKH }}$ ${ }^{\text {tskL }}$ | SK Frequency SK High Time (Note 2) SK Low Time (Note 2) | MMC9346 |  | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | 250 | $\begin{aligned} & \mathrm{kHz} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~s} \end{aligned}$ |
|  | SK Frequency SK High Time (Note 2) SK Low Time (Note 2) | MMC9346E |  | $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \end{aligned}$ | 250 | $\begin{gathered} \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \end{gathered}$ |
|  | SK Frequency SK High Time (Note 2) SK Low Time (Note 2) | MMC9346M |  | $\begin{aligned} & 0 \\ & 2 \\ & 1 \end{aligned}$ | 200 | $\begin{aligned} & \mathrm{kHz} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| tcss <br> ${ }^{\text {t CSH }}$ <br> tDIS <br> till | Inputs CS DI | NMC9346, NMC9346E, NMC9346M |  | $\begin{gathered} 0.2 \\ 0 \\ 0.4 \\ 0.4 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pd} 1}{ }^{\mathrm{t} \mathrm{t}^{0}} . \\ & \hline \end{aligned}$ | Output DO | NMC9346, <br> NMC9346E, <br> NMC9346M | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.40 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| te/w | Self-Timed Program Cycle | NMC9346 |  |  | 10 | ms |
|  | Self-Timed Program Cycle | NMC9346E |  |  | 10 | ms |
|  | Self-Timed Program Cycle | NMC9346M |  |  | 12 | ms |
| tcs | Min CS Low Time (Note 3) | NMC9346, NMC9346E, NMC9346M |  | 1 |  | $\mu \mathrm{S}$ |
| tsv | Rising Edge of CS to Status Valid | NMC9346, NMC9346E, NMC9346M | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 1 | $\mu \mathrm{S}$ |
| $\mathrm{toh}^{\text {, } \mathrm{t}_{\mathrm{H}}}$ | Falling Edge of CS to DO TRI-STATE® | NMC9346, NMC9346E, NMC9346M |  |  | 0.4 | $\mu \mathrm{S}$ |
|  | Endurance | NMC9346, NMC9346E, NMC9346M | Data Changes per Bit | $\begin{aligned} & \text { Typical } \\ & 40,000 \end{aligned}$ |  | Cycles |

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The SK frequency spec. specifies a minimum SK clock period of $4 \mu \mathrm{~s}$, therefore in an SK clock cycle t $_{\text {SKH }}+$ tsKL $^{\text {St }}$ must be greater than or equal to $4 \mu \mathrm{~s}$. e.g., if $\mathrm{t}_{\mathrm{SKL}}=1 \mu \mathrm{~s}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=3 \mu \mathrm{~s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of $1 \mu \mathrm{~s}(\mathrm{t} \mathrm{CS})$ between consecutive instruction cycles.
*Thruout this table " M " refers to temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$, not package.

## Functional Description

The NMC9346 is a small peripheral memory intended for use with COPSTM controllers and other nonvolatile memory applications. The NMC9346 is organized as sixty-four registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 9 -bit instructions can be executed. The instruction format has a logical ' 1 ' as a start bit, two bits as an op code, and six bits of address. The programming cycle is self-timed, with the data out (DO) pin indicating the ready/busy status of the chip. The on-chip programming voltage generator allows the user to use a single power supply ( $\mathrm{V}_{\mathrm{CC}}$ ). It only generates high voltage during the programming modes (write, erase, chip erase, chip write) to prevent spurious programming during other modes. The DO pin is valid as data out during the read mode, and if initiated, as a ready/busy status indicator during a programming cycle. During all other modes the DO pin is in TRI-STATE, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a read instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16-bit seri-al-out shift register. A dummy bit (logical ' 0 ') precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## ERASE/WRITE ENABLE AND DISABLE

When $\mathrm{V}_{\mathrm{CC}}$ is applied to the part it powers up in the programming disable (EWDS) state, programming must be preceded by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed or $V_{C C}$ is removed from the part. The programming enable instruction (EWEN) is needed to keep the part in the enable state if the power supply ( $V_{\mathrm{CC}}$ ) noise falls below operating range. The programming disable instruction is provided to protect against accidental data disturb. Execution of a read instruction is independent of both EWEN and EWDS instructions.

## ERASE (Note 4)

Like most E2PROMs, the register must first be erased (all bits set to logical ' 1 ') before the register can be written (cer-
tain bits set to logical ' 0 '). After an erase instruction is input, CS is dropped low. This falling edge of CS determines the start of the self-timed programming cycle. If CS is brought high subsequently (after observing the $\mathrm{t}_{\mathrm{CS}}$ specification), the DO pin will indicate the ready/busy status of the chip. The DO pin will go low if the chip is still programming. The DO pin will go high when all bits of the register at the address specified in the instruction have been set to a logical ' 1 '. The part is now ready for the next instruction sequence.

## WRITE (Note 4)

The write instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (DO) is put on the data in (DI) pin CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. Like all programming modes, DO indicates the ready/busy status of the chip if CS is brought high after a minimum of $1 \mu \mathrm{~S}(\mathrm{t} C \mathrm{~S})$. $D O=$ logical ' 0 ' indicates that programming is still in progress. $\mathrm{DO}=$ logical ' 1 ' indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction. The register to be written into must have been previously erased.

## CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a logical '1'. Each register is then ready for a write instruction. The chip erase cycle is identical to the erase cycle except for the different op code.

## CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.
Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the self-timed programming cycle and status check.

## Instruction Set for NMC9346

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 1 | 10 | A5A4A3A2A1A0 |  | Read Register A5A4A3A2A1AO |
| WRITE | 1 | 01 | A5A4A3A2A1A0 | D15-D0 | Write Register A5A4A3A2A1A0 |
| ERASE | 1 | 11 | A5A4A3A2A1A0 |  | Erase Register A5A4A3A2A1A0 |
| EWEN | 1 | 00 | $11 x x x x$ |  | Erase/Write Enable |
| EWDS | 1 | 00 | $00 x x x x$ |  | Erase/Write Disable |
| ERAL | 1 | 00 | $10 x x x x$ |  | Erase All Registers |
| WRAL | 1 | 00 | $01 x x x x$ | D15-D0 | Write All Registers |

NMC9346 has 7 instructions as shown. Note that the MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the $O p$ code and the 6 -bit address for 1 of 64,16 -bit registers.

## Timing Diagrams



TL/D/9205-4
*This is the minimum SK period ( $5 \mu \mathrm{~s}$ for NMC9306M)





## NMC9314B 1024-Bit Serial Electrically Erasable Programmable Memory

## General Description

The NMC9314B is a 1024-bit non-volatile, sequential $E^{2}$ PROM, fabricated using advanced N-channel E2PROM technology. It is an external memory with the 1024 bits of read/write memory divided into 64 registers of 16 bits each. Each register can be serially read or written by a COP400 controller, or a standard microprocessor. Written information is stored in a floating gate cell until updated by an erase and write cycle. The NMC9314B has been designed for applications requiring up to $10^{4}$ erase/write cycles per register. A power-down mode is provided by CS to reduce power consumption by 75 percent.

## Features

■ 10,000 erase/write cycles

- 10 year data retention
- Low cost

■ Single supply read/write/erase operations ( $5 \mathrm{~V} \pm 10 \%$ )

- TTL compatible
- $64 \times 16$ serial read/write memory
- MICROWIRETM compatible serial I/O
- Simple interfacing
- Low standby power
$\square$ Non-volatile erase and write
- Reliable floating gate technology

■ Self-timed programming cycle

- Device status signal during programming

Block and Connection Diagrams


TL/D/9144-1

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Voltage Relative to GND
+6 V to -0.3 V
Ambient Operating Temperature
$\begin{array}{lr}\text { Ambient Storage Temp. }-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { Lead Temperature (Soldering, } 10 \text { seconds) } & 300^{\circ} \mathrm{C} \\ \text { ESD Rating } & >2000 \mathrm{~V}\end{array}$

DC and AC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless speciifed

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $V_{C C}$ | Operating Voltage |  | 4.5 | 5.5 | V |
| $I_{C C 1}$ | $\begin{array}{l}\text { Operating Current } \\ \text { Erase/Write Operating Current }\end{array}$ | $V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=1, \mathrm{SK}=1$ |  | 17 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Standby Current | $V_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  |  |$]$

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The SK frequency spec. specifies a minimum SK clock period of $5 \mu \mathrm{~s}$, therefore in an SK clock cycle $\mathbf{t}_{\text {SKH }}+\mathrm{t}_{\text {SKL }}$ must be greater than or equal to $5 \mu \mathrm{~s}$. e.g., if $\mathrm{t}_{\mathrm{SKL}}=2 \mu \mathrm{~s}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=3 \mu \mathrm{~s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of $1 \mu \mathrm{~s}$ (tcs) between consecutive instruction cycles.

## Instruction Set for NMC9314B

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | $\mathbf{1}$ | 10 | A5A4A3A2A1A0 |  | Read register A5A4A3A2A1A0 |
| WRITE | $\mathbf{1}$ | 01 | A5A4A3A2A1A0 | D15-D0 | Write register A5A4A3A2A1A0 |
| ERASE | 1 | 11 | A5A4A3A2A1A0 |  | Erase register A5A4A3A2A1A0 |
| EWEN | 1 | 00 | $11 x x x x$ |  | Erase/write enable |
| EWDS | 1 | 00 | $00 x x x x$ |  | Erase/write disable |
| ERAL | 1 | 00 | $10 x x x x$ |  | Erase all registers |
| WRAL | 1 | 00 | $01 x x x x$ | D15-D0 | Write all registers |

NMC9314B has 7 instructions as shown. Note that the MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6 -bit address for 1 of 64,16 -bit registers.

## Functional Description

The NMC9314B is a small peripheral memory intended for use with COPSTM controllers and other nonvolatile memory applications. Its organization is sixty-four registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 9 -bit instructions can be executed. The instruction format has a logical ' 1 ' as a start bit, two bits as an op code, and six bits of address. The programming cycle is self-timed, with the data out (DO) pin indicating the ready/busy status of the chip. The on-chip programming voltage generator allows the user to use a single power supply ( $\mathrm{V}_{\mathrm{CC}}$ ). It only generates high voltage during the programming modes (write, erase, chip erase, chip write). The DO pin is valid as data out during the read mode, and if initiated, as a ready/busy status indicator during a programming cycle. During all other modes the DO pin is in TRI-STATE, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a read instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 -bit seri-al-out shift register. A dummy bit (logical ' 0 ') precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## ERASE/WRITE ENABLE AND DISABLE

When $\mathrm{V}_{\mathrm{CC}}$ is applied to the part it powers up in the programming disable (EWDS) state, programming must be preceded by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed or $\mathrm{V}_{\mathrm{CC}}$ is removed from the part. The programming disable instruction is provided to protect against accidental data disturb. Execution of a read instruction is independent of both EWEN and EWDS instructions.

## ERASE (Note 4)

Like most E2PROMs, the register must first be erased (all bits set to logical ' 1 ') before the register can be written (certain bits set to logical ' 0 '). After an erase instruction is input, CS is dropped low. This falling edge of CS determines
the start of the self-timed programming cycle. If CS is brought high subsequently (after observing the tos specification), the DO pin will indicate the ready/busy status of the chip. The DO pin will go low if the chip is still programming. The DO pin will go high when all bits of the register at the address specified in the instruction have been set to a logical ' 1 '. The part is now ready for the next instruction sequence.

## WRITE (Note 4)

The write instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (DO) is put on the data in (DI) pin CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. Like all programming modes, DO indicates the ready/busy status of the chip if CS is brought high after a minimum of $1 \mu \mathrm{~S}$ (tCS). $\mathrm{DO}=$ logical ' 0 ' indicates that programming is still in progress. $\mathrm{DO}=$ logical ' 1 ' indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction. The register to be written into must have been previously erased.

## CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a logical ' 1 '. Each register is then ready for a write instruction. The chip erase cycle is identical to the erase cycle except for the different op code.

## CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.
Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the selftimed programming cycle and status check.

## Timing Diagrams






## National Semiconductor

## NMC93C56/C66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memories

## General Description

The NMC93C56/NMC93C66 are 2048/4096 bits of CMOS electrically erasable memory divided into 128/256 16-bit registers. They are fabricated using National Semiconductor's floating-gate CMOS process for high speed and low power. They operate from a single 5 V supply since $\mathrm{V}_{\mathrm{PP}}$ is generated on-board. The serial organization allow the NMC93C56/66 to be packaged in an 8-pin DIP or 14-pin SO package to save board space.
The memories feature a serial interface with the instruction, address, and write data, input on the Data-In (DI) pin. All read data and device status come out on the Data-Out (DO) pin. A low-to-high transition of shift clock (SK) shifts all data in and out. This serial interface is MICROWIRETM compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The NMC93C56/66 do not require an erase cycle prior to the Write and Write All instructions. The Erase and Erase All instructions are available to maintain complete read and programming capability with the NMOS NMC9346. All programming cycles are completely self-timed for simplified operation. The busy status is available on the DO pin to indicate the completion of a programming cycle. EEPROMs are shipped in the erased state where all bits are logical 1's.

## Compatibility with Other Devices

These memories are pin compatible to National Semiconductor's NMOS EEPROMs, NMC9306 and NMC9346 and CMOS EEPROMs NMC93C06/26/46. The NMC93C56/66 are both pin and function compatible with the NMC93C06/26/46, 256/512/1024-bit EEPROM with the one exception that the NMC93C56/66 require 2 additional address bits.

## Features

- Typical active current $400 \mu \mathrm{~A}$; Typical standby current $25 \mu \mathrm{~A}$
- Reliable CMOS floating gate technology
- 5V only operation in all modes
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status signal during programming mode
- Sequential register read
- Over 10 years data retention
m Typical 40,000 writes

Block Diagram


Connection Diagrams


| Pin Names |  |
| :--- | :--- |
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| GND | Ground |
| $V_{C C}$ | Power Supply |

SO Package (M)


TL/D/9617-3
Top View
See NS Package Number M14A

## Ordering Information

Commercial Temp. Range $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Order Number |
| :---: |
| NMC93C56N/NMC93C66N |
| NMC93C56M/NMC93C66M |

Extended Temp. Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Order Number |
| :---: |
| NMC93C56EN/NMC93C66EN |
| NMC93C56EM/NMC93C66EM |

Military Temp. Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Order Number |
| :---: |
| NMC93C56MN/NMC93C66MN |
| NMC93C56MM/NMC93C66MM |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specifled devices are required, contact the Natlonal Semiconductor Sales Office/ Distributors for avallability and specifications.
Ambient Operating Temperature
All Input or Output Voltages

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
+6.5 \mathrm{~V} \text { to }-0.3 \mathrm{~V}
\end{array}
$$

with Respect to Ground
Lead Temp. (Soldering, 10 sec .)
ESD Rating

$$
\begin{array}{r}
+300^{\circ} \mathrm{C} \\
2000 \mathrm{~V}
\end{array}
$$

## Operating Conditions

Ambient Operating Temperature

| NMC93C56/NMC93C66 | $0^{\circ} \mathrm{C}$ to $+10^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC9C56E/NMMC93C66E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC93C56M/NMC93C66M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| (Mil. Temp.) | 4.5 V to 5.5 V |

DC and AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC1}}$ | Operating Current CMOS Input Levels | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M* | $\begin{aligned} & \mathrm{CS}=\mathrm{V}_{1 \mathrm{H},} \mathrm{SK}=1 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \end{aligned}$ | mA |
| Icc 2 | Operating Current TTL Input Levels | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | $\begin{aligned} & \text { CS }=V_{1 H}, S K=1 \mathrm{MHz} \\ & S K=0.5 \mathrm{MHz} \\ & S K=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & 4 \end{aligned}$ | mA |
| $\mathrm{I}_{\text {cc3 }}$ | Standby Current | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | $\mathrm{CS}=0 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| ILL | Input Leakage | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| lot | Output Leakage | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mu \mathrm{A}}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | Input Low Voltage Input High Voltage |  |  | $\begin{gathered} -0.1 \\ 2 \end{gathered}$ | $\begin{gathered} 0.8 \\ v_{C C}+1 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OL} 1} \\ & \mathrm{~V}_{\mathrm{OH} 1} \\ & \hline \end{aligned}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}=2.1 \mathrm{~mA} \\ & \mathrm{IOH}^{2}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 | 0.4 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ <br> $\mathrm{V}_{\mathrm{OH} 2}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}=10 \mu \mathrm{~A} \\ & \mathrm{IOH}=-10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{f}_{\text {SK }}$ | SK Clock Frequency | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \\ \hline \end{gathered}$ | MHz |
| ${ }^{\text {t }}$ SH | SK High Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | (Note 2) <br> (Note 3) <br> (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }^{\text {tskL }}$ | SK Low Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | (Note 2) <br> (Note 3) <br> (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| tcs | Minimum CS Low Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | (Note 4) <br> (Note 5) <br> (Note 5) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| ${ }^{\text {tcss }}$ | CS Setup Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ |  | ns |

*Note: Throughout this table " $M$ " refers to temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$, not package type.

DC and AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise specified) (Continued)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tois | DI Setup Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | Relative to SK | $\begin{array}{r} 100 \\ 200 \\ 200 \\ \hline \end{array}$ |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | CS Hold Time | - | Relative to SK | 0 |  | ns |
| $\mathrm{t}_{\text {DIH }}$ | DI Hold Time | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | Relative to SK | $\begin{aligned} & 100 \\ & 200 \\ & 200 \\ & \hline \end{aligned}$ |  | ns |
| tPD1 | Output Delay to "1" | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| tpDo | Output Delay to "0" | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | AC Test |  | $\begin{gathered} \hline 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| tsv | CS to Status Valid | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| ${ }^{\text {b }}$ | CS to DO in TRI-STATE® | NMC93C56/NMC93C66 NMC93C56E/NMC93C66E NMC93C56M/NMC93C66M | AC Test $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$ |  | $\begin{aligned} & 100 \\ & 200 \\ & 200 \\ & \hline \end{aligned}$ | ns |
| twp | Write Cycle Time |  |  |  | 10 | ms |
|  | Endurance |  | Number of Data Changes per Bit | $\begin{aligned} & \text { Typical } \\ & 40,000 \\ & \hline \end{aligned}$ |  | Cycles |

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2:'The SK frequency specification for Commercial parts specifies a minimum SK clock period of $1 \mu \mathrm{~s}$, therefore in an SK clock cycle tsKH + tskL $^{\text {must be }}$ greater than or equal to $1 \mu \mathrm{~s}$. For example if $\mathrm{t}_{\mathrm{SKL}}=250 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=750 \mathrm{~ns}$ in order to meet the SK frequency specification.
Note 3: The SK frequency specification for Extended Temperature and Military parts specifies a minimum SK clock period of $2 \mu \mathrm{~s}$, therefore in an SK clock cycle $t_{S K H}+t_{\text {SKL }}$ must be greater than or equal to $2 \mu \mathrm{~s}$. For example, if the $\mathrm{t}_{\mathrm{SKL}}=500 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=1.5 \mu \mathrm{~s}$ in order to meet the SK frequency specification.
Note 4: For Commercial parts CS must be brought low for a minimum of $250 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{CS}}\right)$ between consecutive instruction cycles.
Note 5: For Extended Temperature and Military parts CS must be brought low for a minimum of 500 ns ( $\mathrm{t}_{\mathrm{CS}}$ ) between consecutive instruction cycles.
Note 6: This parameter is periodically sampled and not $100 \%$ tested.

Capacitance (Note 6)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| C OUT | Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

## AC Test Conditions

| Output Load | 1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| :--- | ---: |
| Input Pulse Levels | 0.4 V to 2.4 V |
| Timing Measurement Reference Level |  |
| Input | 1 V and 2 V |
| Output | 0.8 V and 2 V |

## Functional Description

The NMC93C56 and NMC93C66 have 7 instructions as described below. Note that the MSB of any instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 10 -bits carry the op code and the 8 -bit address for register selection.

## Read (READ):

The Read (READ) instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16 -bit serial-out shift register. A dummy bit (logical 0 ) precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

## Erase/Write Enable (EWEN):

When $V_{C C}$ is applied to the part, it powers up in the Erase/ Write Disable (EWDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or $V_{C C}$ is removed from the part.

## Erase (ERASE):

The ERASE instruction will program all bits in the specified register to the logical ' 1 ' state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.
The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( tcs ). $\mathrm{DO}=$ logical ' 0 ' indicates that programming is still in progress. $D O=$ logical ' 1 ' indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

## Write (WRITE):

The Write (WRITE) instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of $250 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{CS}}\right) . \mathrm{DO}=$ logical 0 indicates that programming is still in progress. $\mathrm{DO}=$ logical 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

## Erase All (ERAL):

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical ' 1 ' state. The Erase All cycle is identical to the ERASE cycle except for the different op-code. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $\mathrm{t}_{\mathrm{CS}}$ ).

## Write All (WRAL):

The (WRAL) instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns ( $\mathrm{t}_{\mathrm{CS}}$ ).

## Erase/Write Disable (EWDS):

To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

Instruction Set for the NMC93C56 and NMC93C66

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 1 | 10 | A7-AO |  | Reads data stored in memory, starting at specified address. |
| EWEN | 1 | 00 | 11 XXXXXX |  | Write enable must precede all programming modes. |
| ERASE | 1 | 11 | A7-A0 |  | Erase register A7A6A5A4A3A2A1A0. |
| ERAL | 1 | 00 | $10 X X X X X X$ |  | Erases all registers. |
| WRITE | 1 | 01 | A7-A0 | D15-D0 | Writes register if address is unprotected. |
| WRAL | 1 | 00 | $01 X X X X X X$ | D15-D0 | Writes all registers. Valid only when Protect Register <br> is cleared. |
| EWDS | 1 | 00 | $00 X X X X X X$ |  | Disables all programming instructions. |

## Timing Diagrams


${ }^{-}$This is the minimum SK period (Note 2).


TL/D/9617-5
"Address bit A7 becomes a "don't care" for NMC93C56.
"The memory automatically cycles to the next register.


Timing Diagrams (Continued)
EWDS:




WRITE:


TL/D/9617-8
"Address bit $\mathrm{A}_{7}$ becomes a "don't care" for NMC93C56.
WRAL:


Timing Diagrams (Continued)


ERAL:



PRELIMINARY

# NMC93CS56/CS66 2048-Bit/4096-Bit Serial Electrically Erasable Programmable Memories 

## General Description

The NMC93CS56/NMC93CS66 are 2048/4096 bits of read/write memory divided into 128/256 registers of 16 bits each. $N$ registers ( $N \leq 128$ or $N \leq 256$ ) can be protected against data modification by programming into a special onchip register, called the memory "protect register", the address of the first register to be protected. This address can be "locked" into the device, so that these registers can be permanently protected. Thereafter, all attempts to alter data in a register whose address is equal to or greater than the address stored in the "protect register" will be aborted.
The "read" instruction loads the address of the first register to be read into an 8 -bit address pointer. Then the data is clocked out serially on the "DO" pin and automatically cycles to the next register to produce a serial data stream. In this way the entire memory can be read in one continuous data stream or as registers of varying length from 16 to 2048/4096 bits. Thus, the NMC93CS56/NMC93CS66 can be viewed as a non-volatile shift register.
The "write" cycle is completely self-timed. No separate erase cycle is required before write. The "write" cycle is only enabled when pin 6 (program enable) is held "high". If the address of the register to be written is less than the ad-
dress in the "protect register" then the data is written 16 bits at a time into one of the 128/256 data registers. If "CS" is brought "high" following the initiation of a "write" cycle, the "DO" pin indicates the ready/busy status of the chip.
National Semiconductor's EEPROMs are designed and tested for applications requiring extended endurance. Refer to device operation for further endurance information. Data retention is specified to be greater than 10 years.

## Features

- Write protection in user defined section of memory
- Typical active current $400 \mu \mathrm{~A}$; Typical standby current $25 \mu \mathrm{~A}$
- Reliable CMOS floating gate technology
- 5 volt only operation in all modes
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status signal during programming mode
- Sequential register read
- Over 10 years data retention
- 40,000 write cycles typical


## Block Diagram



TL/D/9209-3

## Connection Diagrams

PIN OUT:
Dual-In-Line Package ( $\mathbf{N}$ )


See NS Package Number N08E

## Pin Names

CS Chip Select
SK Serial Data Clock
DI Serial Data Input
DO Serial Data Output
GND Ground
PE Program Enable
PRE Protect Register Enable
VCC Power Supply

PIN OUT:
SO Package (M)


See NS Package Number M14A

## Ordering Information

Commercial Temp. Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Order Number
NMC93CS56N/NMC93CS66N
NMC93CS56M/NMC93CS66M

Extended Temp. Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Order Number |
| :--- |
| NMC93CS56EN/NMC93CS66EN |
| NMC93CS56EM/NMC93CS66EM |

Military Temp. Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Order Number
NMC93CS56MN/NMC93CS66MN
NMC93CS56MM/NMC93CS66MM

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Ambient Operating Temperature
All Input or Output Voltages

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
+6.5 \mathrm{~V} \text { to }-0.3 \mathrm{~V} \\
+300^{\circ} \mathrm{C} \\
2000 \mathrm{~V}
\end{array}
$$with Respect to Ground

Lead Temp. (Soldering, 10 sec.)
ESD rating

Operating Conditions
Ambient Operating Temperature

| NMC93CS56/MNC93CS66 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| NMC93CS56E/NMC93CS66E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| NMC93CS56M/NMC93CS66M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| (Mil. Temp.) | 4.5 V to 5.5 V |

Positive Power Supply
4.5 V to 5.5 V

DC and AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ICCl}_{1}$ | Operating Current CMOS Input Levels | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M* | $\begin{aligned} & \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, \mathrm{SK}=1 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 2 \end{aligned}$ | mA |
| ICC2 | Operating Current TTL. Input Levels | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | $\begin{aligned} & \mathrm{CS}=\mathrm{V}_{1 \mathrm{H},} \mathrm{SK}=1 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \\ & \mathrm{SK}=0.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & 4 \end{aligned}$ | mA |
| $\mathrm{I}_{\text {cc3 }}$ | Standby Current | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | $\mathrm{CS}=0 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
| ILI | Input Leakage | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{C C}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| lol | Output Leakage | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & -2.5 \\ & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{a} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | Input Low Voltage Input High Voltage |  |  | $\begin{gathered} -0.1 \\ 2 \end{gathered}$ | $\begin{gathered} 0.8 \\ v_{C C}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL} 1}$ $\mathrm{V}_{\mathrm{OH} 1}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{IOH}^{2}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 | 0.4 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| VOL2 <br> $\mathrm{V}_{\mathrm{OH} 2}$ | Output Low Voltage Output High Voltage |  | $\begin{aligned} & \mathrm{IOL}=10 \mu \mathrm{~A} \\ & \mathrm{IOH}=-10 \mu \mathrm{~A} \end{aligned}$ | $V_{c c}-0.2$ | 0.2 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{f}_{\text {SK }}$ | SK Clock Frequency | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \end{gathered}$ | MHz |
| ${ }^{\text {tskH }}$ | SK High Time | NMC93CS56/NMC93CS66 <br> NMC93CS56E/NMC93CS66E <br> NMC93CS56M/NMC93CS66M | (Note 2) (Note 3) (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \end{aligned}$ |  | ns |
| ${ }^{\text {t SKL }}$ | SK Low Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | (Note 2) <br> (Note 3) <br> (Note 3) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \end{aligned}$ |  | ns |
| tcs | Minimum CS Low Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | (Note 4) (Note 5) (Note 5) | $\begin{aligned} & 250 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ |  | ns |
| tcss | CS Setup Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ |  | ns |
| tphes | PRE Setup Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \end{gathered}$ |  | ns |

*Thruout this table " $M$ " refers to temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) not package.

## DC and AC Electrical Characteristics

$V_{C C}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise specified) (Continued)

| Symbol | Parameter | Part Number | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpes | PE Setup Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to SK | $\begin{gathered} 50 \\ 100 \\ 100 \\ \hline \end{gathered}$ |  | ns |
| ${ }_{\text {t }}$ IS | DI Setup Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to SK | $\begin{aligned} & 100 \\ & 200 \\ & 200 \end{aligned}$ |  | ns |
| ${ }_{\text {t }}$ CSH | CS Hold Time |  | Relative to SK | 0 |  | ns |
| tPEH | PE Hold Time | NMC93CS56/NMC93CS66 <br> NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to CS <br> Relative to CS <br> Relative to CS | $\begin{aligned} & 250 \\ & 500 \\ & 500 \end{aligned}$ |  | ns |
| tpren | PRE Hold Time |  | Relative to SK | 0 |  | ns |
| ${ }_{\text {t }}$ | DI Hold Time | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | Relative to SK | $\begin{aligned} & 100 \\ & 200 \\ & 200 \\ & \hline \end{aligned}$ |  | ns |
| $t_{\text {PD1 }}$ | Output Delay to "1" | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \end{gathered}$ | ns |
| tpDo | Output Delay to "0" | NMC93CS56/NMC93CS66 <br> NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \end{gathered}$ | ns |
| tsv | CS to Status Valid | NMC93CS56/NMC93CS66 <br> NMC93CS56E/NMC93CS66E <br> NMC93CS56M/NMC93CS66M | AC Test |  | $\begin{gathered} 500 \\ 1000 \\ 1000 \\ \hline \end{gathered}$ | ns |
| $t_{\text {DF }}$ | CS to DO in TRI-STATE® | NMC93CS56/NMC93CS66 NMC93CS56E/NMC93CS66E NMC93CS56M/NMC93CS66M | AC Test $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$ |  | $\begin{aligned} & 100 \\ & 200 \\ & 200 \end{aligned}$ | ns |
| ${ }^{\text {twP }}$ | Write Cycle Time |  |  |  | 10 | ms |
|  | Endurance |  | Number of Data Changes per Bit. | $\begin{aligned} & \text { Typical } \\ & 40,000 \end{aligned}$ |  | cycles |

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: The SK frequency specification for Commercial parts specifies a minimum SK clock period of 1 microsecond, therefore in an SK clock cycle tsKH + tskL $^{\text {SK }}$ must be greater than or equal to 1 microsecond. For example if $\mathrm{t}_{\mathrm{SKL}}=250 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=750 \mathrm{~ns}$ in order to meet the SK frequency specification.
Note 3: The SK frequency specification for Extended Temperature and Military parts specifies a minimum SK clock period of 2 microseconds, therefore in an SK clock cycle $\mathrm{t}_{\mathrm{SKH}}+\mathrm{t}_{\mathrm{SKL}}$ must be greater than or equal to 2 microseconds. For example, if $\mathrm{t}_{\mathrm{SKL}}=500 \mathrm{~ns}$ then the minimum $\mathrm{t}_{\mathrm{SKH}}=1.5$ microseconds in order to meet the SK frequency specification.
Note 4: For Commercial parts CS must be brought low for a minimum of 250 ns ( tcs ) between consecutive instruction cycles.
Note 5: For Extended Temperature and Military parts CS must be brought low for a minimum of 500 ns (tcs) between consecutive instruction cycles.
Note 6: This parameter is periodically sampled and not $100 \%$ tested

Capacitance (Note 6)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $C_{\text {OUT }}$ | Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

## AC Test Conditions

Output Load
1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ Input Pulse Levels
Timing Measurement Reference Level Input

1 V and 2 V Output

## Functional Description

The NMC93CS56 and NMC93CS66 have 10 instructions as described below. Note that the MSB of any instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 10 -bits carry the op code and the 8 -bit address for register selection.

## Read (READ):

The Read (READ) instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16 -bit serial-out shift register. A dummy bit (logical 0 ) precedes the 16 -bit data output string. Output data changes are initiated by a low to high transition of the SK clock. In the NONVOLATILE SHIFTREGISTER mode of operation, the memory automatically cycles to the next register after each 16 data bits are clocked out. The dummy-bit is suppressed in this mode and a continuous string of data is obtained.

## Write Enable (WEN):

When $V_{C C}$ is applied to the part, it powers up in the Write Disable (WDS) state. Therefore, all programming modes must be preceded by a Write Enable (WEN) instruction. Once a Write Enable instruction is executed programming remains enabled until a Write Disable (WDS) instruction is executed or $V_{C C}$ is removed from the part.
Write (WRITE):
The Write (WRITE) instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The PE pin MUST be held "high" while loading the WRITE instruction, however, after loading the WRITE instruction the PE pin becomes a "don't care". The DO pin indicates the READY/ BUSY status of the chip if CS is brought high after a mini-
mum of 250 ns (tcs). $\mathrm{DO}=$ logical 0 indicates that programming is still in progress. $\mathrm{DO}=$ logical 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

## Write All (WRALL):

The Write All (WRALL) instruction is valid only when the "protect register" has been cleared by executing a PRCLEAR instruction. The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. Like the WRITE instruction, the PE pin MUST be held "high" while loading the WRALL instruction, however, after loading the WRITE instruction the PE pin becomes a "don't care". As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of $250 \mathrm{~ns}(\mathrm{t} \mathrm{CS})$.

## Write Disable (WDS):

To protect against accidental data disturb, the Write Disable (WDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.

## Protect Register Read (PRREAD):

The Protect Register Read (PRREAD) instruction outputs the address stored in the "protect register" on the DO pin. The PRE pin MUST be held "high" while loading the instruction. Following the PRREAD instruction the 8-bit address stored in the memory Protect Register is transferred to the serial out shift register. As in the READ mode, a dummy bit (logical 0 ) precedes the 8 -bit address string.

## Protect Register Enable (PREN):

The Protect Register Enable (PREN) instruction is used to enable the PRCLEAR, PRWRITE, and PRDS modes. Before

Instruction Set for the NMC93CS56 and NMC93CS66

| Instruction | SB | Op Code | Address | Data | PRE | PE | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | 1 | 10 | A7-A0 |  | 0 | X | Reads data stored in memory, starting at specified address. |
| WEN | 1 | 00 | 11XXXXXX |  | 0 | 1 | Write enable must precede all programming modes. |
| WRITE | 1 | 01 | A7-A0 | D15-D0 | 0 | 1 | Writes register if address is unprotected. |
| WRALL | 1 | 00 | 01XXXXXX | D15-D0 | 0 | 1 | Writes all registers. Valid only when Protect Register is cleared. |
| WDS | 1 | 00 | 00XXXXXX |  | 0 | X | Disables all programming instructions. |
| PRREAD | 1 | 10 | XXXXXXXX |  | 1 | X | Reads address stored in Protect Register. |
| PREN | 1 | 00 | 11XXXXXX |  | 1 | 1 | Must immediately precede PRCLEAR, PRWRITE, and PRDS instructions. |
| PRCLEAR | 1 | 11 | 11111111 |  | 1 | 1 | Clears the "protect register" so that no registers are protected from WRITE. |
| PRWRITE | 1 | 01 | A7-A0 |  | 1 | 1 | Programs address into Protect Register. Thereafter, memory addresses $\geq$ the address in Protect Register are protected from WRITE. |
| PRDS | 1 | 00 | 00ミワ0000 |  | 1 | 1 | One time only instruction after which the address in the Protect Register cannot be altered. |

## Functional Description (Continued)

the PREN mode can be entered, the part must be in the Write Enable (WEN) mode. Both the PRE and PE pins MUST be held "high" while loading the instruction.
Note that a PREN instruction must immediately precede a PRCLEAR, PRWRITE, or PRDS instruction.

## Protect Register Clear (PRCLEAR):

The Protect Register Clear (PRCLEAR) instruction clears the address stored in the Protect Register and, therefore, enables all registers for the WRITE and WRALL instruction. The PRE and PE pins must be held "high" while loading the instruction, however, after loading the PRCLEAR instruction the PRE and PE pins become "don't care". Note that a PREN instruction must immediately precede a PRCLEAR instruction.

## Protect Register Write (PRWRITE):

The Protect Register Write (PRWRITE) instruction is used to write into the Protect Register the address of the first register to be protected. After the PRWRITE instruction is executed, all memory registers whose addresses are greater
than or equal to the address specified in the Protect Register are protected from the WRITE operation. Note that before executing a PRWRITE instruction the Protect Register must first be cleared by executing a PRCLEAR operation and that the PRE and PE pins must be held "high" while loading the instruction, however, after loading the PRWRITE instruction the PRE and PE pins become 'don't care'. Note that a PREN instruction must immediately precede a PRWRITE instruction.

## Protect Register Disable (PRDS):

The Protect Register Disable (PRDS) instruction is a one time only instruction which renders the Protect Register unalterable in the future. Therefore, the specified registers become PERMANENTLY protected against data changes. As in the PRWRITE instruction the PRE and PE pins must be held "high" while loading the instruction, and after loading the PRDS instruction the PRE and PE pins become "don't care".
Note that a PREN instruction must Immediately precede a PRDS instruction.

## Timing Diagrams

Synchronous Data Timing

*This is the minimum SK period (See Note 2).

## Timing Diagrams (Continued)


-Address bit A7 becomes a "don't care" for NMC93CS56.
*The memory automatically cycles to the next register.



TL/D/9209-7

WRITE:*
PRE $=0$




TL/D/9209-8
"Address bit A7 becomes a "don't care" for NMC93CS56.

## Timing Diagrams (Continued)



TL/D/9209-9

- Protect Register MUST be cleared.

"Address bit $A_{7}$ becomes a "don't care" for NMC93CS56.

Timing Diagrams (Continued)

*A WEN cycle must precede a PREN cycle.


TL/D/9209-12
*A PREN cycle must immediately precede a PRCLEAR cycle.

Timing Diagrams (Continued)


TL/D/9209-13
"Address bit $A_{7}$ becomes a "don't care" for NMC93CS56.
${ }^{\dagger}$ Protect Register MUST be cleared before a PRWRITE cycle. A PREN cycle must immediately precede a PRWRITE cycle.


## NMC98C10/C20/C40

Electrically Erasable, Programmable Memories

## General Description

The NMC98C10, NMC98C20 and NMC98C40 are 128 by 8, 256 by 8 and 512 by 8,5 -volt programmable, non-volatile, parallel access memories built with CMOS floating gate process. Data and address lines are multiplexed, enabling these devices to be packaged in an 18-pin DIP or 20-pin SO, saving board space. The pin-out is identical to the Intel 8185 static RAM and the 2001 non-volatile RAM, allowing the memories to directly interface with popular 8 -bit and 16-bit microprocessors and microcontrollers.
The write cycle is simplified by a self-timed erase before write circuit on-chip. The end of write cycle can be determined by polling the data pins or the controller can simply allow a minimum time between a write command and the subsequent command. To prevent undesirable modification of the memory contents during system power up or power down, a lockout circuit ignores write commands while $\mathrm{V}_{\mathrm{CC}}$ is below the prescribed level of VLKO.
Applications for these memories include storing position data in robotic systems, storing local area network node address and parameter settings in data communications equipment, storing set-up and last position data in industrial control systems and storing PBX switch data in telecommunications equipment.

## Features

- Single 5 -volt supply
- Reliable CMOS floating gate process
- Eighteen-pin package
- Multiplexed address and data bus
- Self timed write operation
- 20,000 erase/write cycles typical
- Very low power dissipation
- Ten year data retention
- Minimum board space
- Directly compatible with NSC800, HPC and other standard microprocessors and microcontrollers
■ No external sequencing of erase/write cycle


## Block Diagram



Pin Names

| $\mathrm{AD}_{0}-\mathrm{AD}_{7}$ | Multiplexed address and data bits. <br>  <br> GND |
| :--- | :--- |
| Pin 8 is DATA only for NMC98C10. |  |
| AB | Ground |
| NC | MSB of address for NMC98C40 |
| CE 2 | No Connection |
| $\overline{\mathrm{CE1}}$ | Chip Enable 2 |
| $\overline{\mathrm{CS}}$ | Chip Enable 1 |
| ALE | Chip Select |
| $\overline{\mathrm{WE}}$ | Address Latch Enable |
| $\overline{\mathrm{OE}}$ | Write Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Output Enable |

*A7 not used on NMC98C10
**A8 not used on NMC98C10 or NMC98C20

## Connection Diagrams



Top View
See NS Package Number N18A
-A7 not used on NMC98C10
**A8 not used on NMC98C10 or NMC98C20

## Ordering Information

| Commercial Temp. Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- |
| Parameter/Order Number | Comments |
| NMC98C10N/NMC98C20N | Plastic 18 -Pin DIP |
| NMC98C40N | $t_{\text {LD }}=300 \mathrm{~ns}$ |
| NMC98C10N-1/NMC98C20N-1 | Plastic 18 -Pin DIP |
| NMC98C40N-1 | $\mathrm{t}_{\text {LD }}=180 \mathrm{~ns}$ |

Extended Temp. Range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Comments |
| :--- | :--- |
| NMC98C10EN/NMC98C20EN | Plastic 18-Pin DIP |
| NMC98C40EN | $\mathrm{t}_{\text {LD }}=300 \mathrm{~ns}$ |
| NMC98C10EN-1/NMC98C20EN-1 | Plastic 18 -Pin DIP |
| NMC98C40EN-1 | $\mathrm{t}_{\text {LD }}=180 \mathrm{~ns}$ |


| Military Temp. Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}\right)$ |
| :--- |
| Parameter/Order Number Comments <br> NMC98C10MN/NMC98C20MN Plastic 18 -Pin DIP <br> NMC98C40MN $\mathrm{t}_{\text {LD }}=300 \mathrm{~ns}$ <br> NMC98C10MN-1/NMC98C20MN-1 Plastic 18 -Pin DIP <br> NMC98C40MN-1 $\mathrm{t}_{\text {LD }}=180 \mathrm{~ns}$ |


| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specified contact the National Semicon Distributors for availability and s | ces are required, or Sales Office/ fications. |
| Voltage on Any Pin | -0.5 V to 6.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation @ $25^{\circ} \mathrm{C}$ <br> (Note 2) | 500 mW |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| ESD rating | $>2000 \mathrm{~V}$ |

Absolute Maximum Ratings (Note 1)
Mitary/Aerospace specified devices are required Distributors for availability and specifications.
Voltage on Any Pin
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Power Dissipation @ $25^{\circ} \mathrm{C}$

Lead Temp. (Soldering, 10 seconds)
DC Electrical Characteristics

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{lOL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | 0 |  | 0.8 | V |
| $\mathrm{V}_{\text {LKO }}$ | $V_{\text {CC }}$ Level for Write Lockout |  | 4.0 |  | 4.4 | V |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Leakage Current | $V_{\text {IN }}=V_{\text {CC }}$ |  |  | $\pm 10.0$ | $\mu \mathrm{A}$ |
| LLO | Output Leakage Current | $V_{\text {OUT }}=V_{\text {CC }}$ |  |  | $\pm 10.0$ | $\mu \mathrm{A}$ |
| ICC | Operating Supply Current | TTL Inputs |  |  | 15.0 | mA |
|  |  | CMOS Inputs |  |  | 10.0 | mA |
| ICCPD | Standby Supply Current | TTL Inputs |  |  | 5.0 | mA |
|  |  | CMOS Inputs |  |  | 100 | $\mu \mathrm{A}$ |
| ISC | Short-Circuit Current | One Output Pin Shorted |  | 40 |  | mA |

## AC Electrical Characteristics

| Symbol | Parameter | NMC98C10, NMC98C20, NMC98C40 |  | NMC98C10-1, NMC98C20-1, NMC98C40-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {AL }}$ | Address to Latch Setup Time | 50 |  | 50 |  | ns |
| tha | Address Hold Time after Latch | 45 |  | 30 |  | ns |
| $t_{L C}$ | Latch to OE/WE Control | 80 |  | 35 |  | ns |
| toe | Valid Data Out Delay from Read Control |  | 170 |  | 120 | ns |
| to | ALE to Data Out Valid |  | 300 |  | 180 | ns |
| tLL | Latch Enable Width | 100 |  | 60 |  | ns |
| ${ }^{\text {toH }}$ | Output Held from Addresses, $\overline{\mathrm{CS}}$, or $\overline{\mathrm{OE}}$ (Whichever Changes First) | 0 |  | 0 |  | ns |
| tolz | $\overline{\text { OE Low to Output Driven }}$ | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {RDF }}$ | Data Bus Float after Read | 0 | 95 | 0 | 60 | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | OE/WE Control to Latch Enable | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CC}}$ | OE/WE Control Width | 250 |  | 150 |  | ns |
| tow | Data In to Write Setup Time | 150 |  | 150 |  | ns |
| two | Data In Hold Time after Write | 20 |  | 15 |  | ns |
| $t_{\text {SC }}$ | Chip Select Set-Up to OE/WE Control | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Hold Time after OE/WE Control | 0 |  | 0 |  | ns |
| $t_{\text {ALCE }}$ | Chip Enable Set-Up to ALE Falling | 30 |  | 30 |  | ns |


| AC Electrical Characteristics (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | NMC98C10, NMC98C20, NMC98C40 |  | NMC98C10-1, NMC98C20-1, NMC98C40-1 |  | Units |
|  |  | Min | Max | Min | Max |  |
| t LACE | Chip Enable Hold Time after ALE Falling | 45 |  | 40 |  | ns |
| twR | Byte Write Cycle Time |  | 20 |  | 20 | ms |
| twh | Data Invalid Time after WE Falling |  | 1 |  | 1 | ms |
| Endurance | Number of Erase/Write Cycles |  |  |  |  | Cycles |

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Parameter | Description | Test Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 5 | 10 | pF |
| $\mathrm{C}_{I / O}$ | Input/Output Capacitance | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{CE} 2=\mathrm{V}_{\mathrm{IL}}$ |  | 10 | pF |

## AC Test Conditions

Output Load . . . . . . . . . . . . . . . . 1 TTL Gate $+\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Input Pulse Levels
0.0 V to 3.0 V

Input Rise and Fall Times ( $10 \%$ to $90 \%$ ) $\qquad$ Input/Output Timing Reference Level
........ . 0.8 V to 2.0 V
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", the device should not be operated at these limits. The table of "Electrical Characteristics" provides actual operating limits.
Note 2: Power dissipation temperature derating-plastic " $N$ " package: $-12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Note 3: This parameter is sampled and not $100 \%$ tested.

## Typical Applications



TL/D/8791-5
Note: $A_{X}, A_{Y}, A_{Z}$ are any three of the NSC800TM address pins A8-A15. By connecting $\overline{C E 1}, C E 2$, and $\overline{\mathrm{CS}}$ to specific address lines, the NMC98C10, NMC98C20 and NMC98C40 can be mapped to a particular range in memory without the need for an external memory address decoder.
FIGURE 1. Using the NMC98C10 with an NSC800 Microcontroller


## Functional Description

Table I shows the different modes of operation as a function of the control signals. Standby power down mode: both write and read are inhibited and the device's power consumption is greatly reduced. Standby power up mode: the device consumes the operating power, but read and write are inhibited. Inhibit mode: the device is write protected to avoid inadvertent modifications while the read and write pins are changing.

## READ OPERATION

Figure 3 shows the timing diagram for READ operation. The address is latched on the falling edge of ALE. The NMC98C10 pins 1 through 7 are used for address bits, the NMC98C20 uses pin 8 in addition, the NMC98C40 uses pins 8 and 10 in addition to pins 1 through 7 for address bits.
Data appear on pins 1 through 8 after $\overline{\mathrm{OE}}$ becomes active (low).

## WRITE OPERATION

Figure 4 shows the timing for a write operation. Address is latched on the falling edge of ALE. CE1 and CE2 are latched on the falling edge of ALE with the addresses. The write cycle is initiated by cycling WE low for the specified time. The internally timed write cycle begins on the falling edge of WE. No external ERASE cycle is needed since there is an internally timed ERASE before WRITE. The internal programming cycle requires 20 ms maximum, although once the minimum external cycle is completed the interface signals may change.
Before initiating any subsequent operations, the internally timed programming cycle must be completed. The completion of the programming cycle can be determined by DATA POLLING, as described below, or by simply waiting 20 ms after the falling edge of $\overline{W E}$.

## $\overline{\text { DATA POLLING }}$

After the write operation is initiated, its conclusion can be monitored by putting the device in the READ mode and polling the D7 data bit. The data bit will be logical inverse of the bit being written to a location in memory until the write operation is completed. At this time the D7 data bit will be the same as the last D7 data bit written into memory.

## WRITE LOCKOUT

During system power up or power down, an on-chip write lockout circuit prevents spurious WRITES into the memory locations while $V_{C C}$ is lower than the specified lockout voltage $\mathrm{V}_{\text {LKO }}$. This frees the system designer from having to design external write protection circuits.

TABLE I. Mode Table

| Mode | $\overline{\text { CE1 }}$ | CE2 | $\overline{C S}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | $\mathbf{A D}_{0}-\mathrm{AD}_{7}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby Powered Down | $\mathrm{V}_{\mathrm{IH}}$ | x | x | x | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby Powered Down | X | $\mathrm{V}_{\mathrm{IL}}$ | X | X | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby Powered Up | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | x | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Data Out |
| Write | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | Data In |
| Inhibit | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{Hi}-\mathrm{Z}^{\prime}$ |
| Inhibit $\dagger$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{Hi}-\mathrm{Z}$ |

$V_{I L}=$ Logical Low Input
$V_{I H}=$ Logical High Input
$\mathrm{Hi}-\mathrm{Z}=$ High Impedance State
X = Don't Care

* = CE1 and CE2 are latched by ALE
$\dagger=$ This inhibit mode not recommended


## Timing Waveforms




FIGURE 2. Write Timing
Note: When ALE is high, address latch is in "fall through" state. If $\overline{O E}$ goes low, output will go active. With isolation resistors between the driver and $A D_{0}-A D_{7}$, the output will change, thereby changing inputs.

## Protecting Data in Serial EEPROMs

National offers a broad line of serial interface EEPROMs which share a common set of features:

- Low cost
- Single supply in all modes ( $+5 \mathrm{~V} \pm 10 \%$ )
- TTL compatible interface
- MICROWIRETM compatible interface
- Read-Only mode or read-write mode

This Application Brief will address protecting data in any of National's Serial Interface EEPROMs by using read-only mode.
Whereas EEPROM is non-volatile and does not require $V_{C C}$ to retain data, the problem exists that stored data can be destroyed during power transitions. This is due to either uncontrolled interface signals during power transitions or noise on the power supply lines. There are various hardware design considerations which can help eliminate the problem although the simplest most effective method may be the following programming method.
All National Serial EEPROMs, when initially powered up are in the Program Disable Mode*. In this mode it will abort any requested Erase or Write cycles. Prior to Erasing or Writing

National Semiconductor Application Brief 15
Paul Lubeck

it is necessary to place the device in the Program Enable Mode†. Following placing the device in the Program Enable Mode, Erase and Write will remain enabled until either executing the Disable instruction or removing $\mathrm{V}_{\mathrm{C}}$. Having $\mathrm{V}_{\mathrm{CC}}$ unexpectedly removed often results in uncontrolled interface signals which could result in the EEPROM interpreting a programming instruction causing data to be destroyed.
Upon power up the EEPROM will automatically enter the Program Disable Mode. Subsequently the design should incorporate the following to achieve protection of stored data.

1) The device powers up in the read-only mode. However, as a backup, the EWDS instruction should be executed as soon as possible after $V_{C C}$ to the EEPROM is powered up to ensure that it is in the read-only mode.
2) Immediately preceding a programming instruction (ERASE, WRITE, ERAL or WRAL), the EWEN instruction should be executed to enable the device for programming; the EWDS instruction should be executed immediately following the programming instruction to return
*EWDS or WDS, depending on exact device.
†EWEN or WEN, depending on exact device.


TL/D/7085-1
FIGURE 1. EWEN, EWDS Instruction Timing


TL/D/7085-2
*EWDS must be executed before $\mathrm{V}_{\mathrm{CC}}$ drops below 4.5 V to prevent accidental data loss during subsequent power down and/or power up transients.
FIGURE 2. Typical Instruction Flow for Maximum Data Protection
the device to the read-only mode and protect the stored data from accidental disturb during subsequent power transients or noise.
3) Special care must be taken in designs in which programming instructions are initiated to store data in the EEPROM after the main power supply has gone down. This is usually accomplished by maintaining $V_{C C}$ for the EEPROM and its controller on a capacitor for a sufficient amount of time (approximately 50 ms , depending on the clock rate) to complete these operations. This capacitor
must be large enough to maintain $V_{C C}$ between 4.5 and 5.5 volts for the total duration of the store operation, $\mathbb{N}$ CLUDING the execution of the EWDS instruction immediately following the last programming instruction. FAILURE TO EXECUTE THE LAST EWDS INSTRUCTION BEFORE VCC DROPS BELOW 4.5 VOLTS MAY CAUSE INADVERTENT DATA DISTURB DURING SUBSEQUENT POWER DOWN AND/OR POWER UP TRANSIENTS.

## Electronic Compass Calibration Made Easy With E2 Memory, NMC9306



When a compass is first installed in a vehicle, or when new equipment, such as car speakers, are added to a vehicle with a compass, the compass must be compensated for stray magnetic fields. With a magnetic compass, it must be pointed towards magnetic north and then adjusted. This procedure is repeated at all four main points of the compass until the compass is calibrated. This procedure is lengthy and also requires another calibrated compass to point the vehicle in the correct direction.
The block diagram illustrates an electronic compass that, with the aide of an $\mathrm{E}^{2}$ memory, makes adjusting a compass as easy as pushing a button, and also eliminates the need for another compass. In addition it gives you the ability to adjust for variation between magnetic and true north. This is a major advantage because it is something that even the most expensive magnetic compass cannot do.
The brain of the electronic compass is the COP421 microcontroller. There are two sense coils, one for north/south and one for east/west. The output of each of the sense amplifiers is an analog voltage which is fed into the $A$ to $D$ converter. These voltages are read by the COP421 over the microwire interface. From these voltages, the microcontroller determines the direction and displays the results
once again over the microwire interface. To compensate the compass in a new environment the procedure is very simple. Start by pointing the car in any direction and push the switch. The CPU at this time will measure the voltage at the sense amplifiers and store this information in the $\mathrm{E}^{2}$ memory over the microwire interface. Now the vehicle is turned $180^{\circ}$, and the button is pushed again. The same procedure will be followed internally. The compensation procedures are now complete. During operation the CPU will compensate for stray fields by adding an analog voltage back into the sense amplifiers. This value is stored in E ${ }^{2}$ memory and not lost when the power is turned off, but is readjustable if its environment is modified.
Compass variation is the difference between true and magnetic north. This variation differs all over the world and is something that must be taken into consideration when navigating by compass. With the $E^{2}$ memory device, a variance can be programmed in for any given location. In California this is approximately $17^{\circ}$, in Michigan approximately $1^{\circ}$. Once again, this cannot be accomplished by a magnetic compass, and would have been impossible to accomplish without an $E^{2}$ memory device.

Electronic Compass Block Diagram


TL/D/8613-1

## Automatic Low Cost Thermostat

Ths application brief describes the use of the NMC9346 $(64 \times 16)$ serial EEPROM. With the advent of the inexpensive COPSTM family from National Semiconductor, heretofore "expensive" applications can now be realized inexpensively. Such an application is a low cost thermostat. Typical features of such a device are:

1) Ability to interface to local and remote temperature sensors,
2) Ability to hold changeable settings,
3) Digital display of present temperature,
4) Inexpensive in high volume.

## CIRCUIT DESCRIPTION

The basis of the thermostat is the COP410 microcontroller. This, with the addition of 2 ADC0854 A/D converters, an NMC9346 EEPROM and some logic for LED display, comprise an extremely versatile, yet low cost, system. The ADC0854 allows 4 channels of temperature sensors, 1 local and 3 remote. Temperature sensors used are LM34 (for readings in ${ }^{\circ} \mathrm{F}$ ) or LM35 (for readings in ${ }^{\circ} \mathrm{C}$ ).
While there are several possible choices for A/D converters that are MICROWIRETM compatible, the ADC0854 was chosen because of its "settability". By presetting the "cold" temperature (i.e., when the cooling unit should come on-say $80^{\circ} \mathrm{F}$ ) all the microcomputer has to do is to multiplex the inputs and read the data in line. Similarly, the "hot" A/D can be preset to the temperature where the furnace should come on (e.g., $60^{\circ} \mathrm{F}$ ) and scanned in a like manner. Since the microcomputer is also keeping time of day, selecting an A/D with more "smarts" (as in the ADC0854) the software can be kept manageable and an external real time clock chip is not needed.

National Semiconductor
Application Brief 22
Kent Brooten


The EEPROM (NMC9346) holds the presettable temperature ranges (high and low settings) by day of the week. Since data is in EEPROM rather than in mask ROM, it can be changed.
The LED display is multiplexed by the microcomputer. Depending on the type of display selected, external drivers may be necessary.
Input power is typically 24 VAC. Using a linear regulator would cause too much heat to be dissipated, which would upset the local temperature sensors. Thus, a switch mode regulator must be used. Fortunately, National Semiconductor has provided a solution to the problem with the LM3578, a switching regulator in an 8 -pin mini-DIP, providing more than enough current for the application, using only a minimum of external components.

## SOFTWARE DESCRIPTION

Since a real time clock is implemented in software, all routines must execute the same number of cycles independent of the input. Because of the flexibility of the COPS family instruction set, this is not as difficult a problem as it first appears. Since the EEPROM contains the settings that are periodically sent to the A/D converters, the COPS program merely fetches data from one source and dumps it to another while monitoring the output. Even the SET and MODE keys can be acted upon in a predictable manner IF the software designer carefully plans the program flow BEFORE writing code.
Note: Also see App Brief 15.


TL/D/8647-1
FIGURE 1

## Designing with the NMC9306/COP494 a Versatile Simple to Use E2 PROM

This application note outlines various methods of interfacing an NMC9306/COP494 with the COPSTM family of microcontrollers and other microprocessors. Figures 1-6 show pin connections involved in such interfaces. Figure 7 shows how paralleldatacanbeconvertedintoa serial formattobeinputted to the NMC9306; as well as how serial data outputted from an NMC9306 can be converted to a parallel-format. The second part of the application note summarizes the key points covering the critical electrical specifications to be kept in mind when using the NMC9306/COP494.
The third part of the application note shows a list of various applications that can use a NMC9306/COP494.

## GENERIC CONSIDERATIONS

A typical application should meet the following generic criteria:

1. Allow for no more than $10,000 \mathrm{E} / \mathrm{W}$ cycles for optimum and reliable performance.
2. Allow for any number of read cycles.
3. Allow for an erase or write cycle that operates in the $10-30 \mathrm{~ms}$ range, and not in the tens or hundreds of ns range as used in writing RAMs. (Read vs write speeds are distinctly different by orders of magnitude in $E^{2} P R O M$, not so in RAMs.)

4. No battery back-up required for data-retention, which is fully non-volatile for at least 10 years at room-ambient.

## SYSTEM CONSIDERATIONS

When the control processor is turned on and off, power supply transitions between ground and operating voltage may cause undesired pulses to occur on data, address and control lines. By using WEEN and WEDS instructions in conjunction with a LO-HI transition on CS, accidental erasing or writing into the memory is prevented.
The duty cycle in conjunction with the maximum frequency translates into having a minimum Hi-time on the SK clock. If the minimum SK clock high time is greater than $1 \mu \mathrm{~s}$, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max. On the low side no limit exists on the minimum frequency. This makes it superior to the COP499 CMOS-RAM. The rise and fall times on the SK clock can also be slow enough not to require termination up to reasonable cable-lengths.
Since the device operates off of a simple 5 V supply, the signal levels on the inputs are non-critical and may be operated anywhere within the specified input range.


TL/D/5286-1

FIGURE 1. NMC9306/COP494 - COP420 Interface


TL/D/5286-2
FIGURE 2. NMC93O6 - Standard $\mu$ P Interface Via COP Processor

$\left.\begin{array}{rl}\text { PAO } & \rightarrow \text { SK } \\ \text { PA1 } & \rightarrow \text { DI/DO }\end{array}\right\}$ Common to all 9306's

TL/D/5286-3
*SK is generated on port pins by bit-set and bit-clear operations in software. A symmetrical duty cycle is not critical.

* CS is set In software. To generate $\mathbf{1 0 - 3 0} \mathbf{m s}$ write/erase the timer/counter is used. During write/erase. SK may be turned off.

FIGURE 3. NSC800TM to NMC9306 Interface (also Valid for 8085/8085A and 8156)


FIGURE 4. Z80 - NMC9306 Interface Using Z80-PIO Chip


TL/D/5286-5

* SK and DI are generated by software. It should be noted that at $2.72 \mu \mathrm{~s} /$ instruction. The minimum SK period achievable will be $10.88 \mu \mathrm{~s}$ or 92 kHz , well within the NMC9306 frequency range.
* DO may be brought out on a separate port pin if desired.

FIGURE 5. 48 Series $\mu \mathrm{P}$ - NMC9306 Interface


Expander outputs

|  | DI  <br>  SK$\quad$ (COMMON) |
| :--- | :--- |
| Port 4 | CS1 |
|  | CS2 |
| Port 5-6 | CS3-CS10 |
| Port 7 | DO (COMMON) |

FIGURE 6. 8048 I/O Expansion


TL/D/5286-7
FIGURE 7. Converting Parallel Data into Serial Input for NMC9306/COP494


TL/D/5286-8
FIGURE 8. NMC9306/COP494 TIming

## THE NMC9306/COP494

Extremely simple to interface with any $\mu \mathrm{P}$ or hardware logic. The device has six pins for the following functions:

| Pin 1 | CS* | HI enabled |
| :--- | :--- | :--- |
| Pin 2 | SK | Serial Clock input |
| Pin 3 | DI | For instruction or data <br> input |
| Pin 4 | DO** | For data read, TRI-STATE* <br> otherwise |

Pin 5 GND
Pin $8 \quad V_{C C} \quad$ For 5V power
Pins 6-7 No Connect No termination required
*Following an E/W instruction feed, CS is also toggled low for 10 ms (typical) for an E/W operation. This internally turns the VPP generator on (HI-LO on CS) and off (LO-HI on CS).
**DI and DO can be on a common line since DO is TRISTATED when unselected DO is only on in the read mode.

## USING THE NMC9306/COP494

The following points are worth noting:

1. SK clock frequency should be in the $0-250 \mathrm{kHz}$ range. With most $\mu$ Ps this is easily achieved when implemented in software by bit-set and bit-clear instructions, which take 4 instructions to execute a clock or a frequency in the 100 kHz range for standard $\mu \mathrm{P}$ speeds. Symmetrical duty cycle is irrelevant if SK HI time is 2 $2 \mu \mathrm{~s}$.
2. CS low period following an E/W instruction must not exceed the 30 ms max. It should best be set at typical or minimum spec of 10 ms . This is easily done by timer or a software connect. The reason is that it minimizes the 'on time' for the high $\mathrm{V}_{\mathrm{pp}}$ internal voltage, and so maximizes endurance. SK-clock during this period may be turned off if desired.
3. All E/W instructions must be preceded by EWEN and should be followed by an EWDS. This is to secure the stored data and avoid inadvertent erase or write.
4. A continuously 'on' SK clock does not hurt the stored data. Proper sequencing of instructions and data on DI is essential to proper operation.
5. Stored data is fully non-volatile for a minimum of ten years independent of $V_{C C}$, which may be on or off. Read cycles have no adverse effects on data retention.
6. Up to 10,000 E/W cycles/register are possible. Under typical conditions, this number may actually approach 1 million. For applications requiring a large number of cycles, redundant use of internal registers beyond 10,000 cycles is recommended.
7. Data shows a fairly constant E/W Programming behavior over temperature. In this sense E2PROMs supersede EPROMs which are restricted to room temperature programming.
8. As shown in the timing diagrams, the start bit on DI must be set by a ZERO - ONE transition following a CS enable (ZERO - ONE), when executing any instruction. ONE CS enable transition can only execute ONE instruction.
9. In the read mode, following an instruction and data train, the DI can be a don't care, while the data is being outputted i.e., for next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
10. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI till another CS LO-HI transition starts a new instruction cycle.
11. When a common line is used for DI and DO, a probable overlap occurs between the last bit on DI and start bit on DO.
12. After a read cycle, the CS must be brought low for 1 SK clock cycle before another instruction cycle can start.
All commands, data in, and data out are shifted in/out on rising edge of SK clock.
Write/erase is then done by pulsing CS low for 10 ms .
All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.
READ - After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
WRITE - Write command shifted in followed by data in (16 bits) then CS pulsed low for 10 ms minimum.

| Instruction | SB | Opcode | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 01 | $10 x x$ | A3A2A1A0 |  | Read Register A3A2A1AO |
| WRITE | 01 | $01 x x$ | A3A2A1A0 | D15-D0 | Write Register A3A2A1A0 |
| ERASE | 01 | $11 x x$ | A3A2A1A0 |  | Erase Register A3A2A1A0 |
| EWEN | 01 | 0011 | XXXX |  | Erase/Write Enable |
| EWDS | 01 | 0000 | XXXX |  | Erase/Write Disable |
| ERAL | 01 | 0010 | XXXX |  | Erase All Registers |
| WRAL | 01 | 0001 | XXXX | D15-D0 | Write All Registers |

NMC9306 has 7 instructions as shown. Note that MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4 -bit address for 1 of 16,16 -bit registers. $X$ is a don't care state.
The following is a list of various systems that could use a NMC9306/COP494
A. Airline terminal

Alarm system
Analog switch network
Auto calibration system
Automobile odometer
Auto engine control
Avionics fire control
B. Bathroom scale

Blood analyzer
Bus interface
C. Cable T.V. tuner

CAD graphics
Calibration device
Calculator-user programmable
Camera system
Code identifier
Communications controller
Computer terminal
Control panel
Crystal oscillator
D. Data acquisition system

Data terminal
E. Electronic circuit breaker

Electronic DIP switch
Electronic potentiometer
Emissions analyzer
Encryption system
Energy management system
F. Flow computer

Frequency synthesizer
Fuel computer
G. Gas analyzer

Gasoline pump
H. Home energy management

Hotel lock
I. Industrial control

Instrumentation
J. Joulemeter
K. Keyboard -softkey
L. Laser machine tool
M. Machine control

Machine process control
Medical imaging
Memory bank selection Message center control Mobile telephone

## The NMC9346—An Amazing Device

National Semiconductor
Application Note 423
Stacy Deming


Question：What has 8 pins，runs on 5 V and can store any one of more than $10^{300}$ unique bit patterns？
Answer：The NMC9346－a 1024－bit serial EEPROM．
Surprised？It is easy to check：

$$
\begin{aligned}
& 2^{1024}=\text { number of possible combinations } \\
& 2^{10}=10^{3} \\
& 2^{1024} \cong\left(2^{10}\right)^{102}=\left(10^{3}\right)^{102}=10^{306}
\end{aligned}
$$

$10^{306}$ combinations are more than enough for any conceiv－ able security application，serial number，or station I．D．many times over．Although the NMC9346 is a small part both physically and in memory size，its capacity to store unique codes is boundless．

Figure 1 shows the pin assignments and pin names for the NMC9346．Pins 6 and 7 are not connected，leaving only 6 active pins on the device．The DO pin is not active while data is being loaded through the DI pin．DI and DO can be tied together，creating a device that requires a 5 －wire inter－ face．This interface may be useful in security applications． The EEPROM could be built into a module that could be used as a＂smart key＂in electronic security systems．The key would be read whenever it was inserted into a 5－contact keyhole and access would be granted or denied as deter－ mined by the stored code．If only 256 bits of the EEPROM were to be used to store the code，this would still provide 1077 possible combinations．The remainder of the memory in the key could be used for data collection or to keep a record of where the key had been．It should be noted that ability to write data into the key allows the key to be immedi－ ately erased if it is misused．



TL／D／8611－1

## Pin Names

| CS | Chip Select |
| :--- | :--- |
| SK | Serial Clock |
| DI | Data Input |
| DO | Data Output |
| VCC | $+5 V$ |
| GND | Ground |
| NC | No Connection |

FIGURE 1

The 5－contact key is nice，but a 4－contact key is at least $20 \%$ better．Figure 2 shows how the addition of a retriggera－ ble one－shot can achieve this reduction．This circuit puts some timing constraints on the serial clock signal，but these are easily met．The output pulse of the one－shot should re－ main high for a period that is slightly longer than one serial clock cycle to prevent the NMC9346 from being reset．（The falling edge of CS must occur before the rising edge of the serial clock after the last bit of a write command is transmit－ ted．）


TL／D／8611－2
One－shot is retriggerable MM74HC123
FIGURE 2
A circuit for a 3－contact key is shown in Figure 3．A filter capacitor，diode and one－shot have been added．Both one－ shots are triggered whenever a pulse to ground occurs on the power supply contact．The capacitor and diode provide power to the NMC9346 and the one－shots during this brief power interruption．An operational amplifier can be used as the power source and can easily generate the required waveform．Both the serial clock and chip select signals are recovered from this waveform．


By adding more circuitry to the key, it is possible to achieve a 2 -contact interface. A circuit for this interface is shown in Figure 4.
Commands and data are transmitted to the key by superimposing a pulse-width-modulated code on the power supply contact. The voltage swings between 8 V and 16 V at point 1 . A regulated 5 V is supplied to the circuits in the key by a local regulator. Resistors R1 and R2 form a divider to create a 3 V reference for the operational amplifier. R3 and R4 are used as a divider that converts the 8 V to 16 V signal at point 1 to a signal at point 2 that swings between 2 V and 4 V . The output of the operational amplifier now follows the signal at point 1 but swings from OV to 5 V . This signal is used to trigger the one-shots as in the 3-contact circuit, and appears
at the DI pin as a pulse-width-modulated signal. Command and data signals may now be entered. Data is read from the key by monitoring the power supply current. When the DO pin is in TRI-STATE ${ }^{\text {® }}$ or outputs a one, transistor T2 is turned off. When DO outputs a zero, T2 is turned on and current flows through R5. The value of R5 may be chosen to create whatever current change is needed to detect the state of DO. The current should be tested when the voltage at point 1 is 16 V . The resistor in this example will produce a 10 mA change.
Figure 5 shows a typical read sequence for the circuit shown in Figure 4.

## Conclusion

This application note describes a number of circuits that are useful in security and data collection systems. These circuits should be considered only the beginning. It no longer makes sense to install DIP switches to select access codes in garage door openers, cordless and mobile phones, or any other microcontroller-based system. "Smart keys" can be used to gain access to databases and can be invalidated over normal communication lines if they are abused. It boggles the mind to consider what can be done with so many unique codes.
Note: The circuits in this application note feature the NMC9346. The NMC9306 is a pin-compatible part that stores 256 bits. The NMC9346 was used because it has a self-timing write cycle and the NMC9306 does not. Additional circuitry is not required to use the NMC9306, but an additional chip select signal must occur at the CS pin to terminate a write cycle.

$R 1=20 K$
$R 2=30 K$
$R 3=15 K$
$R 4=5 K$
One-Shot $A=1 / 2$ MM74HC123

One-Shot $\mathrm{B}=1 / 2 \mathrm{MM} 74 \mathrm{HC123}$
$V-R=L M 2930 Z-5.0$
$O A=$ LM358
$R 5=1600 \Omega$
FIGURE 4


FIGURE 5

## An Easy/Low Cost Serial EEPROM Interface

## INTRODUCTION

Designers have resisted using a low cost serial EEPROM because of the uncommon interface required. The added components and circuitry have caused many engineers to resort to a larger parallel EEPROM, even when only a few bytes of non-volatile memory were required.
National Semiconductor has a design that is low in support components and takes advantage of a UART with a $1 \times$ external clock. This circuit is useful for DIP switch replacement as well as for a permanent record of the UART's communications activity. It can also be used as a security lock. Ease of interface offers the engineer a low cost solution.

## THEORY OF OPERATION

Ordinarily small EEPROMs have been used to replace the DIP switch commonly found in microprocessor circuits. Just as common in such designs are UARTs, and the given application takes advantage of this for ease of interface. Because address decoding and microprocessor bus interfacing have already been accomplished, the UART is an ideal support interface for a serial EEPROM. The only true requirements for a serial EEPROM are the serial data path, clock timing, and chip select signal. All of these signals are derived from a UART in this application.
The Data In for the EEPROM is the transmitted data of the UART. Data Out of the EEPROM is directed to the receive data line of the UART. The chip select required by the EEPROM is a modem control line whose level is used to select either the modem device or the EEPROM. Finally, the serial clock required by the EEPROM can be a $1 \times$ clock provided by the UART.

## THE WRITE CYCLE

When a write cycle is desired, the UART must be set up for an external $1 \times$ clock, 8 data bits, 1 stop bit, no parity and RTS must be programmed for a high output prior to data
transmissions. It is also necessary to insure that the transmit buffer has been completely emptied of all prior bytes.
Before data can be written, an erase cycle to the desired address must first take place. This can be accomplished by loading the UART transmit register with an A0, A1, A2, A3, XX11 (e.g., an $03_{\mathrm{H}}$ would result in location 0 being erased). After the transmit shift register has emptied, RTS should be returned to a low state and an erase/write programming time of 30 ms must elapse.
To write data requires that an address-op byte and two data bytes be loaded in the transmit holding register as soon as the holding register becomes empty. Table I shows the relationship of bits as they travel from the micro to the UART and finally to the EEPROM. The MSB 4 bits of the last byte written will not be saved by the EEPROM due to the 16 -bit storage ability of the part. As the UART inserts start and stop bits, a total of 4 bits is saved in the EEPROM that are not usable by the microprocessor but are required by the UART.

## THE READ CYCLE

As was true for the write cycle, the UART must be set up for 8 data bits, 1 stop bit, and an external $1 \times$ clock. To start the read cycle, a byte with read op and address must be written to the UART. An example of read location 0 would be $01_{\mathrm{H}}$. After the transmit shift register has emptied, the receiver shift register will begin to accumulate the data that was written and two reads will be required before the operation can be considered complete.

## CONCLUSION

For a further understanding of this interface, refer to the NMC9306/9346 and the NSC858 data sheets. Parity could be added for data integrity with further sacrifice of usable data bits in the EEPROM and the possibility of the second byte read being in parity error.



# Using the NMC9306 for Configuration and Production Information in a TMP Based Terminal System 


#### Abstract

This application note gives a detailed description of the use of the NMC9306 E2PROM in a TMP based environment. The function of the E2PROM is to contain all the configuration data for the terminal (i.e., baud rate, auto dial numbers, function selects, etc.) and also production information (i.e., serial number, date of manufacture, etc.)

\section*{INTRODUCTION}

In a computer terminal environment, there are many user selectable options that need to be strapped into the terminal before it can be used. Some terminals have modems built into them that can automatically dial numbers for you. Some terminals can even emulate several different industry standard terminals, all in one. This configuration information is usually programmed into the terminal by using DIP switches accessed through some access cover or by removing a certain panel. A major drawback to this type of configuring is that the terminal must be opened by the user if they are to change the strapping. Another disadvantage is the terminal usually cannot be changed dynamically. Enter NON-VOLATILE RAM or battery-backed-up RAM. This creates another problem in that the system cost is increased, reliability suffers, and board space may not be available. Enter NMC9306 serial E2PROM in an 8-pin Mini-DIP. This device is not only non-volatile, but is small, inexpensive, and simple to use.


## HARDWARE MAIN DESCRIPTION

Since the NS455 Terminal Management Processor (TMP) does not have a MICROWIRETM interface, another method of interfacing must be devised. The TMP has provisions for an external output port attached to the ROM bus which can be used to simulate the MICROWIRE interface. This is done by using three free data bits of a 74LS273 as shown in Figure 1. These three bits will be the CHIP SELECT, CLOCK, and the DATA IN inputs to the NMC9306. The TMP also has an input port enable pin that can be used to read a set of buffers such as a 74LS244. A single pin can be used for the DATA OUT signal from the NMC9306 as shown in Figure 2. If no input port is required, the DATA OUT signal can be driven directly onto the ROM expansion bus through a 4.7 k resistor as shown in Figure 1. This is all the hardware that is required to interface the part.

## SOFTWARE MAIN DESCRIPTION

This is where things get a bit tricky. Routines must be written to communicate with the NMC9306. These routines must read, write, erase, and enable erase/write in the NMC9306 by simulating the MICROWIRE interface. This is done by turning the output ports pins on and off with the correct timing to simulate the interface without interfering with the other pins. Also, the input data must be converted to usable form as well as converting the outgoing data to serial form. Simple.


TL/D/8644-1
FIGURE 1

To start, there are a few things to be mentioned. The TMP has a modified 8048 processor for its controller. This controller has a 16-bit accumulator, addressed as two 8-bit registers, which are ACC and HACC. The high accumulator (HACC) is accessed through the low accumulator (ACC). This is important since the NMC9306 is arranged in 16 words of 16 bits each. Also, to allow the port to be modified without changing any unwanted bits, a PORT MASK must be defined in the memory of the TMP. Any change to the port should be done by updating the mask, and then sending the mask data to the port. This will also make testing the data on the port possible. The codes for communicating with the NMC9306 can be obtained from the National Semiconductor 1984 MOS Memory Databook in Section 7. Also, all critical timing parameters are described therein.
In a typical TMP system, there are large amounts of configuration data that must be set up before the terminal can communicate properly. If the system is really complex, it may need more yet. A typical configuration map is shown below. Along with the configuration data, production information should be included. This may be entered by some code at power-up that is not documented in the end user guide. This set-up screen may ask for the date of assembly, the assembly location code, the serial number, the customer code, the options enabled (tricky sales pitch- "for only $\$ 50$ more ... "), the number of times the unit was returned to the factory for service, and any other data that must be tracked for production. If the NMC9306 does not have enough room, the NMC9346 is 4 times larger, and has the same hardware requirements. Only slight software changes are required.

## CONCLUSION

It can be seen that the NMC9306 is simple, yet functional in replacing strapping switches and enhancing the product. The NMC9306/NMC9346 components in this application, replace more costly and larger parts, and are easily integrated into a TMP or other terminal design. The end product will be more versatile through enhanced user interface and tracking of important production data.

Typical Configuration Map

| Location (Hex) |  | Description |
| :---: | :---: | :---: |
| 0 | Bit 0 <br> Bit 1 <br> Bit 2 <br> Bit 3 <br> Bit 4 <br> Bit 5 <br> Bits 6-F | Cursor Blink Enable Cursor Underline/Block Cursor Inverts Video On Screen Norm/Inverse Vid Local Mode On/Off Status Line Enable (Spare) |
| $1$ | Bits 0-3 <br> Bit 4 <br> Bit 5 <br> Bit 6 <br> Bit 7 <br> Bits 8-F | Baud Rate 1 or 2 Stop Bits 7 or 8 Data Bits Parity On/Off Odd or Even Parity (Spare) |
| 2 | Bits 0-F | (Spare) |
| 3 | Bits 0-F | Month and Year of Assem. |
| 4 | Bits 0-7 <br> Bits 8-F | Day of Assembly Assembly Location |
| 5 | $\begin{aligned} & \text { Bits } 0-7 \\ & \text { Bits } 8-F \end{aligned}$ | Inspector Code No. of Returns |
| 6 | Bits 0-F | Serial Number (MSW) |
| 7 | Bits 0-F | Serial Number |
| 8 | Bits 0-F | Serial Number (LSW) |
| 9 | Bits 0-7 <br> Bits 8-F | Failure Code 1 Failure Code 2 |
| A | Bits 0-F | Check Sum |
| $B-F$ |  | (Spare) |



TL/D/8644-2
FIGURE 2

## AN-481 <br> Common I/O Applications of NMC9306/COP494 and NMC9346/COP495 Non-Volatile Serial Access Memories

NMC9306/COP494 and NMC9346/COP495 are serial access non-volatile memories designed for a 4 -wire (MICROWIRETM) interface; Chip Select (CS) input, clock (SK) input, serial data input (DI), and serial data output (DO). Since DO is in TRI-STATE ${ }^{\otimes}$ while instructions, address and data are being shifted into the chip on the DI signal line, DI and DO can be tied together as a common I/O to further simplify the interface. However, the following potentially troublesome situations should be kept in mind and dealt with according to these recommendations:

## NMC9306/COP494

While clocking in a READ instruction, approximately 500 ns (typical) after the least significant bit (AO) of the register
address is clocked into the chip by the rising edge of SK, DO comes out of TRI-STATE and goes low (logical ' 0 ') as a dummy bit to signal the start of the data output string (Figure 1). In a common I/O application, if AO is a logical '1' and is still driving DI when the dummy bit becomes valid, a low impedance path between the power supply and ground is created through the DI driver and the on-chip DO buffer (Figure 2). If measures are taken to minimize the short circuit current, e.g., by inserting a current limiting resistor between the DI driver and the chip (Figure 2), the part will continue to work normally since A0 is clocked onto the chip before this potential disturb condition occurs.


FIGURE 1. Read Instruction In Common I/O Configuration


FIGURE 2. Current Path during DI Driver and DO Buffer Conflict during Read Instruction

## NMC9346/COP495

The NMC9346/COP495 has a self-timed programming cycle which uses DO to indicate the ready/busy status of the chip. Therefore, in addition to the potential problem in the READ mode similar to NMC9306/COP494 described above, another pitfall may be encountered at the end of a programming cycle in common I/O applications.
The self-timed programming cycle is initiated by the falling edge of CS after a programming instruction (ERASE,
WRITE, ERAL, WRAL) is shifted in. If CS is brought high subsequently, after a minimum of $1 \mu \mathrm{~s}$ (tcs), DO indicates the ready/busy status of the chip. $\mathrm{DO}=$ logical ' 0 ' indicates
that programming is still in progress. $\mathrm{DO}=$ logical ' 1 ' signals the end of the programming cycle. This 'status check' function of DO is cancelled (i.e., DO returns to TRI-STATE) when a logical ' 1 ' on DI is clocked into the chip by SK with CS high. With separate input and output this is automatically accomplished by the start bit of the next instruction (Figure 3).

In a common I/O application, the following clocking sequence is recommended to avoid premature cancellation of the 'ready' status and/or interference of the 'ready' status with the serial input sequence for the next instruction (Figure 4):

1) Inhibit the SK clock after clocking in the programming instruction.
2) After acknowledging the 'ready' status, clock SK once while the common I/O is still high to cancel the ready/ busy status function of DO.
3) Bring CS low for a minimum of $1 \mu \mathrm{~s}$ (tcs) to clear the instruction register before initiating the next instruction.
DO is now reset back to TRI-STATE, and the chip is ready to accept the next instruction.
The chip may enter the 'ready' status mode under certain conditions of $V_{C C}$ power-up. This occurs due to the $V_{C C}$ power-up conditions setting the status mode logic on the chip, and is not an indication of a spurious programming cycle on $V_{C C}$ power-up. The following clocking sequence is recommended to ensure cancellation of this status signal after $V_{C C}$ power-up (Figure 5) :
4) Bring $C S$ high.
5) Clock SK once to ensure cancellation of the 'ready' status.
6) Bring CS low for a minimum of $1 \mu \mathrm{~s}$ (tcs) to clear the instruction register before initiating the first instruction.

## NMC9346 Timing Diagrams


*The Ready/Busy Status Indicator for a program Instruction (ERASE, WRITE, ERAL, WRAL) is reset when the Start bit for the following Instruction is clocked in.

FIGURE 3. Programming Cycle with 4-Wire Interface

NMC9346 Timing Diagrams (Continued)


FIGURE 4. Recommended Programming Cycle in Common I/O Configuration


FIGURE 5. Recommended Clocking Sequence on $\mathrm{V}_{\mathrm{cc}}$ Power-Up in Common I/O Configuration

## Error Detection and Correction Techniques for National Semiconductor's EEPROM Products

This application note provides the non-volatile memory system designer who cannot tolerate the very low failure rate associated with National Semiconductor's E2PROMs, with a method to assure data integrity and extend the life span of the product.
With a minimum additional parts cost, the following error detection and correction techniques allow the designer to extend the usable life of an EEPROM device. The technique is applicable for applications requiring 100,000 or more erase/write cycles per register.
All EEPROMs fail with extended erase/write cycling. National Semiconductor EEPROMs fail in a statistically predictable and well behaved fashion as the number of erase/write cycles increase. The failure of one bit cell does not influence the operation of adjacent bit cells. Since bit failure is a gradual wearout phenomenon which only affects discrete cell locations one at a time, it is possible to apply simple encoding techniques which can determine the locations of cell failures so that faltering memory addresses can be avoided in the future.
Single parity checking is the simplest way to check for errors in a binary code. In a parity checking system an extra-parity-bit is chosen so that the number of 1 s in the block of data, including the parity bit, is even. In practice this is accomplished using modulo 2 addition (i.e., $0+0=0 ; 0+$ $1=1 ; 1+0=1 ; 1+1=0 ; 0+0+1=1$; etc.). Modulo 2 addition is quickly accomplished through an exclusive OR gate. When the data is read back, the number of ones are counted and the sum is checked to see if it is odd or even. An odd sum is an indication that an error occurred in the data. This method of single parity checking can detect the occurrence of an error in a block but it cannot be used to determine the exact location of the error to correct the bad data.
A natural extension of single parity checking is the Hamming code. A Hamming code uses several parity checks, instead of just one. This allows errors to be corrected as well as detected. Using bits in blocks of 7, where 4 of the bits are


FIGURE 1. Computation Scheme for Parity Bits Using Hamming Code

National Semiconductor
information and 3 are parity allows for error detection and correction of any single bit within the block, including the parity bits themselves.
The initial parity is calculated as shown in Figure 1. The parity bits are in columns 4,5 and 6, while the actual information bits are in columns $0,1,2$, and 3 . The contents of each parity bit comes from summing the contents of a unique combination of three of the four information bits. The parity bit is chosen so that this sum will be an even number when added to the parity bit itself. Notice that each one of the parity bits calculates its contents by using different combinations of the data bits. Every data bit in the block has its information read at least twice. Using this overlapping scheme is what allows the code to correct errors.
Since there are only 4 bits of information there can be only $2^{4}=16$ possible combinations of 1 s and 0 s. These 16 possible correct combinations are listed on the code word table in Table I. When the encoded block is read back from memory, the same parity coding scheme is used again on the information bits and compared to the original parity bits. This forms what is called a syndrome. If any errors have occurred in the 7-bit block their locations can be determined and the errors corrected. Table II shows the decoding matrix which is used on the syndromes to determine the location of an error. If no errors occurred the syndrome will be 000 . Table III shows all the combinations of the 7 -bit block. Note that there are only 128 possible variations of 1 s and 0 s in the block: ( 7 mistake combinations per block +1 correct combination per block) $\times$ ( 16 possible block combinations). All these combinations can be stored in a table and called up quickly to check for possible data errors without the need to even create a syndrome upon reading a word. For example, suppose we want to store the data 1000. From Table I we see that the 7 -bit block would be 1111000 after the Hamming code had been applied. If information bit 3 for example goes bad, then the new block would read 1110000. This is case number 112 in Table III, and we see that the correct information is 1000 . With Table III available in the computer memory, the received codeword can be corrected automatically. An array of 128 bytes can provide both the corrected information and the syndrome information.
The 7-bit codeword works nicely with National Semiconductor's serial EEPROMs because they are organized as arrays of 16 -bit registers. Each 16 bit register is modified or accessed with a simple-serial protocol. The 16 -bit unit can be partitioned two eight-bit bytes. Each byte can contain a sev-en-bit codeword and one-bit flag that indicates whether an error has been previously detected in the byte. This scheme provides one byte of error corrected information per 16 -bit register. Slightly more elaborate systems can be used which will detect and correct more errors if additional parity bits are added to the data.

TABLE I. Encoding Table for Hamming Code

| Sixteen Code Words |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parity <br> Blts |  |  | Information <br> Bits |  |  |  |
|  | $\mathbf{P}$ | P | P | I | I | I | I |
|  | 2 | 1 | 0 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 7 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 9 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 10 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 11 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 12 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 13 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 14 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

TABLE II. Syndrome Decoding Table for Hamming Code

| Syndrome |  |  | Meaning |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | No error detected |
| 0 | 0 | 1 | Check bit 0 in error |
| 0 | 1 | 0 | Check bit 1 in error |
| 0 | 1 | 1 | Information bit 2 corrected |
| 1 | 0 | 0 | Check bit 2 in error |
| 1 | 0 | 1 | Information bit 1 corrected |
| 1 | 1 | 0 | Information bit 0 corrected |
| 1 | 1 | 1 | Information bit 3 corrected |

With this added data protection the reliability of EEPROMs can be extended because the probability of two or more cells failing on the same codeword is low. To illustrate the Hamming code, an experiment on 16 devices with 1 k bits each was conducted. The experiment results are shown in Table IV. While the first bit failure was detected somewhere between 12,589 and 15,849 cycles, the Hamming code just described would have protected against the loss of data until somewhere between 79,433 and 100,000 erase/write cycles. Notice that 55 bit failures were indicated when the first Hamming code failure was detected. This is to be expected because a Hamming failure will not occur until two or more bits within a particular group of seven bits have failed.
TABLE III. Information Retrieval Table for All Possible Combinations of Single-Bit-Correct Hamming Code

|  | Received Codeword |  |  |  |  |  |  | Syndrome Blts |  |  | Corrected Information |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 5 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 6 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 7 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 9 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 10 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 11 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 12 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 13 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 14 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 15 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 16 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 17 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 18 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 19 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 20 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 21 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 22 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 23 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 24 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 25 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 26 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 27 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 28 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 29 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 30 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 31 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |


|  | Received Codeword |  |  |  |  |  |  | Syndrome Bits |  |  | Corrected Information |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 33 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 34 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 35 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 36 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 37 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 38 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 39 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 40 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 41 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 42 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 43 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 44 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 45 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 46 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 47 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 48 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 49 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 50 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 51 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 52 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 53 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 54 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 55 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 56 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 57 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 58 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 59 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 60 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 61 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 62 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 63 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 64 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 65 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 66 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 67 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 68 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 69 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 70 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 71 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 72 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 73 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 74 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 75 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 76 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 77 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 78 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 79 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |


| 80 | Received Codeword |  |  |  |  |  |  | Syndrome Bits |  |  | Corrected Information |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 81 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 82 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 83 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 84 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 85 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 86 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 87 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 88 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 89 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 90 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 91 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 92 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 93 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 94 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 95 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 96 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 97 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 98 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 99 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 100 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 101 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 102 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 103 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 104 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 105 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 106 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 107 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 108 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 109 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 110 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 111 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 112 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 113 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 114 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 115 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 116 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 117 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 118 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 119 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 120 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 121 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 122 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 123 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 124 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 125 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 126 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

TABLE IV. Hamming Code Experimental Demonstration on 16 Devices of $\mathbf{1 k}$ Bits Each

| Erase/Write <br> Cycles | Total Bit <br> Failures | Total Codeword <br> Failures | Percent BIt <br> Failures | Percent Codeword <br> Failures |
| :---: | :---: | :---: | :---: | :---: |
| 1000 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 1259 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 1585 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 1995 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 2512 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 3162 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 3981 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 5012 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 6310 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 7943 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 10000 | 0 | 0 | $0.00 \%$ | $0.00 \%$ |
| 12589 | 1 | 0 | $0.01 \%$ | $0.00 \%$ |
| 15849 | 1 | 0 | $0.01 \%$ | $0.00 \%$ |
| 19953 | 1 | 0 | $0.01 \%$ | $0.00 \%$ |
| 25119 | 1 | 0 | $0.01 \%$ | $0.00 \%$ |
| 31623 | 3 | 0 | $0.02 \%$ | $0.00 \%$ |
| 39811 | 4 | 0 | $0.02 \%$ | $0.00 \%$ |
| 50119 | 10 | 0 | $0.06 \%$ | $0.00 \%$ |
| 63096 | 16 | 0 | $0.10 \%$ | $0.00 \%$ |
| 79433 | 55 | $0.34 \%$ | $0.05 \%$ |  |
| 100000 | 103 |  | $0.63 \%$ | $0.15 \%$ |

Using the NMC98Cxx Family

## National Semiconductor Application Note 506



## INTRODUCTION

This application note is intended for system designers interested in using the NMC98Cxx family of byte-wide, CMOS EEPROM devices. The family is distinguished by its multiplexed address/data bus interface. The multiplexed interface makes the devices ideal for applications with a multiplexed system bus that require physically small, fast access, non-volatile, writeable memory.
EEPROMs are useful in a wide variety of applications because of their non-volatile, writeable characteristic. The devices can be used for applications that store configuration values, such as feature telephones, station presets on radios, and PC boards with configuration DIP switches and jumpers. Adaptive, closed-loop systems, such as environment controllers and motor controllers, can use EEPROMs to store loop control variables. Data logging is another of the many application areas of EEPROMs.
The primary application for NMC98Cxx family devices is in microcontroller-based systems. Most microcontrollers have a multiplexed bus, allowing the devices to be designed in with little or no support logic. Device operation is fast because access is byte-wide using standard read/write instructions. The devices are also applicable in systems with address space limitations and non-multiplexed bus systems by using a technique that maps the device to require only two locations: one for the address to be accessed and one for data.

TABLE I. NMC98Cxx Family

| Device | Memory Size |
| :---: | :---: |
| NMC98C10 | $128 \times 8$ |
| NMC98C20 | $256 \times 8$ |
| NMC98C40 | $512 \times 8$ |

The NMC98Cxx devices have low power consumption due to the low drive requirements of their multiplexed bus interface and the use of CMOS technology. The multiplexed interface allows the device to fit in a smaller package and removes the need for an off-chip address latch, resulting in minimal board space requirements.

## NMC98Cxx FAMILY DESCRIPTION

The NMC98Cxx family is a set of three byte-wide, CMOS EEPROM devices with a multiplexed bus interface The members of the family are differentiated by their memory array size, which are 128, 256 and 512 bytes (see Table I).

All three members of the family are packaged in an 18-pin DIP. The only difference in pinout of the devices is the number of address lines present to support the differing memory array sizes.
The devices are identical in all other respects (see Figure 1).

Because of the multiplexed bus interface, device read/write operations are a two-step process. The first step is to load the address of the location to be accessed. This is accomplished by raising ALE high to enable the on-chip address latch to be loaded, sending the appropriate address to the device, lowering ALE to save the address, and removing the multiplexed address signals from the bus. The signals stored in the latch are A8-0, $\overline{\mathrm{CE}}$ and CE2. By latching $\overline{\mathrm{CE} 1}$ low and CE2 high, the device will enter a powered up mode of operation, ready to perform the second step, a read or write of the selected location. There is no limit to the time a device may wait before performing the read or write portion of the operation, though the device will remain powered up. The device should be inhibited from reading or writing, by setting both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{WE}}$ high, while loading the address latch (see Table II). In general, $\overline{O E}$ and $\overline{W E}$ should be high to inhibit read and write operations and they should never change at the same time. It isn't recommended to inhibit operations by setting $\overline{O E}$ and $\overline{W E}$ both low because of the non-standard, difficult timing required for correct device operation.

TABLE II. NMC98Cxx Modes

| Mode | $\overline{\text { CE1 }}$ | CE2 | $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | $\mathbf{A D}_{0}-\mathrm{AD}_{7}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby Powered Down | $\mathrm{V}_{\mathrm{IH}}$ | x | x | x | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby Powered Down | x | $\mathrm{V}_{\mathrm{IL}}$ | x | x | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Standby Powered Up | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | x | x | $\mathrm{Hi}-\mathrm{Z}$ |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Data Out |
| Write | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | Data In |
| Inhibit | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Inhibit | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{Hi}-\mathrm{Z}$ |

$\mathrm{V}_{\mathrm{IL}}=$ Logical Low Input
$V_{I H}=$ Logical High Input
Hi-Z = High Impedance State
$\mathrm{X}=$ Don't Care

| Pin <br> Name | Function |
| :--- | :--- |
| $\mathrm{AD}_{0}-\mathrm{AD}_{7}$ | Multiplexed address and data bits. <br> $A D_{7}$ is DATA only for NMC98C10. |
| GND | Ground, OV |
| AB | MSB of address for NMC98C40, NC <br> for NMC98C10/20 |
| NC | No connection. No internal connection <br> is made to this pin and it may be left <br> floating. |
| CE 2 | Chip Enable 2 (See Table II) |
| $\overline{\mathrm{CE} 1}$ | Chip Enable 1 (See Table II) |
| $\overline{\mathrm{CS}}$ | Chip Select (See Table II) |
| ALE | Address Latch Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| V CC | Positive Power Supply, 5V |

FIGURE 1. NMC98Cxx Pin Definition and Connection Diagram

A read of a selected location is performed by pulsing $\overline{O E}$ low while $\overline{\mathrm{CS}}$ is low and $\overline{W E}$ is high. The device's multiplexed bus data outputs will become active and valid data will appear after $\overline{O E}$ goes low. The outputs will return to an inactive, high-Z condition after $\overline{O E}$ returns high.
A write of a selected location is performed by lowering $\overline{W E}$ while $\overline{\mathrm{CS}}$ is low and $\overline{\mathrm{OE}}$ is high, driving data onto the multiplexed bus of the device, raising $\overline{W E}$ high to latch the data into the device and initiate the automatic internal write cycle, and then removing the data from the bus. The internal write cycle includes an auto-erase function. AD7 may be read to check from completion of the write cycle. AD7 will be the logical inverse of the data written until completion of the cycle.
The $\overline{\mathrm{CS}}, \overline{\mathrm{CE}} 1$ and CE2 signals may be tied active. If $\overline{\mathrm{CE}}$ and CE2 are tied active, the device will be permanently powered up. In addition, write operations are inhibited during system supply power-up, power-down or brown-out.

## INTERFACING TO THE NMC98Cxx FAMILY

The NMC98Cxx family was designed to interface easily into microcontroller and microprocessor systems with a multiplexed address/data bus. The interface requires little or no support logic. The external address latch usually required in multiplexed bus systems is on-chip. Address decode is the only function that may require additional logic.

The same approach is used to interface the NMC98Cxx family into different multiplexed bus systems. Most multiplexed bus interfaces are the same. They typically provide ALE, $\overline{R D}$ and $\overline{W R}$ as control signals, multiplexed address/ data and upper address. The primary application for these devices is in microcontroller systems. The National HPC and COP family, 8051, and 8096 microcontrollers all provide the same interface. The only difference is the bus size. The NMC98Cxx devices interface to any bus size because the upper address is latched on-chip in addition to the lower multiplexed addresses. The major issue in the interface is how the device is mapped into the address space. Other devices in the system and the size of the address space represent the constraints that must be dealt with. The approach used to interface the devices into an address space limited or non-multiplexed system is also easy and consistent.

## HPC 8-BIT INTERFACE

The National HPC family is a set of high performance 16 -bit microcontrollers. The HPC family devices, such as the HPC16040, can be used to provide an excellent example of how to interface to the NMC98Cxx family. The HPC family can be configured to provide several different interfaces.
An HPC device can be configured in four operating modes: Single-Chip, Expanded, Single-Chip ROMless, and Expanded ROMless. The Single-Chip mode has 4 kbytes of ad-
dress space and a 4 kbyte internal ROM and performs no external memory operations. The other modes all perform external operations and can be configured to use an 8-bit or 16-bit external bus. Expanded mode uses the 4 k internal ROM, but the address space is expanded to 64k. SingleChip ROMless has a 4 k address space and Expanded ROMless has 64k. Neither mode uses the internal ROM. Program memory is stored external to the microcontroller.
The simplest configuration to interface is an HPC device in Expanded mode with an 8-bit external bus connecting to a single NMC98Cxx device. The external memory interface control signals of an HPC device consist of ALE, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, and High Byte Enable ( $\overline{\mathrm{HBE}}$ ). $\overline{\mathrm{HBE}}$ is used to enable the upper byte of external memory when an HPC is configured with a 16 -bit bus. HBE isn't used in this interface. In this interface ALE of the HPC is directly connected to ALE of the NMC98Cxx device, $\overline{\mathrm{RD}}$ to $\overline{\mathrm{OE}}$, and $\overline{\mathrm{WR}}$ to $\overline{\mathrm{WE}}$. The upper address and multiplexed bus are also directly connected. Since the internal program ROM resides in the upper $4 k$ of the address space, the EEPROM must be placed elsewhere. Connecting A15 to CE1 places the device in the low-


FIGURE 2a. Simple 8-Bit Interface
er half of the address space. Using $\overline{\mathrm{CE} 1}$ allows the device to power down when not being accessed. $\overline{C S}$ and CE2 are tied active (see Figure 2a).
Should other devices need to be placed in the address space with the NMC98Cxx device, CS, CE2 and unused upper addresses can be used for device selection. Most device chip selects are active low. Since CE2 is active high, the same address signal can be used to select an NMC98Cxx device and another device. The address is connected to CE2 on the NMC98Cxx device and the chip select on the other device. The EEPROM will be selected when the address is high and the other device will be selected when the address is low (see Figure $2 b$ ).
Unused upper addresses can also be used for device selection. Each different address signal could be used as a chip select for a different device. Only one device may be selected at a time. Assuming all chip selects are active low, only one of these addresses may be low at a time to prevent contention. The HPC software would have to guarantee this. If these techniques for device selection aren't sufficient, addition of a decoder device or PAL® device should provide more than sufficient decode capability.


FIGURE 2b. Multi-Chip Interface

Using only $\overline{\mathrm{CS}}$ for device selection allows for a faster memory cycle. $\overline{\mathrm{CS}}$ must be low preceeding $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ for proper operation. $\overline{C E 1}$ and CE2 must be set before the falling edge of ALE, which happens earlier in a memory cycle. The EEPROM will remain powered up when not being used if $\overline{\mathrm{CE}} 1$ and CE2 are tied active. By using a port bit to control $\overline{\mathrm{CE1}}$ or CE2 the device could be powered up for fast operations then powered down when done.

## HPC 16-BIT INTERFACE

If an HPC device is configured with a 16-bit external bus, the interface of a single NMC98Cxx device is nearly the same as for an 8 -bit bus. All addresses are now multiplexed. Device access is performed using byte operations. Word operations and program execution can't be performed using the EEPROM because the HPC attempts to access two locations at the same time in parallel. NMC98Cx0 devices don't easily interface in parallel.
In a simple interface, $\overline{\text { CE1 }}$ or CE2 should be used for device selection because the addresses used for device selection are now multiplexed and remain valid for only part of the memory cycle. $\overline{\mathrm{CS}}$ should be tied low. Otherwise, the interface is the same (see Figure 3).
NMC98Cxx devices are difficult to connect in parallel because only the addresses are connected in parallel, the data isn't. The low byte of data is connected to the low order EEPROM and the high byte to the high EEPROM. Address and data must be connected together on NMC98Cxx devices because address and data share the
same pins. In addition, $A 0$ and $\overline{H B E}$ are used to decode the low and high byte. On NMC98Cxx devices AO is used to select internal memory array locations.

## ADDRESS SPACE LIMITED/ NON-MULTIPLEXED INTERFACE

The multiplexed bus interface of the NMC98Cxx family of devices makes them applicable when system address space is limited and in non-multiplexed bus systems. A device can be selected using as few as two locations. One location is used to store the address of the data to be accessed in the EEPROM device and the other is used for the data accessed.
The primary application for this interface is when the system address space is limited. Most microcontrollers and some microprocessors are limited to an address space of 64 kbytes. An HPC device configured in Single-Chip ROMless mode has only 4 kbytes of address space available for program memory and other devices. An NMC98C40 has 512 bytes of EEPROM. The system may not have the 512 locations to spare that are required for a standard interface. An 8051 using register indirect instructions for external access has an address space of only 256 bytes. Another application for this interface is when the NMC98Cxx device needs to be in the I/O address space of a system. Typically, an I/O address space is intended for ports and is quite limited. For example, in the IBM ${ }^{\circledR}$ PC the I/O address space is 1 kbytes and only 32 of these locations are allocated for prototype or general use.


TL/D/9416-4
FIGURE 3. 16-Bit Interface

```
CSPORT }=\overline{\textrm{A}11}\bullet\overline{\textrm{A}10}\bullet\overline{\textrm{A}}\bullet\overline{\textrm{A}}\bullet\overline{\textrm{A}7}\bullet\overline{\textrm{A}6}\bullet\overline{\textrm{A}}\bullet\overline{\textrm{A}
CSROM = CSPORT
CSALE = CSPORT•WR•硬
CSCC = CSPORT•AO
```


## FIGURE 4. Address Limited/Non-Multiplexed Interface

Device access with this interface takes two memory cycles. In the first cycle, the address to be accessed in the EEPROM is written out to the location allocated. The data is accessed in the second cycle by selecting the data location and performing the read or write function. This interface is possible because the address of the location to be accessed is stored in the on-chip address latch provided to support the multiplexed interface.
To implement the interface, the NMC98Cxx device on-chip address latch must be able to be selected as an output port. ALE of the NMC98Cxx device is used as an active high write enable. The address latch is loaded when it has been selected and data is valid from the processor, such as an HPC device. The simplest interface using an HPC device requires a logical AND of the address latch select signal with $\overline{W R}$ of the HPC device to perform the write enable function. The address latch select must be stable when write is active.
Device selection requires decode logic. If address space is critical, the EEPROM may have to be decoded using as few as two locations. The fewer locations available, the more addresses required for decode functions. A PAL device should be sufficient for most decode functions encountered. Most HPC systems with multiple external devices will externally latch the addresses presenting a non-multiplexed bus to the devices. The device selection functions would use the
latched addresses to guarantee stable addresses throughout a memory cycle. If multiplexed addresses aren't externally latched, the device selection signals must be latched. Individually latched selects are easily created in a PAL device. A non-multiplexed bus system doesn't have this concern.
In the example of Figure 4, the HPC is in Single-Chip ROMless mode. All but the the lower sixteen locations of the 4 k address space are reserved for the external program EPROM. The address latch is decoded when AO is low and the data is selected when A0 is high. A1 is used as a chip enable. To enable the device A1 must be low when loading the address latch, otherwise the device will be powered down. A7-4 and A1-0 are assumed to come from the external latch.

## SUMMARY

The NMC98Cxx family is ideal for applications based on a multiplexed system bus. The family is primarily intended for microcontroller systems. The devices provide physically small, fast access, non-volatile, writeable memory with a multiplexed address/data bus interface. The previous examples illustrate that the NMC98Cxx family easily interfaces with microcontroller systems, systems with an address space limitation and non-multiplexed bus systems.

## Using the NMC93CSxx Family

## INTRODUCTION

This application note is intended for system designers interested in using the NMC93CSxx family of CMOS serial EEPROM devices. These devices are well-suited for applications that call for non-volatile, writeable memory. The NMC93CSxx devices offer the additional benefit of selective write-protection by use of an on-chip protect register. This allows the device to perform both read-only memory (ROM) and EEPROM functions on the same chip.
EEPROMs are useful in a wide variety of applications because of their non-volatile, writeable characteristics. The devices can be used for applications that store configuration values, such as feature telephones, station presets on radios, and PC boards with configuration DIP switches and jumpers. Adaptive, closed-loop systems, such as environment controllers and motor controllers, can use EEPROMs to store loop control variables. Data logging is another of the many application areas of EEPROMS.
The NMC93CSxx family can support a new set of applications because of their additional capability to perform selective ROM functions. ROM is a requirement when the integrity of data stored in a device must be guaranteed. Applications can make use of this feature while at the same time allocating other locations in the device to operate as EEPROM.
The NMC93CSxx family devices exhibit extremely low power consumption due to the low drive requirements of their serial interface and the use of CMOS technology. The serial interface also provides the designer with a flexible interface mechanism allowing the devices to be easily designed into microcontroller and microprocessor systems. In microcontroller systems, or those with a serial bus, the devices can be connected with little or no support logic. The serial interface allows the device to fit in a smaller package, resulting in minimal board space requirements.

National Semiconductor Application Note 507

TABLE I. NMC93CSxx Family

| Device | Memory Size |
| :---: | :---: |
| NMC93CS06 | $16 \times 16$ |
| NMC93CS26 | $32 \times 16$ |
| NMC93CS46 | $64 \times 16$ |
| NMC93CS56 | $128 \times 16$ |
| NMC93CS66 | $256 \times 16$ |

## NMC93CSxx FAMILY DESCRIPTION

The NMC93CSxx family is a set of 5 CMOS serial EEPROM devices with on-chip write-protection logic. The members of the family are differentiated by their memory array size, which ranges from 256 to 4096 bits organized 16 bits wide (see Table I). Because the devices use a serial interface, the pinout for each family member is identical. The devices conform to the MICROWIRE interface and are backwards compatible with previous National serial EEPROM devices (see Figure 1).
A set of 10 instructions are provided to control device operation. The general format of the instructions is a start bit (logic 1) followed by opcode, register address and data fields. The register address for the NMC93CS06/26/46 is 6 bits, while the register address for the NMC93CS56/66 is 8 bits. Data is shifted into the device on the D1 pin, and out on the DO pin following a low to high transition of SK. CS must be high to access the device (see Table 2).
A read operation is performed by issuing the start bit, the appropriate opcode (10), and the desired register address. The device responds by shifting out a dummy bit (logic 0) followed by the data in the selected register. The device will continue to shift data from subsequent registers as long as SK is active (non-volatile shift register mode). Write operations are performed by issuing the start bit, opcode (01), register address, and 16 bits of data. CS must be brought low to initiate the self-timed programming cycle, which includes an automatic erase cycle. CS can then be brought high to monitor DO (low to high transition) for completion of the cycle.

DIP

so


Pin Names

| CS | Chip Select |
| :--- | :--- |
| SK | Serial Clock |
| DI | Serial In |
| DO | Serial Out |
| GND | Ground |
| PE | Program Enable |
| PRE | Protect Register |
|  | Enable |
| VCC | Power Supply |

TABLE II. NMC93CSxx Instruction Set

| Instruction | SB | Op Code | Address | Data | PRE | PR | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | 1 | 10 | $A_{x}-A_{0}$ |  | 0 | X | Reads data stored in memory, starting at specified address. |
| WEN | 1 | 00 | 11XXXX |  | 0 | 1 | Write enable must precede all programming modes. |
| WRITE | 1 | 01 | $\mathrm{A}_{\mathrm{X}}-\mathrm{A}_{0}$ | D15-D0 | 0 | 1 | Write register if address is unprotected. |
| WRALL | 1 | 00 | 01XXXX | D15-D0 | 0 | 1 | Write all register. Valid only when "protect register" is cleared. |
| WDS | 1 | 00 | 00XXXX |  | 0 | X | Disables all programming instructions. |
| PRREAD | 1 | 10 | XXXXXX |  | 1 | X | Reads address stored in "protect register". |
| PREN | 1 | 00 | 11XXXX |  | 1 | 1 | Must immediately precede PRCLEAR, PRWRITE, and PRDS instructions. |
| PRCLEAR | 1 | 11 | 111111 |  | 1 | 1 | Clears the "protect register" so that no registers are protected from WRITE. |
| PRWRITE | 1 | 01 | $\mathrm{AX}^{-} \mathrm{A}_{0}$ |  | 1 | 1 | Programs address into "protect register". Thereafter, memory address < the address in "protect register" are protected from WRITE. |
| PRDS | 1 | 00 | 000000 |  | 1 | 1 | One time only instruction after which the address in the "protect register" cannot be altered. |

The protect register is used to write protect a segment of registers. The value contained in the protect register designates the first address of the protected segment. All subsequent register locations are write-protected.

## USING THE PROTECT REGISTER

The incorporation of the protect register in NMC93CSxx devices sets the family apart from other CMOS serial EEPROMs. Including a protect register allows the devices to function as EEPROM and ROM simultaneously. The distribution of EEPROM and ROM in a device is determined by the value in the protect register. The distribution of EEPROM and ROM can be changed in the system by changing the protect register value.
ROM applications typically require that data storage be nonvolatile so that no changes will occur when power is turned off and read-only so that changes won't occur under any other circumstances. EEPROMs are non-volatile, but aren't read-only. An EEPROM will function as a ROM if write operations are never attempted or if any attempted write fails.
The protect register is valuable when an application requires a mix of EEPROM and ROM. A NMC93CSxx device can be made less susceptible to write problems without using the protect register. The entire device may be made read-only by grounding PE. System software can be implemented to avoid writing to read-only locations and limit when write instructions may be performed by making use of the write enable (WEN) and disable (WDS) instructions. The device would only be susceptible to a write problem if a system failure caused an illegal write or some external source with access to the device abused its write privileges. Use of the protect register under system control would be somewhat safer, but the device would still be subject to the abovementioned problems. Write access to the protect register must be inhibited for the protected locations to be truly read-only.


FIGURE 2a. Protect Register Disabled


FIGURE 2b. Protect Register Enabled with Pulldown


TL/D/9417-5
FIGURE 2c. Protect Register Enabled

ROM devices are most often programmed with data before insertion into a PC board. This approach is applicable to NMC93CSxx devices. In a microcontroller system, program code or data could be off-loaded from the internal ROM of the microcontroller into a ROM section in an NMC93CSxx device. An EEPROM section could be allocated for any writeable data, such as configuration data values. ROM is desirable in this application because any spurious writes that could corrupt the program will be prevented, a smaller internal microcontroller ROM is possible and if ROM code or data needed alteration, it would be much easier and cheaper to reprogram a NMC93CSxx device than the internal ROM of the microcontroller. In manufacturing, the ROM data and the protect register value would be programmed into the device, and the protect register enabled before PC board insertion. The PRE pin would be tied low on the board to prevent write access to the protect register (see Figure 2a).
Another application for these devices is in systems that support automated production. Production information, such as date codes and status, would be programmed into the NSC93CSxx on a board as it progressed through each step of the production process. Board identification (serial number) and fixed configuration information could also be programmed into the device as a last step. The PRE pin would be pulled low with a resistor to allow production test equipment to drive it high to write data into the device and set the protect register, but prevent any writes to the protected locations during normal operations. The EEPROM section could be used to allow the application to support automated system configuration. Once all boards are placed in the system, any system configuration dependent variables could be programmed (see Figure 2b).
In data logging applications, the protect register is programmed as the data is gathered to reduce the likelihood of modification. When the protect register is accessed regularly by the software, PRE must be accorded an interface line, usually a port pin that is controlled by software. The protect register disable (PRDS) instruction must be used upon completion of logging to fully protect the data. PRDS will prevent any further writing to the protect register, even if the device is removed from the board. Extreme care should be exercised when considering use of PRDS. Data should be written into the device from high locations to low to protect the
data as it is read in. In addition, the protect register then serves the dual purpose of being a pointer to the last location written, simplifying software and saving a variable location (see Figure 2c).

## INTERFACING TO THE NMC93CSxx FAMILY

 COP800 InterfaceThe COP800 family is a set of 8-bit CMOS microcontrollers. The family members differ by program and data memory, on-chip peripherals, and package size. Some members have on-chip EEPROM for program or data memory. The devices with EEPROM for program memory are only intended for development purposes. All members of the family have an on-chip MICROWIRETM interface.


FIGURE 3. MICROWIRE Interface
The COP800 family provides three options when interfacing to a NMC93CSxx device. The interface could be designed by using the COP800 device parallel port pins under software control, on-chip UART if available, or the MICROWIRE interface port. The most attractive option for the interface is the MICROWIRE because NMC93CSxx devices connect directly to it.
The MICROWIRE port provides a serial clock (SK), serial input (SI), and serial output (SO). These lines are directly connected to SK, DO and DI of the EEPROM. COP800 parallel port pins can be used for providing CS, PE and PRE. If PE or PRE are static in the application, they can be tied low or high. No other hardware is required for the interface (see Figure 3). In a system with multiple devices on the MICROWIRE, additional logic may be required to perform chip selection. If available, parallel port pins could be used for additional chip selects. Otherwise, a PAL device could be designed so that chip selects are set serially preceding any serial device operations.

```
;WREEPROM-WRITE DATA TO EEPROM
;
;THIS ROUTINE WILL WRITE A SPECIFIED NUMBER OF BYTES
;TO THE EEPROM USING THE MICROWIRE INTERFACE. THIS CODE
;ASSUMES THE SHIFT CLOCK RATE IS 1/2 THE XTAL FREQUENCY.
;THE ARGUMENT STRING CONSISTS OF A BYTE COUNT, OPCODE,
;REGISTER ADDRESS, FOLLOWED BY A DATA STREAM.
;
WREEPROM: LD A,[B+] ;COPY BYTE COUNT
    X A,x'FO ;
    SBIT l,x'D4 ;CHIP SELECT
    SBIT 7,x'E9 ;SEND START BIT
    SBIT 2,x'EF ;
    RBIT 2,x'EF ;
SLOOP: LD A,[B+] ;SEND DATA BYTES
    X A,x'E9 ;
    SBIT 2,x'EF ;
BIT_TST: IFBIT 2,x'EF ;STILL BUSY?
    JMP BIT_TST ;
    DRSZ x'FO ;DONE SENDING?
    JMP SLOOP ;
    RBIT 1,x'D4 ;DROP CS
    RET
```

FIGURE 4. COP800 MICROWIRE Write Routine

```
;RDEEPROM-READ DATA FROM EEPROM
;
;THIS ROUTINE WILL READ A SPECIFIED NUMBER OF BYTES FROM
;THE EEPROM USING THE MICROWIRE. THE CODE ASSUMES THAT THE
;SHIFT CLOCK IS PROGRAMMED AT 1/2 THE INSTRUCTION CLOCK RATE.
;THE ARGUMENTS PASSED TO THIS ROUTINE ARE A BYTE COUNT, OPCODE,
;AND REGISTER ADDRESS, POINTED TO BY B.
;THE BYTE COUNT AND DATA READ ARE POINTED AT BY B ON RETURN.
;
RDEEPROM: LD A,x'FE ;SAVE POINTER
    X A, x'Fl ;
    LD A,[B+] ;COPY BYTE COUNT
    X A,X'F0 ;
    SBIT 1,x'D4 ;CHIP SELECT
    SBIT 7,x'E9 ;SEND START BIT
    SBIT 2,x'EF ;
    RBIT 2,x'EF ;
    ID A,[B] ;SEND INSTRUCTION
    X A,x'E9 ;
    SBIT 2,x'EF ;
TSTl: IFBIT 2,x'EF ;BUSY?
    JMP TST1 ;
    SBIT 2,x'EF ;GET DUMMY BIT?
    RBIT 2,x'EF ;
RLOOP: CLRA ;GET DATA BYTES
    SBIT 2,x'EF ;
TST2: IFBIT 2,x'EF ;BUSY?
    JMP TST2 ;
    X A,X'E9 ;
    X A,[B+] ;
    DRSZ x'FO ;DONE GETTING?
    JMP RLOOP ;
    LD A,X'Fl ;RESTORE POINTER
    X A,x'FE ;
    RBIT 1,x'D4 ;DROP CHIP SELECT
    RET
```

FIGURE 5. COP800 MICROWIRE Read Routine

Inside a COP800 device the MICROWIRE hardware consists of an 8-bit shift register (SIO), a control bit (BUSY) in the program status word (PSW), and a control register (CNTRL), BUSY is set by the control program to initiate a shift operation and is automatically reset when eight bits have been shifted. BUSY can be reset by the program for shift operations of less than eight bits. CNTRL is used to set the MICROWIRE mode and rate of SK. SK can be set to a divide by 2, 4, or 8 of the instruction clock rate. The MSEL bit of CNTRL sets the MICROWIRE to Master mode or Slave mode. In Master mode, a device will generate SK and in Slave mode it will receive SK. Master mode is used to interface to an NMC93CSxx device.

In addition to initializing the interface, software rountines are required to control data transfers to and from the EEPROM through the MICROWIRE port. The same routines used to read and write to the EEPROM can be used to execute the NMC93CSxx instructions, including accessing the protect register. The only extra step required to access the protect register is that PRE must be set high.
A routine must access SIO to perform an NMC93CSxx instruction. Since the MICROWIRE shift register is only eight bits wide, multiple accesses are required to complete an instruction. In addition, instructions aren't byte-aligned; routines must align the operation. Instructions can be bytealigned by sending a single start bit followed by a byte of opcode and address. A start bit can be sent by using the set
bit (SBIT) instruction to set BUSY, followed by the rest bit (RBIT) instruction when SK is being divided by two, or by sending a byte with seven leading zeros as dummy bits and a single one for the start bit. The NMC83CS56/66 devices require two more bits to be sent for alignment because of their larger address space. In this case it is easier to send the byte with leading zeros.
The write routine, WREEPROM, sets CS to select the device, then writes a single start bit, followed by a byte of opcode and address, and two bytes of data. The bytes sent are stored as a string preceeded by a byte-count. The byte count must, obviously, be three for a write. This routine can be used to perform the other write-only NMC93CSxx instructions by setting the byte-count and data string appropriately. CS is brought low to initiate the automatic erase/write cycle. The routine doesn't bring CS back high to check for completion of the cycle. This allows the routine to be used to perform the other NMC93CSxx instructions and the control program to perform other tasks during the cycle. If the program is unsure of cycle completion, DO should be checked before initiating another instruction (see Figure 4). The read routine, RDEEPROM, sets CS and sends the start bit, opcode and address in the same manner as the write routine. The routine then reads a dummy bit (logic 0 ) from
the EEPROM and the number of bytes of data specified by the byte-count. The dummy bit is read in exactly the same way as a start bit is sent (see Figure 5).

## HPC Interface

The HPC family is a set of high performance 16-bit microcontrollers. Like the COPS microcontrollers, the HPC devices are MICROWIRE compatible, providing an excellent means of interfacing to NMC93CSxx devices. Though, a software controlled interface using parallel port pins could be used, as well as an on-chip UART.


FIGURE 7. 8051 Interface

```
#define SET_CS *_iporta|=0x40 /* set chip select*/
#define DROP_CS *_iporta & = OxFB/* lower chip select*/
#define SIO 0xD6 /* SIO register location*/
#define PORTA 0xC8 /* PORT A location*/
#define IRPD 0xD2 /* IRPD register location*/
#define NOT_DONE I(*_Irpd & Ox04) /* DONE flag set if true*/
#define BFUN 0xF4 /* BFUN register*/
#define SK
    *_bfun & = 0xBF
    l
    *-bfun | = 0x40;
#define WR_EE (bytes, data) \
{ int i; \
    \
    SK; \
    for(I=0; I < bytes; I+ +)\
    1 \
        *_sio = *data++; \
        while(NOT_DONE); \
        *_irpd & = OxFB; \
        } \
}
/* Global Definitions*/
char *_sio = SIO;
char *_iporta = PORTA;
char *_irpd = IRPD;
char *_bufn = BFUN;
wr_-eeprom(bytes,data)
int bytes; /* byte count*/
char *data; /* data buffer*/
{
    SET_CS;
    WR_EE;
    DROP_CS;
}
rd_eeprom(bytes, data)
int bytes; /* byte count*/
char *data; /* buffer pointer*/
l
    SET_CS;
    WR_EE (1, data) ;
    SK; /* get dummy bit*/
    for (i = 0; i < bytes; I ++)l
        *data ++ = *_sio;
        while(NOT_DONE) ;
        *_irpd & = 0xFB;
    }
    DROP_CS;
}
```

FIGURE 6. HPC C Language Interface Routine

```
;
;SNDBYT - SHIFTS 8 BITS OF DATA TO EEPROM
;
;THIS ROUTINE SHIFTS A BYTE POINTED AT BY RO
;ASSUMES CHIP SELECT ALREADY ACTIVE (HIGH)
;
SNDBYT MOV B,#8 ;LOAD SHIFT COUNT
    MOV A,@RO ;GET BYTE
S_LOOP: RLC A ;SHIFT
    MOV P2.O,C ;SEND BIT
    CLR P2.2 ;SK
    SETB P2.2 ;
    DJNZ B,S_LOOP;DONE?
    RET
;
;WREEPROM - WRITE DATA TO EEPROM
;
;THIS ROUTINE WRITES A SPECIFIED NUMBER OF BYTES TO THE
;EEPROM USING SNDBYT UTILITY ROUTINE. THE DATA IS POINTED AT
;BY THE RO REGISTER AND CONSISTS OF BYTE COUNT, OPCODE/REG ADDR
;AND DATA BYTES. DO IS SET HIGH TO AVOID CONTENTION.
;
WREEPROM: MOV R2,@RO ;COPY BYTE COUNT
    INC RO ;
    SETB P2.1 ;CHIP SELECT
    CLR P2.2 ;START BIT
    SETB P2.2 ;
WR_LOOP: LCALL SNDBYT ;WRITE DATA BYTES
    INC RO ;
    DJNZ R2,WR_LOOP;
    SETB P2.O ;DEFAULT DO HIGH
    CLR P.21 ;DESELECT/PROGRAM
    RET
```

FIGURE 8. 8051 Parallel Port Pin Interface-Write Routines

The MICROWIRE interface provides signals for SK, SI and SO. CS, PE and PRE signals can be provided by using parallel port pins. Port A on the HPC is allocated for general use and is ideal for this function. When used in Master mode, the clock rate for the MICROWIRE is set by programming the appropriate value into the DIVBY register. The 8 -bit SIO register is used as a buffer for serial operations.

Unlike the COP800 microcontrollers, the HPC does not use a BUSY bit to control shifting. The DONE flag in the IRPD register is polled to determine completion of a shift operation. A single bit can be transferred by changing the mode of the SK pin back to a general purpose port pin (B.6). This is accomplished by clearing bit six of the port $B$ function register (BFUN). If port $B$ bit six is high, the pin will go high immediately clocking the EEPROM.

```
;RCVBYT - READ A BYTE OF SERIAL DATA
;
;THIS ROUTINE WILL SERIALLY READ 8 BITS OF DATA FROM THE PORT PIN
;AND STORE THE DATA IN THE LOCATION POINTED AT BY RO
;
RCVBYT: MOV B,#8 ;LOAD SHIFT COUNT
R_IOOP: CLR P2.2 ;SK
        SETB P2.2 ;
        MOV C,P2.O ;GET BIT
        RLC A ;SHIFT
        DJNZ B,R_LOOP ;DONE?
        MOV @RO,A ;STORE DATA
        RET
;RDEEPROM - READ DATA FROM EEPROM
;
;THIS ROUTINE WILL READ A SPECIFIED NUMBER OF BYTES FROM
;THE EEPROM USING THE RCVBYT ROUTINE. INPUT ARGUMENT STRING IS
;A BYTE COUNT, AND OPCODE/REGISTER ADDRESS. ON RETURN, RO POINTS
;TO A STRING CONTAINING THE BYTE COUNT FOLLOWED BY DATA BYTES
;
RDEEPROM: MOV R2,@RO ;COPY BYTE COUNT
    PUSH RO ;SAVE POINTER
    INC RO ;
    SETB P2.1 ;CHIP SELECT
    CLR P2.2 ;START BIT
    SETB P2.2 ;
    LCALL SNDBYT ;SEND INSTRUCTION
    SETB P2.0 ;DEFAULT DO HIGH
    CLR P2.2 ;DUMMY BIT
    SETB P2.2 ;
RD_LOOP LCALL RCVBYT ;GET DATA BYTES
    INC RO ;
    DJNZ R2,RD_LOOP;DONE?
    POP RO ;RESTORE POINTER
    CLR P2.1 ;DESELECT
    RET
```

FIGURE 9. 8051 Parallel Port Pin Interface Read Routines

The HPC supports program development in the $C$ language. The software routines to support an HPC interface are similar to those for the COP800, except that they are written in C (see Figure 6). The main difference is how the start bit and dummy read bit are handled. Since the HPC supports the $C$ language, core routines are written utilizing macros, eliminating the overhead of an extra level of subroutine calls.

## 8051 Interface

The 8051 offers two interface alternatives for the NMC93CSxx family; the first uses parallel port pins under software control and the second is based on using the onchip serial port. Both interfaces require a minimum number of device pins and no support logic. The main differences are that the serial port is faster and requires less software. The first choice for discussion is the use of the port pins. The 8051 has four 8 -bit bidirectional I/O ports. The ports
are accessed through a special function register. The port registers are bit addressable which facilitates their use in this application. The minimum interface requires the use of only three port pins. A pin for CS, SK, and one connected to both DI and DO (see Figure 7). A two wire interface is possible by tying CS active, but this leaves the device in the active (high power) state and prevents the device programming cycle from being executed.
It is not necessary to have separate lines for DI and DO because DO is placed in a high-Z condition during write operations. During a read operation the DI pin is driven to send the instruction to the EEPROM and DO outputs the dummy bit ( 0 ) and data. To prevent contention DI has to stop driving a high before DO can output the dummy bit. The 8051 doesn't drive a high, it uses internal pull-ups to obtain a high, so there is no contention problem. This may be a con-
cern in other designs. The DO pin is driven when CS is brought high following a write operation to time completion of programming Contention will occur on the operation following a write if programming completion isn't checked. A dummy check can be used.
When using the port pins, one must consider that some of the port pins have alternate functions. For example, Port 3 pins 0 and 1 are also allocated for the serial port. Similarly, if the program being executed on the 8051 resides in external memory, then Ports 0 and 2 will serve as the system bus during external memory access.
The software support routines are primarily concerned with controlling the flow of data to/from the EEPROM. Because
the 8051 is an 8 -bit machine, two utility routines, SNDBYT and RCVBYT, are used to shift a byte of data to and from the NMC93CSxx.
The write routine, WREEPROM, raises CS to access the device, shifts out a start bit, then calls SNDBYT to shift out the opcode/register address byte, and other data bytes, as specified by the byte-count (see Figure 8).
The read routine, RDEEPROM, starts out by raising CS, sending a start bit, and using SNDBYT for the opcode/register address byte. The dummy bit is then shifted from the device and RCVBYT is called to shift in the number of bytes of data specified by the byte-count (see Figure 9).
;RDEEPROM - READS DATA FROM NMC93CSXX DEVICE
;
;THE ROUTINE READS A SPECIFIED NUMBER OF BYTES FROM
;THE EEPROM USING THE SERIAL PORT. RO POINTS TO AN ARGUMENT STRING
;CONTAINLNG THE BYTE COUNT AND THE OPCODE/REGISTER BYTE
;A STRING IS RETURNED CONTAINING THE BYTE COUNT FOLLOWED BY DATA.
RDEEPROM:

|  | PUSH | RO | ;SAVE POINTER |
| :--- | :--- | :--- | :--- |
| MOV | R2, @RO | ;COPY BYTE COUNT |  |
|  | INC | RO | ; |
|  | SETB | P2.1 | ;CHIP SELECT |
|  | CLR | P3.1 | ;SEND START BIT |
|  | SETB | P3.1 | ; |
|  | MOV | SBUF | ;SEND INSTRUCTION |
|  | JBC | TI\$ | ;DONE? |
|  | CLR | TI | ; |
|  | CLR | P3.1 | ;GET DUMMY BIT |
|  | SETB | P3.1 | ; |
|  | SETB | REN | ;GET DATA BYTES |
|  | JBC | RI, \$ | ;DONE? |
|  | CLR | RI | ; |
|  | MOV | @RO,SBUF | ; |
|  | INC | RO | ; |
|  | DJNZ | R2,RLOOP | ; |
|  | CLR | REN | ; |
|  | CLR | P2.1 | ;DESELECT |
|  | POP | RO | ;RESTORE POINTER |

;WREEPROM - WRITE DATA TO EEPROM
;
;THE ROUTINE WRITES A SPECIFIED NUMBER OF BYTES TO EEPROM
;POINTED AT BY RO. ARGUMENTS INCLUDE BYTE COUNT AND OPCODE/ADDRESS
;
WREEPROM: MOV R2,@RO ;COPY BYTE COUNT
INC RO ;
SETB P2.1 ;CHIP SELECT
SETB P3.0 ;START BIT
CLR P3.1 ;
SETB P3.1 ;
SLOOP: MOV SBUF,@RO ;SEND DATA BYTES
INC RO ;
JBC TI,\$ ;DONE?
DJNZ R2,SLOOP ;
CLR P2.1 ;DESELECT
RET

FIGURE 10. 8051 Serial Port Read and Write Routines

## 8051 INTERFACE-SERIAL PORT

The 8051 serial port operates in one of four modes: 8-bit shift register, 8 -bit UART and two different 9 bit UART modes. The 8 -bit shift register mode (Mode 0 ) is preferred because it operates with no protocol, as opposed to the UART modes which send and receive packeted data. When in Mode 0, the 8051 RxD pin is used as a serial in/out pin and the shift clock is provided on the TxD pin. The TxD pin would be connected to SK and RxD would be connected to DI and DO on the NMC93CSxx device. CS, PE and PRE would be connected the same way as in the port pin interface.
When using the serial port in Mode 0 , the serial port control register (SCON) must be programmed by setting the SMO and SM1 bits (bits 7 and 6) to 0 . The serial clock runs at a fixed rate of $1 / 12$ of the oscillator frequency. The maximum frequency for the serial clock on NMC93CSxx devices is 1 MHz . This means the 8051 can run with an oscillator frequency up to 12 MHz . After every eighth bit is received or transmitted the 8051 hardware will set either the receive interrupt (RI) or transmit interrupt (TI) bit in SCON. These bits may be polled, or used to generate interrupts.
The software routines for the serial port interface are virtually the same as those for the previous example. The only differences are that the 8051 serial port performs the same functions as the SNDBYT and RCVBYT routines. Instead of calling these routines, the REN bit is enabled to initiate reception and the data is read from the serial buffer (SBUF). For writing, the data is written into SBUF to perform the transfer. The routines poll the RI or TI bits. Because data transactions are synchronous, interrupts are not applicable (see Figure 10).

## 8096 INTERFACE

The 8096 is a 16 -bit microcontroller. Like other microcontrollers, it interfaces easily to the NMC93CSxx devices. The use of parallel port pins or the on-chip serial port provide two interface options.

When implementing the parallel port pin interface, the choice of the port pins used is more critical because more of these pins have alternate functions. If the 8096 must perform external memory accesses, the use of Ports 3 and 4 becomes a problem because these two 8-bit ports make up the address/data bus. Port 0 pins are used for the analog input channels. Port 2 pins have alternate functions such as the serial port. Port 1 pins do not have alternate functions and may be preferred for use.
The 8096 provides an on-chip serial port which may be used for interfacing the NMC93CSxx devices. The serial port has 4 modes of operation. The mode of interest for this application is the shift register mode (Mode 0). The 8096 shift register mode serial clock rate is not a fixed rate. It is therefore the responsibility of the support software to program the baud rate appropriately.

## INTERFACING NMC93CSxx WITH HIGH PERFORMANCE MICROPROCESSORS

High performance microprocessors like the NS32000, iAPX386 and the MC680x0 are usually implemented as central processor in computers and aren't directly involved with peripheral devices. Rather, these machines communicate over a backplane bus. These processors are designed for high speed, parallel data transfers. The NMC93CSxx devices could be used with these processors if a serial bus is implemented as part of the backplane bus. Typically, a serial bus would be used for system configuration or diagnostic purposes. Both the VME bus and Multibus II supply serial communication signals that may be used to interface NMC93CSxx devices to a high performance processor.

## SUMMARY

The NMC93CSxx family can be used in a wide variety of applications. The devices provide a non-volatile, writeable memory that requires the least amount of board space, support logic and power. The protect register allows for a flexible mix of RAM and ROM. The previous examples illustrate that the NMC93CSxx family easily interfaces to microcontrollers and systems with a serial bus.

```
;RCYBYT - READ UTILITY ROUTINE
;
;THIS ROUTINE WILL READ 8 BITS OF DATA FROM THE SERIAL PORT
;THE DATA IS STORED IN THE LOCATION POINTED AT BY THE DX REGISTER.
;
RCVBYT: LDB AH,#8 ;LOAD SHIFT COUNT
BOP_SK: ANDB P2,#FBH ;STROBE SK
    ORB P2,#O4H ;
    JBS P2,3,BIT_1 ;READ BIT
    ANDB AL,#FEH ;
    SJMP R_SHIFT ;
BIT_1: ORB AL,#OlH ;
R_SHIFT: SHLB AL,l ;
    DECB AH ;DONE?
    JNE BOP_SK ;
    LDB (DX),AL ;SAVE DATA
    RET
;RDEEPROM - READ DATA FROM EEPROM
;
;SI, SK, CS, SO = P2[3 . . . 0]
;THIS ROUTINE WILL READ A SPECIFIED NUMBER OF BYTES FROM THE
;EEPROM AND STORE THE DATA. ARGUMENTS SUPPLIED TO THIS ROUTINE
;ARE A BYTE COUNT, OPCODE/REGISTER ADDRESS, AND ADDRESS FOR
;STORING THE DATA.
;
RDEEPROM: PUSH DX ;SAVE POINTER
    LDB BL,(DX)+ ;COPY BYTE COUNT
    ANDB P2,#FOH ;CHIP SELECT,START BIT
    ORB P2,#03 ;
    ORB P2,#04 ;
    LCALL SNDBYT ;SEND INSTRUCTION
    ANDB P2,#FBH ;GET DUMMY BIT
    ORB P2, #O4H ;
RD_LOOP: LCALL RCVBYT ;GET DATA BYTES
    INC DX ;
    DECB BL ;DONE?
    JNE RD_LOOP ;
    ANDB P2,#FDH ;DESELECT
    POP DX ;RESTORE POINTER
    RET
```

FIGURE 11. 8096 Port Pin Interface Read Routines

```
;SNDBYT - WRITE 8 BITS OF DATA TO PORT PIN
;
;THIS ROUTINE WILL WRITE 8 BITS OF DATA TO THE PORT PIN. THE
;DATA BYTE IS POINTED AT BY THE DX REGISTER.
;
SNDBYT: LDB AH,#8 ;LOAD SHIFT COUNT
LDB AL,(DX) ;GET DATA BYTE
SL00P: JBS AL,7,BIT_1 ;SEND BIT
ANDB P2,#FEH ;
    SJMP TOG_SK ;
BITl: ORB P2,#OlH ;
TOG_SK: ANDB P2,#FBH ;
    ORB P2,#04H ;
        SHLB AL ;
        DECB AH ;DONE?
        JNE SLOOP
        RET
;WREEPROM - WRITE DATA TO EEPROM
;
;SI, SK, CS, SO = P2[3..0]
;THIS ROUTINE WILL WRITE A SPECIFIED AMOUNT OF BYTES TO THE
;EEPROM. THE DATA TO BE WRITTEN IS POINTED AT BY THE DX REGISTER.
;THE ARGUMENTS INCLUDE THE BYTE COUNT, OPCODE/REGISTER ADDRESS,
;AND I OR MORE DATA BYTES.
;
WREEPROM: LDB BL,(DX)+ ;COPY BYTE COUNT
    ANDB P2,#FOH ;CHIP SELECT, START BIT
    ORB P2,#03H ;
    ORB P2,#O4H ;
WR_LOOP: LCALL SNDBYT ;SEND DATA BYTES
    INC DX ;
    DECB BL ;DONE?
    JNE WR_LOOP ;
WR_EXIT: ANDB P2#FDH ;DESELECT/PROGRAM
    RET
```

FIGURE 12. 8096 Parallel Port Pin Interface Write Routines

## The Reliability of National Semiconductor's EEPROM Products

Fowler-Nordheim tunneling predicts that these energy bands can be distorted in the presence of an electric field. This process is depicted in Figure 4. In EEPROMs, tunneling of electrons occurs between the drain and floating gate through the $\mathrm{SiO}_{2}$ tunneling region. The direction of FowlerNordheim tunneling of electrons through the tunneling region depends on the polarity of the voltages between the control gate and the drain. Tunneling physics predicts that when the electric fields across a thin insulator, such as $\mathrm{SiO}_{2}$, are high enough, electrons from the negative electrode can acquire enough energy to pass or tunnel through the forbidden gap and enter the conduction band. The resulting current flux ( J ) is approximately proportional to an exponential function of the applied voltage $(\mathrm{V})$ as illustrated in Figure 5. In order to obtain fields strengths large enough to initiate tunneling ( $V>7 \times 10^{6} \mathrm{eV} / \mathrm{cm}$ ), at reasonable voltages (20V), the $\mathrm{SiO}_{2}$ layer must be limited to a thickness less than 120 Angstroms.


TL/X/0006-4
FIGURE 4. Distortion of Energy Bands in the Presence of a Strong Electric Field


TL/X/0006-5

## FIGURE 5. Fowler-Nordheim Tunneling I-V Characteristic

## Device Operation

To write the cell to logic " 0 " the control gate is set to ground potential, and a high voltage ( 19 V ) is applied to the drain, while the source is left floating. The write operation is shown in Figure 6. This causes electrons on the floating gate to tunnel through the $\mathrm{SiO}_{2}$ into the drain. In this configuration the transistor will allow current to flow. The electric field strength is highest in the region between the floating gate and the drain. Hence tunneling occurs in this thin $\mathrm{SiO}_{2}$ re-
gion. The electric field intensity across the tunneling $\mathrm{SiO}_{2}$ region is determined by the capacitive coupling ratio of the cell.


TL/X/0006-6

## E2PROM Transistor Write



TL/X/0006-7
FIGURE 6. Write Operation
During the erase operation the drain is set to ground potential while the control gate is pulled up to 21 V , as shown in Figure 7. This charging of the control gate causes the floating gate to become capacitively coupled with a positive bias and electrons then tunnel from the drain into the floating gate. The transfer of electrons shifts the cell threshold positive forcing the transistor to pinch-off current flow, which is then interpreted as a logic "1" state at its output.


TL/X/0006-8
E2PROM Transistor


TL/X/0006-9
FIGURE 7. Erase Operation


TL/X/0006-11
FIGURE 8. Read Operation
The read operation is illustrated in Figure 8. To read the bit, 3.5 V is applied to the gate of the transistor (word line). The charge stored on the floating gate influences the transistor characteristics. When the floating gate has a net negative charge, the transistor will not conduct current, and while positively charged it will pass current. Distinguishing between current flow and non-current flow allows logical states to be represented by the transistor. Figure 9 illustrates the situation. When written to, the threshold voltage of the transistor $\left(\mathrm{V}_{\mathrm{th}}\right)$ is equal to -2 V and the transistor is turned on. This is subsequently read as a logical 0 on the memory pins. While the bit is erased the threshold voltage will be 6 V , the transistor remains off, and the logic is interpreted at the output as a logical 1. This difference between high and low voltage states is known as the cell margin, logic margin, or device window.

## Gate Voltage ( $\mathrm{V}_{\mathrm{GS}}$ ) <br> (Word Line Voltage)



FIGURE 9. I-V Characteristics of Floating Gate EEPROM

## INTRINSIC FAILURE MECHANISMS

EEPROMs and light emitting diodes differ from many other semiconductor devices in that they wear out with use. However, with a basic understanding of the intrinsic wear out
and failure mechanisms associated with EEPROMs, the designer can construct systems which successfully account for these limitations. The three primary failure mechanisms which affect all EEPROMs are charge trapping and tunnel oxide breakdown which are endurance related, and charge leakage which is data retention related.

## Endurance

An EEPROM's endurance-that is, the number of write and erase operations through which each bit can be cycled reli-ably-is based largely on the degradation of cell margin. The amount of charge that can be stored and removed from an EEPROM cell decreases as the cumulative number of programming cycles rises.
Charge trapping is an intrinsic failure mechanism associated with EEPROMs which tends to narrow the difference between negatively and positively charged threshold voltages (device window) as a function of erase/write cycles. Eventually, after several million cycles, the window is collapsed completely. Figure 10 illustrates the situation. This charge trapping is cumulative, and increases proportionally with the magnitude and duration of the programming current.


TL/X/0006-13

## FIGURE 10. Logic Margin vs Endurance for Floating Gate EEPROM

Tunnel oxide breakdown is the primary intrinsic failure mechanism limiting the endurance of EEPROMs. Tiny defects in the tunneling oxide, caused by imperfections in the manufacturing process, can distort the electric field and cause large localized gradients. Excessive amounts of current flow through the regions where the electric field is tightly concentrated leading to high localized mechanical stresses. As write cycles continue, the probability that some imperfection in the oxide will break down increases. Given enough time, the cell will fail to operate correctly because the silicon dioxide which insulates the floating memory cell from the underlying voltage drain will become shorted. The rate of failures due to tunnel oxide breakdown can be reduced by minimizing particulate contaminants, decreasing the cross sectional area as much as is photo-lithographically possible, and controlling the ramp rate of the programming voltage so as to decrease the peak electric field which is created across the tunneling oxide.

## Data Retention

Data retention in an EEPROM specification refers to the device's ability to retain a charge on its floating gate with or without an applied bias to the control gate, over extended periods of time. A floating gate on an EEPROM cell requires between one to five million electrons as stored charge. In order to store this amount of charge a current of approximately $10^{-10} \mathrm{~A}$ is required for a period of 10 ms . To insure that a wide enough logic margin exists on the cell, the designed floating gate leakage is limited to $10 \%$ of the initial charge $\left(1.0^{-10} \mathrm{~A}\right)$ over a period of 10 years. This means that for continuous reading or storage operations over this period, the leakage must be kept below $10^{-21} \mathrm{~A}$ per cycle. Figure 11 shows a typical plot of logic margin vs. time for EEPROMs.


TL/X/0006-14

## FIGURE 11. Logic Margin vs Data Retention of MOS Floating Gate EEPROM

Fowler-Nordheim tunneling, the process responsible for charging the floating cell, is also the means by which charge is leaked from the storage cell. This failure mechanism falls into a very broad class of failures which are proportional to $\exp \left(-\mathrm{E}_{\mathrm{a}} / \mathrm{kT}\right)$ where $\mathrm{E}_{\mathrm{a}}$ is the activation energy of the process, $k$ is Boltzmann's constant, and $T$ is the absolute temperature. This is very useful because if the activation energy is known for a given process, then tests can be conducted at elevated temperatures, reducing testing time, and the data can be extrapolated to lower operating temperatures using the relationship above.

## Combined Effects

The total failure rate of an EEPROM is the sum of the combined rates from all the failure mechanisms involved. Figure 12 shows the observed failure rate vs. erase/write cycling for EEPROMs. The distribution is a bathtub-shaped curve. The infant mortality region is characterized by an initially high, but rapidly decreasing failure rate. This period is dominated by failures which arise from manufacturing defects. Burn in reliability measures taken during National Semiconductor's manufacturing process are designed to eliminate these devices before they can be shipped to customers. The middle region is dominated by random failures and the rate is approximately level until the wearout region is
reached. The wearout region is characterized by an increasing failure rate as the device reaches the end of its useful life.


ERASE - WRITE CYCLING
TL/X/0006-15
FIGURE 12. Typical Failure Curve for
MOS Floating Gate EEPROM

## Comparison to Other Technologies

CMOS static RAM devices with battery backup are often used for non-volatile memory storage. While the CMOS device does not exhibit the wearout mechanisms associated with EEPROM technology, the batteries associated with them do. Nickel Cadmium batteries have a wearout mechanism. Typically, they are good for only a couple of years before they must be replaced. Lithium batteries wear out with use and they display another liability in the fact that when shorted they can become very hot. Cost is another consideration when comparing battery backed up memory vs. EEPROM technology for small sized memory applications. Batteries and their associated mounting hardware can be quite expensive.

## mNOS



TL/X/0006-16
FIGURE 13. Cross Section of Nitride EEPROM
Some semiconductor manufacturers use nitrides in the production of their EEPROMs, resulting in two similar classes of memories known as SNOS and MNOS devices. A cross section of one of these nitride EEPROMs is illustrated in Figure 13. Its operation is similar to an MOS EEPROM. The nitride layer is analogous to the floating gate on the MOS devices. One of the problems encountered with the nitride technology is its temperature dependence on the current/ voltage curve. This effect is shown in Figure 14. As the temperature increases the curve shifts up and to the left. The higher temperature causes a large increase in current for the same read voltage. This leads to poor data retention because Fowler-Nordheim tunneling is enhanced at these higher current levels and thus large amounts of charge can leak with each read cycle. Transistor voltages on nitride structures are also adversely affected by even small voltage stresses. The final problem associated with this technology is that the oxide-nitride interface is degraded by silicon-gate processing.


FIGURE 14. Current Increase from Increased Temperature Leading to Loss of Data Retention for Nitride EEPROM
On the other hand, MOS EEPROMs which use a polysilicon floating gate structure, tend to have better endurance characteristics and superior data retention under voltage and/or temperature stress. Polysilicon floating gate devices also have a longer history in processing, which accounts for their reproducibility and slow wear out as compared to nitride systems.

## RELIABILITY ASPECTS OF EEPROMS IN MANUFACTURING

All of the inherent failure mechanisms associated with EEPROM technology can be reduced by applying quality control techniques during the manufacturing process. Quality control measures the component's conformance to specification. Careful monitoring of both the process and the individual devices assures the customer of the highest possible reliability.

## Quality Control

The introduction of any new part into the National Semiconductor product line requires first that the product must pass strict design and manufacturing requirements. A table of the reliability qualification procedure which National Semiconductor follows for the introduction of a new EEPROM product appears in Table I.

TABLE I. Reliability Qualification Procedure for All National Semiconductor EEPROM Products

|  | Test | Sample | Allowed <br> Fail. |
| :---: | :---: | :---: | :---: |
| J Pkg. | Operating Life | $3 \times 105$ | $2 /$ Lot |
|  | $125^{\circ} \mathrm{C}$ |  | $5 \%$ LTPD |
|  | 1000 Hrs. |  | $(0.78 \mathrm{AQL})$ |
|  |  |  |  |

Dynamic B-I at 5.5. All inputs exercised. (Read, Disable, Read, Disable ...)

TABLE I. Reliability Qualification Procedure for All National Semiconductor EEPROM Products (Continued)

|  | Test | Sample | Allowed Fail. |
| :---: | :---: | :---: | :---: |
| N Pkg. | 1) <br> Operating Life $125^{\circ} \mathrm{C}$ 1008 Hrs. | $3 \times 105$ | $\begin{gathered} \text { 2/Lot } \\ 5 \% \text { LTPD } \\ \text { (1.3 AQL) } \end{gathered}$ |
|  | 2) $\begin{gathered} 85 / 85 \\ 1008 \mathrm{Hrs} . \end{gathered}$ | $3 \times 105$ | $\begin{aligned} & \text { 2/Lot } \\ & 5 \% \text { LTPD } \\ & \text { (1.3 AQL) } \end{aligned}$ |
|  | 3) Autoclave 168 Hrs. (No Bias) | $3 \times 105$ | $\begin{gathered} \text { 2/Lot } \\ \text { 5\% LTPD } \\ \text { (1.3 AQL) } \end{gathered}$ |
|  | 4) <br> Bias Pressure Cooker 96 Hrs . (Static B-I) | $3 \times 105$ | $\begin{gathered} \text { 2/Lot } \\ 5 \% \text { LTPD } \\ \text { (1.3 AQL) } \end{gathered}$ |



INCOMING MATERIAL

FABRICATION STATISTICAL QUALITY CONTROL

WAFER-SORT
SAMPLE EACH WAFER FOR ENDURANCE CHARACTERISTICS

ASSEMBLY
STATISTICAL QUALITY CONTROL

ENDURANCE SCREEN

RETENTION BAKE-IN 24 HRS. (a) 150 C

PARAMETRIC TEST TO SPECIFIED ENVIRONMENT

FUNCTIONAL TEST TO SPECIFIED ENVIRONMENT

ENDURANCE SURVEY 10,000 CYCLES

QUALITY ASSURANCE
SAMPLE

TL/X/0006-18
FIGURE 15. Quality Control Steps for National Semiconductor EEPROMs

For EEPROMs which are in the manufacturing phase, statistical quality control and testing are used to evaluate product compliance to specification. Figure 15 shows a flow chart of the various quality control steps which National Semiconductor puts their EEPROM chips through.

## Burn In

In addition to strict qualifying requirements of products prior to manufacture and tight quality control procedures, National Semiconductor also implements burn-in tests, which weed out the weaker chips, and ensure an even higher level of reliability for the surviving EEPROMs. Figure 16 is an illustration of typical improvements in product reliability resulting from burning in chips, and removing the ones which would normally fail in the infant mortality region.

## RELIABILITY ASPECTS OF EEPROMs IN APPLICATIONS

## Reliability Testing and Results

Endurance failure in EEPROM testing is often defined in very different ways. One of the more lenient methods of

describing failures on an EEPROM is to simply say that every non-operative cell in a memory device constitutes one failure. National Semiconductor, however, chooses to use a fundamentally more rigorous definition, in which a failure is indicated the first time any single memory bit on the entire chip fails. Depending on memory size and specific devices, one can typically expect a failure rate over 10,000 erase/ write cycles of about $3 \%$ or less. Of this small percentage of chips which fail after ten-thousand cycles, seldom will any have more than a single-bit error.
It is important to note that the two modes of EEPROM failure, endurance and data retention, are fundamentally orthogonal in applications. That is, a cell that is to be written 10,000 times does not require data retention of 10 years between writes, unless of course you require that the product operate for 100,000 years. Further, even adjacent cells in an EEPROM memory device operate independently from each other, so that any given memory location that is updated only upon rare occasions can be expected to retain its information for long periods, even though adjacent cells are being worn out through extended cycling.


FIGURE 16. Improvements Attributed to National Semiconductor's Endurance Screen

Section 4 PROMs

## Section 4 Contents

Bipolar PROM Selection Guide ..... 4-3
NON-REGISTERED BIPOLAR PROMS
PL77/87X288B $(32 \times 8)$ 256-Bit TTL Logic PROMs ..... 4-6
DM54/74S188 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-11
DM54/74S288 ( $32 \times 8$ ) 256-Bit TTL PROM ..... 4-15
DM54S287 (256 x 4) 1024-Bit TTL PROM ..... 4-19
DM54/74S387 ( $256 \times 4$ ) 1024-Bit TTL PROM ..... 4-23
DM54/74LS471 ( $256 \times 8$ ) 2048-Bit TTL PROM ..... 4-27
DM54/74S472 $(512 \times 8)$ 4096-Bit TTL PROM ..... 4-31
DM54/74S473 $(512 \times 8)$ 4096-Bit TTL PROM ..... 4-35
DM54/74S474 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-39
DM54/74S475 ( $512 \times 8$ ) 4096-Bit TTL PROM ..... 4-43
DM54/74S570 $(512 \times 4)$ 2048-Bit TTL PROM ..... 4-47
DM54/74S571 (512 x 4) 2048-Bit TTL PROM ..... 4-51
DM54/74S572 (1024 x 4) 4096-Bit TTL PROM ..... 4-55
DM54/74S573 (1024 x 4) 4096-Bit TTL PROM ..... 4-59
DM77/87S180, DM77/87S280 (1024 x 8) 8192-Bit TTL PROMs ..... 4-63
DM77/87S181, DM77/87S281 (1024 x 8) 8192-Bit TTL PROMs ..... 4-67
DM77/87S184 (2048 x 4) 8192-Bit TTL PROM ..... 4-71
DM77/87S185 (2048 x 4) 8192-Bit TTL PROM ..... 4-75
DM77/87S195 ( $4096 \times 4$ ) 16,384-Bit TTL PROM ..... 4-79
$93 Z 451$ (1024 x 8) 8192-Bit TTL PROM ..... 4-83
$93 Z 511$ (2048 x 8) 16,384-Bit TTL PROM ..... 4-91
93Z665/667 ( $8192 \times 8$ ) 65,536-Bit TTL PROM ..... 4-99
BIPOLAR PROM PINOUT-COMPATIBLE CMOS EPROMS
NMC27C49 Very High Speed Version 65,536-Bit (8k x 8) UV Erasable CMOS PROM, Pin Compatible with 64k Bipolar PROM Pin Out ..... 4-106
NMC27C51 Very High Speed Version 131,072-Bit (16k x 8) UV Erasable CMOS PROM, Pin Compatible with 128k Bipolar PROM Pin Out ..... 4-116
NMC27C53 Very High Speed Version 202,144-Bit (32k x 8) UV Erasable CMOS PROM, Pin Compatible with 256k Bipolar PROM Pin Out ..... 4-125
REGISTERED BIPOLAR PROMS
DM77/87SR474 (512 x 8) 4k-Bit Registered TTL PROM ..... 4-134
DM77/87SR476 (512 x 8) 4k-Bit Registered TTL PROM ..... 4-138
DM77/87SR27 ( $512 \times 8$ ) 4k-Bit Registered TTL PROM ..... 4-142
DM77/87SR181 (1024 x 8) 8k-Bit Registered TTL PROM ..... 4-147
DM77/87SR183 ( $1 \mathrm{k} \times 8$ 8) 8k-Bit Registered TTL PROM ..... 4-151
DM77/87SR191 (2k x 8) 16k-Bit Registered TTL PROM ..... 4-155
DM77/87SR193 (2kx8) 16k-Bit Registered TTL PROM ..... 4-159
APPLICATIONS INFORMATION
Bipolar PROM Devices in Plastic Leaded Chip Carriers ..... 4-163
Non-Registered PROM Programming Procedure ..... 4-167
Registered PROM Programming Procedure ..... 4-169
Standard Test Load ..... 4-171
Switching Time Waveforms ..... 4-171
Approved Programmers/Quality Enhancement ..... 4-173
AN-525 Isoplanar Z Junction Fuse Principles and Programming ..... 4-174


Non-Registered PROMs (Continued)

| Size <br> (Bits) | Organization | Pins (DIP) | Part <br> Number | ${ }^{t} A A$ <br> (Max) in ns | $\begin{gathered} \mathrm{t}_{\mathrm{EA}} \\ (\mathrm{Max}) \text { in } \mathrm{ns} \end{gathered}$ | $\begin{gathered} \text { ICC } \\ \left(\mathrm{Max}^{2} \text { in } \mathrm{mA}\right. \end{gathered}$ | Temperature Celsius |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8192 | $1024 \times 8$ TS | 24 | $93 Z 451$ | 40 | 30 | 135 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ OC | 24 | DM77S180 | 75 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ OC | 24* | DM77S280 | 75 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ OC | 24 | DM87S180 | 55 | 30 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ OC | 24* | DM87S280 | 55 | 30 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24 | DM77S181 | 75 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24* | DM77S281 | 75 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24 | DM87S181 | 55 | 30 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24* | DM87S281 | 55 | 30 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24 | DM77S181A | 65 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ TS | 24 | DM87S181A | 45 | 30 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ OC | 18 | DM77S184 | 70 | 30 | 140 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ OC | 18 | DM87S184 | 55 | 25 | 140 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM77S185 | 70 | 30 | 140 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM87S185 | 55 | 25 | 140 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM77S185A | 60 | 30 | 140 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM87S185A | 45 | 25 | 140 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM77S185B | 50 | 30 | 140 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 4$ TS | 18 | DM87S185B | 35 | 25 | 140 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 16384 | $2048 \times 8$ TS | 24 | 932511 | 45 | 30 | 175 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $4096 \times 4$ TS | 20 | DM77S195A | 60 | 35 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $4096 \times 4$ TS | 20 | DM87S195A | 45 | 25 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $4096 \times 4$ TS | 20 | DM77S195B | 50 | 30 | 170 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $4096 \times 4$ TS | 20 | DM87S195B | 35 | 25 | 170 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 65384 | $8192 \times 8$ TS | 24 | $93 Z 665$ | 30 | 20 | 180 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $8192 \times 8$ TS | 24 | $93 Z 667$ | 30 | 20 | 180 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

*24-Pin Narrow Dual-In-Line Package

| Registered PROMs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Size <br> (Bits) | Organization | Pins (DIP) | Part Number | $\begin{gathered} \text { tSA }_{\text {Sin }} \text { in ns } \\ \text { (Min } \end{gathered}$ | $t_{\text {PLH }}$ (CLK) $\mathrm{t}_{\mathrm{PHL}}$ (CLK) (Max) in ns | $\begin{gathered} \text { ICC } \\ (\mathrm{Max}) \text { In mA } \end{gathered}$ | Temperature Celsius |
| 4096 | $512 \times 8$ REG | 24* | DM77SR474 | 55 | 30 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM77SR474B | 40 | 25 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR474 | 50 | 27 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR474B | 35 | 20 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM77SR476 | 55 | 30 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM77SR476B | 40 | 25 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM77SR27 | 55 | 30 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM77SR27B | 40 | 25 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR476 | 50 | 27 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR476B | 35 | 20 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR27 | 50 | 27 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $512 \times 8$ REG | 24* | DM87SR27B | 35 | 20 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 8192 | $1024 \times 8$ REG | $24 *$ | DM77SR181 | 50 | 30 | 175 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ REG | 24* | DM87SR181 | 40 | 20 | 175 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ REG | 24* | DM77SR183 | 45 | 30 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ REG | 24* | DM87SR183 | 40 | 25 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ REG | 24* | DM77SR183B | 40 | 25 | 185 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $1024 \times 8$ REG | 24* | DM87SR183B | 35 | 20 | 185 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 16384 | $2048 \times 8$ REG | 24* | DM77SR191 | 25 | 15 | 190 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 8$ REG | 24* | DM87SR191 | 18 | 10 | 190 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $2048 \times 8$ REG | 24* | DM77SR193 | 25 | 15 | 190 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $2048 \times 8$ REG | 24* | DM87SR193 | 18 | 10 | 190 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

*24-Pin Narrow Dual-In-Line Package

## PL87X288B

## (32 x 8) 256-Bit TTL Logic PROMs

## General Description

These Schottky programmable logic devices are organized in the popular 32 words by 8 -bit configuration. An enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the OFF or high impedance state. The memories are available in the TRI-STATE ${ }^{*}$ version only.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses

■ Schottky-clamped for high speed Address access-15 ns max
Enable access-12 ns max
Enable recovery-12 ns max

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- >2000V input protection for electrostatic discharge
- TRI-STATE outputs


## Block Diagram



TL/D/6747-1

Pin Names

| A0-A4 | Addresses |
| :--- | :--- |
| $\overline{\mathbf{G}}$ | Output Enable |
| GND | Ground |
| Q0-Q7 | Outputs |
| $V_{C C}$ | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top Vlew
Order Number PL87X288BJ or PL87X288BN See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


Top View
Order Number PL87X288BV See NS Package Number V20A

## Ordering Information

Commercial Temperature Range
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| PL87X288BN | 15 |
| PL87X288BJ | 15 |
| PL87X288BV | 15 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Supply Voltage (Note 2) | -0.5 to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 to +5.5 V |
| Output Voltage (Note 2) | -0.5 to +5.5 V |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| ESD Rating | $>2000 \mathrm{~V}$ |

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC) <br> PL87X288B | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) <br> PL87X288B | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical " 0 " Input Voltage <br> Logical " 1 " Input Voltage | 0 | 0.8 | V |
|  | 2.0 | 5.5 | V |

DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | PL87X288B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{I}_{\text {IL }}$ | Input Load Current | $V_{C C}=M a x, V_{I N}=0.4 V$ |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.35 | 0.50 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | (Note 7) |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | (Note 7) | 2.0 |  |  | V |
| $V_{C}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | $-1.5$ | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 110 | 140 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max} \\ & \text { (Note 4) } \end{aligned}$ | -30 |  | -130 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | $\begin{gathered} 100 \\ -100 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| V OH | Output Voltage High | $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
Note 5: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
Note 6: $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
Note 7: These are absolute voltages with respect to the ground pin on the device and includes all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

## AC Electrical Characteristics with standard load and operating conditions

| Symbol | Parameter | JEDEC <br> Symbol | PL87X288B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t_{A A}$ | Address Access Time (Note 5) | TAVQV |  | 10 | 15 | ns |
| $t_{\text {EA }}$ | Enable Access Time (Note 5) | TEVQV |  | 8 | 12 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Enable Recovery Time (Note 6) | TEXQX |  | 8 | 12 | ns |
| $\mathrm{t}_{\mathrm{zx}}$ | Output Enable Time (Note 5) | TEVQX |  | 8 | 12 | ns |
| txz | Output Disable Time (Note 6) | TEXQZ |  | 8 | 12 | ns |

Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP
(J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metalization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## General Description

This Schottky memory is organized in the popular 32 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to-25 ns max Enable access-20 ns max Enable recovery-20 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



## Connection Diagrams

Dual-In-Line Package


Top View
Order Number DM54/74S188J, 188AJ, DM74S188N or 188AN
See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


TL/D/9187-3
Top Vlew
Order Number DM74S188V or 188AV
See NS Package Number V20A

## Ordering Information

| Commercial Temp Range $\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{7 0} \mathbf{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM74S188N | 35 |
| DM74S188J | 35 |
| DM74S188V | 35 |
| DM74S188AN | 25 |
| DM74S188AJ | 25 |
| DM74S188AV | 25 |


| Military Temp Range ( $\mathbf{- 5 5 ^ { \circ }} \mathbf{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathbf{C}$ ) |  |
| :--- | :---: |
| Parameter/Order Number Max Access Time (ns) <br> DM54S188J $\mathbf{4 5}$ <br> DM54S188AJ 35 |  |


| Absolute Maximun Ratings (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specifled contact the National Semicon | ices are required, or Sales Office/ |
| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | 00 |
| ESD to be determine |  |

DC Electrical Characteristics (Note 3)

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |


| Symbol | Parameter | Conditions | DM54S188 |  |  | DM74S188 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {IL }}$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $V_{C C}=$ Max, $V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ (Note 4) | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ (Note 4) | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $V_{C C}=$ Max, $V_{C E X}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{I}_{\mathrm{N}}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 70 | 110 |  | 70 | 110 | mA |

Note 1: Absolute Maximum Ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: These are absolute voltages with respect to pin 8 on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

AC Electrical Characteristics with Standard Load and Operating Conditions
COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM74S188 |  |  | DM74S188A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 22 | 35 |  | 17 | 25 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 20 |  | 15 | 20 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 25 |  | 15 | 20 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 20 |  | 15 | 20 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 25 |  | 15 | 20 | ns |

## AC Electrical Characteristics with Standard Load and Operating Conditions (Continued)

## MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM54S188 |  |  | DM54S188A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 22 | 45 |  | 17 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 30 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## 7 National Semiconductor <br> DM54/74S288 (32 x 8) 256-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 32 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses

■ Schottky-clamped for high speed Address access down to-25 ns max Enable access-20 ns max Enable recovery-20 ns max

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE® Outputs


## Block Diagram



TL/D/8360-1

Pin Names

| AO-A4 | Addresses |
| :--- | :--- |
| $\overline{\mathrm{G}}$ | Enable |
| GND | Ground |
| Q0-Q7 | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top View
Order Number DM54/74S288J, 288AJ or DM74S288N, 288AN
See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


Top View
Order Number DM74S288V or 288AV See NS Package Number V20A

## Ordering Information

Commerclal Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S288N | 35 |
| DM74S288J | 35 |
| DM74S288V | 35 |
| DM74S288AN | 25 |
| DM74S288AJ | 25 |
| DM74S288AV | 25 |

Milltary Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+\mathbf{1 2 5 ^ { \circ }} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S288J | 45 |
| DM54S288AJ | 35 |


#### Abstract

Absolute Maximum Ratings (Note 1) If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (Note 2) Input Voltage (Note 2) Output Voltage (Note 2) Storage Temperature Lead Temperature (Soldering, 10 sec .) -0.5 V to +7.0 V

ESD rating to be determined


## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics <br> (Note 3)

| Symbol | Parameter | Conditions | DM54S288 |  |  | DM74S288 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ (Note 4) | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{iH}}$ (Note 4) | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=M i n, l_{\text {l }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 70 | 110 |  | 70 | 110 | mA |
| los | Short Circuit Output Current | $V_{O}=O V, V_{C C}=\operatorname{Max}$ <br> (Note 5) | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | + 50 |  |  | $+50$ | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: These are absolute voltages with respect to pin 8 on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
Note 5: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics with Standard Load and Operating Conditions

## COMMERCIAL TEMPERATURE RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | JEDEC <br> Symbol | DM74S288 |  |  | DM74S288A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 22 | 35 |  | 17 | 25 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 20 |  | 15 | 20 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 25 |  | 15 | 20 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 25 |  | 15 | 20 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 25 |  | 15 | 20 | ns |

MILITARY TEMPERATURE RANGE ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | JEDEC <br> Symbol | Parameter | DM54S288 |  |  | DM54S288A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 22 | 45 |  | 17 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | TEVQZ | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( J -package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metalization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## DM54/74S287

(256 x 4) 1024-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 256 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

■ Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed

Address access-down to 30 ns max
Enable access-20 ns max
Enable recovery-20 ns max

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming

■ $>2000 \mathrm{~V}$ input protection for electrostatic discharge

- TRI-STATE ${ }^{\circledR}$ outputs


## Block Diagram



Pin Names

| $\mathrm{AO}-\mathrm{A} 7$ | Addresses |
| :--- | :--- |
| $\overline{\mathrm{G} 1,} \overline{\mathrm{G} 2}$ | Output Enables |
| GND | Ground |
| Q0-Q3 | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

Dual-In-Line-Package


TL/D/8359-2
Top View

Order Number DM54/74S287J, 287AJ, DM74S287N or 287AN See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


TL/D/8359-7
Top View
Order Number DM74S287V or 287AV See NS Package Number V20A

## Ordering Information

| Commercial Temp Range $\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{7 0}^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM74S287AJ | 30 |
| DM74S287J | 50 |
| DM74S287AN | 30 |
| DM74S287N | 50 |
| DM74S287AV | 30 |
| DM74S287V | 50 |

Milltary Temp Range $\left(\mathbf{- 5 5 ^ { \circ }} \mathbf{C}\right.$ to $\left.+\mathbf{1 2 5}^{\circ} \mathbf{C}\right)$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S287AJ | 40 |
| DM54S287J | 60 |

```
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
\[
\begin{array}{r}
-0.5 \text { to }+7.0 \mathrm{~V} \\
-1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
\]
Lead Temp. (Soldering, 10 seconds)
                                300}\mp@subsup{}{}{\circ}\textrm{C
ESD
>2000V
```

Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$    <br> $\quad$ Military 4.50 5.50 V <br> $\quad$ Commercial 4.75 5.25 V <br> Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ <br> $\quad$ Military <br> Commercial -55 +125 ${ }^{\circ} \mathrm{C}$ <br> Logical " 0 " Input Voltage 0 70 ${ }^{\circ} \mathrm{C}$ <br> Logical "1" Input Voltage 0 0.8 V$\quad 2.0$ | 5.5 | V |  |

DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM54S287 |  |  | DM74S287 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| ${ }_{\mathrm{I} H}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ (Note 4) | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ (Note 4) | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $V_{C}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 80 | 130 |  | 80 | 130 | mA |
| los | Short Circuit Output Current | $V_{O}=O V, V_{C C}=\operatorname{Max}$ <br> (Note 5) | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | +50 |  |  | + 50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 4: These are absolute voltages with respect to pin 8 on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
Note 5: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM74S287 |  |  | DM74S287A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 35 | 50 |  | 20 | 30 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 25 |  | 15 | 20 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 25 |  | 15 | 20 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 25 |  | 15 | 20 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 25 |  | 15 | 20 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM54S287 |  |  | DM54S287A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 35 | 60 |  | 20 | 40 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( $J$-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## DM54/74S387

(256 x 4) 1024-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 256 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-down to 30 ns max Enable access-20 ns max Enable recovery-20 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



TL/D/9188-1

| Pin Names |  |
| :--- | :--- |
| A0-A7 | Addresses |
| $\overline{\mathrm{G} 1-\overline{\mathrm{G} 2}}$ | Output Enables |
| GND | Ground |
| Q0-Q3 | Outputs |
| V CC | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top View
Order Number DM54/74S387J, 387AJ, DM74S387N, 387AN
See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


TL/D/9188-3
Top View
Order Number DM74S387V, 387AV
See NS Package Number V20A

## Ordering Information

$$
\text { Commercial Temp Range }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S387AJ | 30 |
| DM74S387J | 50 |
| DM74S387AN | 30 |
| DM74S387N | 50 |
| DM74S387AV | 30 |
| DM74S387V | 50 |


| Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{1 2 5}^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number Max Access Time (ns) <br> DM54S387AJ 40 <br> DM54S387J 60 |  |


| Absolute Maximum Ratings (Note 1 ) |
| :--- |
| If Military/Aerospace specified devices are required, |
| contact the National Semiconductor Sales Office/ |
| Distributors for avallability and specifications. |
| Supply Voltage (Note 2) |
| Input Voltage (Note 2) |
| Output Voltage (Note 2) |
| Storage Temperature |
| Lead Temp. (Soldering, 10 seconds) |
| ESD |

Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM54S387 |  |  | DM74S387 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{IIL}^{\text {l }}$ | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ (Note 4) | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ (Note 4) | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | $-0.8$ | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 80 | 130 |  | 80 | 130 | mA |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 4: These are absolute voltages with respect to pin 8 on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

## AC Electrical Characteristics with Standard Load and Operating Conditions

## COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | JEDEC Symbol | DM74S387 |  |  | DM74S387A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 35 | 50 |  | 20 | 30 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 25 |  | 15 | 20 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 25 |  | 15 | 20 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 25 |  | 15 | 20 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 25 |  | 15 | 20 | ns |

## MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | JEDEC Symbol | DM54S387 |  |  | DM54S387A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | Address Access Time | TAVQV |  | 35 | 60 |  | 20 | 40 | ns |
| TEA | Enable Access Time | TEVQV |  | 15 | 30 |  | 15 | 30 | ns |
| TER | Enable Recovery Time | TEXQX |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | Output Enable Time | TEVQX |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | Output Disable Time | TEXQZ |  | 15 | 30 |  | 15 | 30 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{\mathrm{CC}}$ and temperature.

## 7 National Semiconductor

## DM54/74LS471

(256 x 8) 2048-Bit TTL PROM

## General Description

These Schottky memories are organized in the popular 256 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to- 60 ns max
Enable access- 30 ns max Enable recovery-30 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\circledR}$ outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A} 7$ | Addresses |
| $\overline{\mathrm{G} 1-\overline{\mathrm{G} 2}}$ | Output Enables |
| GND | Ground |
| Q0-Q7 | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

Connection Diagrams


Order Number DM54/74LS471J or DM74LS471N See NS Package Number J20A or N20A

Plastic Leaded Chip Carrier (PLCC)


Top View
Order Number DM74LS471V
See NS Package Number V20A

TL/D/9190-3

## Ordering Information

| Commercial Temp Range $\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{7 0 ^ { \circ }} \mathbf{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM74LS471N | 60 |
| DM74LS471J | 60 |
| DM74LS471V | 60 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54LS471J | 70 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temp. (Soldering, 10 seconds)
-0.5 V to +7.0 V

ESD to be determined
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54LS471 |  |  | DM74LS471 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 75 | 100 |  | 75 | 100 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=M a x \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| Ioz | Output Leakage (TRI-STATE) | $\begin{aligned} & V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | +50 |  |  | $+50$ | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
AC Electrical Characteristics with Standard Load and Operating Conditions

| Symbol | JEDEC Symbol | Parameter | DM54LS471 |  |  | DM74LS471 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 45 | 70 |  | 40 | 60 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 35 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 35 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( $J$-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## DM54/74S472

(512 x 8) 4096-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 512 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to- 35 ns max Enable access-25 ns max Enable recovery-25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\text {© }}$ outputs


## Block Diagram



Pin Names

| $A 0-A 8$ | Addresses |
| :--- | :--- |
| $\bar{G}$ | Output Enable |
| GND | Ground |
| Q0-Q7 | Outputs |
| $V_{C C}$ | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top View

Plastic Leaded Chip Carrier (PLCC)


TL/D/9191-3

TL/D/9191-2

Order Number DM54/74S472J, 472AJ, 472BJ
DM74S472N, 472AN, 472BN
See NS Package Number J20A or N20A

## Ordering Information

| Commercial Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM74S472AN | 45 |
| DM74S472BN | 35 |
| DM74S472N | 60 |
| DM74S472AJ | 45 |
| DM74S472BJ | 35 |
| DM74S472J | 60 |
| DM74S472AV | 45 |
| DM74S472BV | 35 |
| DM74S472V | 60 |


| Parameter/Order Number | Max Access Time (ns) |
| :---: | :---: |
| DM54S472AJ | 60 |
| DM54S472BJ | 50 |
| DM54S472J | 75 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| ESD to be determined |  |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | $V$ |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0' Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | $\checkmark$ |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S472 |  |  | DM74S472 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILI | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs } \mathrm{Off} \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Input Grounded <br> All Outputs Open |  | 110 | 155 |  | 110 | 155 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=O V, V_{C C}=\operatorname{Max} \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | $+50$ |  |  | $+50$ | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | $-50$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

[^7]Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

AC Electrical Characteristics with Standard Load and Operating Conditions
COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM74S472 |  |  | DM74S472A |  |  | DM74S472B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 60 |  | 25 | 45 |  | 25 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM54S472 |  |  | DM54S472A |  |  | DM54S472B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 75 |  | 25 | 60 |  | 25 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package cc`figurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## General Description

This Schottky memory is organized in the popular 512 words by 8 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-45 ns max Enable access-30 ns max Enable recovery-30 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



TL/D/9715-1

Pin Names

| A0-AB | Addresses |
| :--- | :--- |
| $\mathbf{G}$ | Output Enable |
| GND | Ground |
| Q0-Q7 | Outputs |
| $V_{C C}$ | Power Supply |

## Connection Diagrams



Top View
Order Number DM54/74S473J, 473AJ, DM74S473N or 473AN
See NS Package Number J20A or N20A

Plastic Leaded Chip Carrier (PLCC)


TL/D/9715-3
Top View
Order Number DM74S473V or 473AV See NS Package Number V20A

## Ordering Information

Commercial Temp. Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S473AN | 45 |
| DM74S473N | 60 |
| DM74S473AJ | 45 |
| DM74S473J | 60 |
| DM74S473AV | 45 |
| DM74S473V | 60 |

Military Temp. Range ( $\mathbf{- 5 5 ^ { \circ } \mathrm { C } \text { to } + \mathbf { 1 2 5 } { } ^ { \circ } \mathrm { C } \text { ) }}$| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S473AJ | 60 |
| DM54S473J | 75 |

Absolute Maximum Ratings (Note 1)
$\begin{array}{lr}\text { Supply Voltage (Note 2) } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Input Voltage (Note 2) } & -1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Output Voltage (Note 2) } & -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Lead Temp. (Soldering, } 10 \text { seconds) } & 300^{\circ} \mathrm{C} \\ \text { ESD to be determined } & \end{array}$
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S473 |  |  | DM74S473 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {IL }}$ | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{I N}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $V_{C C}=M a x, V_{C E X}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs } \mathrm{Off} \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 110 | 155 |  | 110 | 155 | mA |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP. RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM74S473 |  |  | DM74S473A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 60 |  | 25 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 | ns |

MILITARY TEMP. RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM54S473 |  |  | DM54S473A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 75 |  | 25 | 60 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERIP (Jpackage). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanuim-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## DM54/74S474

(512 x 8) 4096-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 512 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed

Address access- 35 ns max
Enable access-25 ns max
Enable recovery-25 ns max

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\circledR}$ outputs


## Block Diagram



Pin Names

| A0-A8 | Addresses |
| :--- | :--- |
| $\overline{\mathrm{G} 1, \overline{\mathrm{G} 2}, \mathrm{G} 3, \mathrm{G} 4}$ | Output Enables |
| GND | Ground |
| NC | No Connection |
| Q0-Q7 | Outputs |
| VCC | Power Supply |

Connection Diagrams


Top View

Order Number DM54／74S474J，474AJ，474BJ， DM74S474N，474AN，474BN
See NS Package Number J24A or N24A

## Ordering Information

| Commercial Temp Range（ $\mathbf{0}^{\circ} \mathrm{C}$ to $+\mathbf{7 0 ^ { \circ } \mathrm { C } )}$ |  |
| :--- | :---: |
| Parameter／Order Number | Max Access Time（ns） |
| DM74S474AJ | 45 |
| DM74S474BJ | 35 |
| DM74S474J | 65 |
| DM74S474AN | 45 |
| DM74S474BN | 35 |
| DM74S474N | 65 |
| DM74S474AV | 45 |
| DM74S474BV | 35 |
| DM74S474V | 65 |

Plastic Leaded Chip Carrier（PLCC）


TL／D／9714－3
Top View
Order Number DM74S474V，474AV，474BV
See NS Package Number V28A

| Military Temp Range $\mathbf{( - 5 5 ^ { \circ }} \mathbf{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ ） |  |
| :--- | :---: |
| Parameter／Order Number | Max Access Time（ns） |
| DM54S474AJ | 60 |
| DM54S474BJ | 50 |
| DM54S474J | 75 |

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
-0.5 V to +7.0 V

Storage Temperature
Lead Temp. (Soldering, 10 seconds)
-1.2 V to +5.5 V
-0.5 V to +5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
ESD to be determined
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC)    <br> $\quad$ Military    | 4.50 | 5.50 | V |
| $\quad$ Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Military | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | 0.8 | V |
| Logical " 0 " Input Voltage | 2.0 | 5.5 | V |
| Logical "1" Input Voltage |  |  |  |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S474 |  |  | DM74S474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | $-250$ |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| V OL | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=\operatorname{Min}, \mathrm{I}_{\mathrm{IN}=-18 \mathrm{~mA}}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \text {, Outputs off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 115 | 170 |  | 115 | 170 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=O V, V_{C C}=\operatorname{Max} \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & V_{C C}=\text { Max, } V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | $+50$ |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM74S474 |  |  | DM74S474A |  |  | DM74S474B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 65 |  | 25 | 45 |  | 25 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |

MILITARY TEMP RANGE（ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | JEDEC <br> Symbol | Parameter | DM54S474 |  |  | DM54S474A |  |  | DM54S474B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 70 |  | 25 | 60 |  | 25 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 40 |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 40 |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 40 |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 40 |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip． These test fuses are placed at the worst－case chip locations to provide the highest possible confidence in the program－ ming tests in the final product．A ROM pattern is also per－ manently fixed in the additional circuitry and coded to pro－ vide a parity check of input address levels．These and other test circuits are used to test for correct operation of the row and column－select circuits and functionality of input and en－ able gates．All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and para－ metric testing at every stage of the test flow．

## RELIABILITY

As with all National products，the Ti－W PROMs are subject－ ed to an on－going reliability evaluation by the Reliability As－ surance Department．These evaluations employ accelerat－ ed life tests，including dynamic high－temperature operating life，temperature－humidity life，temperature cycling，and ther－ mal shock．To date，nearly 7.4 million Schottky Ti－W PROM device hours have been logged，with samples in Epoxy B molded DIP（N－package），PLCC（V－package）and CERDIP （J－package）．Device performance in all package configura－ tions is excellent．

## TITANIUM－TUNGSTEN FUSES

National＇s Programmable Read－Only Memories（PROMs） feature titanium－tungsten（Ti－W）fuse links designed to pro－ gram efficiently with only 10.5 V applied．The high perform－ ance and reliability of these PROMs are the result of fabrica－ tion by a Schottky bipolar process，of which the titanium－ tungsten metallization is an integral part，and the use of an on－chip programming circuit．
A major advantage of the titanium－tungsten fuse technology is the low programming voltage of the fuse links．At 10.5 V ， this virtually eliminates the need for guard－ring devices and wide spacings required for other fuse technologies．Care is taken，however，to minimize voltage drops across the die and to reduce parasitics．The device is designed to ensure that worst－case fuse operating current is low enough for reliable long－term operation．The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links．The complete circuit design is optimized to provide high performance over the entire oper－ ating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature．

## National Semiconductor

## DM54／74S475（512 x 8）4096－Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 512 words by 8 bits configuration．Memory enable inputs are provided to control the output states．When the device is enabled，the outputs represent the contents of the selected word．When disabled，the 8 outputs go to the＂OFF＂or high impedance state．
PROMs are shipped from the factory with lows in all loca－ tions．A high may be programmed into any selected location by following the programming instructions．

## Features

－Advanced titanium－tungsten（Ti－W）fuses
m Schottky－clamped for high speed Address access－down to 45 ns max Enable access－25 ns max Enable recovery－25 ns max
PNP inputs for reduced input loading
－All DC and AC parameters guaranteed over temperature
Low voltage TRI－SAFETM programming
－Open－collector outputs

## Block Diagram



Pin Names

| A0－A8 | Addresses |
| :--- | :--- |
| $\overline{\mathrm{G} 1, \overline{G 2}, \mathrm{G} 3, \mathrm{G} 4}$ | Output Enables |
| GND | Ground |
| NC | No Connection |
| $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagrams



Top View

Plastic Leaded Chip Carrier (PLCC)


TL/D/9192-3
Top View

Order Number DM74S475V or 475AV See NS Package Number V28A

Order Number DM54/74S475J, 475AJ, DM74S475N or 475AN
See NS Package Number J24A or N24A

## Ordering Information

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S475AJ | 45 |
| DM74S475J | 65 |
| DM74S475AN | 45 |
| DM74S475N | 65 |
| DM74S475AV | 45 |
| DM74S475V | 65 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S475AJ | 60 |
| DM54S475J | 75 |

## Absolute Maximum Ratings (Note 1)

If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specificatlons.
Supply Voltage (Note 2)
Input Voltage (Note 2)
-0.5 V to +7.0 V

Output Voltage (Note 2)
Storage Temperature
Lead Temperature (Soldering, 10 sec .)
-1.2 V to +5.5 V
-0.5 V to +5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

ESD rating to be determined.
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logic " 1 " Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1 )

| Symbol | Parameter | Conditions | DM54S475 |  |  | DM74S475 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| 1 H | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{I N}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{1} \mathrm{H}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}_{1} \mathrm{~V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=$ Max, $V_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 115 | 170 |  | 115 | 170 | mA |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## AC Electrical Characteristics (With Standard Load and Operating Conditions)

COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM74S475 |  |  | DM74S475A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | TAVQV | Address Access Time |  | 40 | 65 |  | 25 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 25 | ns |
| $\mathrm{T}_{\mathrm{ZX}}$ | TEVQX | Output Enable Time |  | 20 | 35 |  | 15 | 25 | ns |
| $T_{X Z}$ | TEXQZ | Output Disable Time |  | 20 | 35 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM54S475 |  |  | DM54S475A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | TAVQV | Address Access Time |  | 40 | 75 |  | 25 | 60 | ns |
| $\mathrm{T}_{\mathrm{EA}}$ | TEVQV | Enable Access Time |  | 20 | 40 |  | 15 | 35 | ns |
| $\mathrm{T}_{\mathrm{ER}}$ | TEXQX | Enable Recovery Time |  | 20 | 40 |  | 15 | 35 | ns |
| $\mathrm{T}_{\mathrm{ZX}}$ | TEVQX | Output Enable Time |  | 20 | 40 |  | 15 | 35 | ns |
| $\mathrm{T}_{\mathrm{XZ}}$ | TEXQZ | Output Disable Time |  | 20 | 40 |  | 15 | 35 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti:W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti:W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( J -package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti:W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

DM54/74S570
(512 x 4) 2048-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to-45 ns max Enable access- 25 ns max Enable recovery-25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A8 | Addresses |
| $\bar{G}$ | Enable |
| GND | Ground |
| Q0-Q3 | Outputs |
| V CC | Power Supply |

## Connection Diagrams

Dual-In-LIne Package


TL/D/9189-2
Top View
Order Number DM54/74S570J, 570AJ DM74S570N, 570AN
See NS Package Number J16A or N16A

Plastic Leaded Chip Carrier (PLCC)


Top View
Order Number DM74S570V, 570AV
See NS Package Number V20A

## Ordering Information

| Commerclal Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access TIme (ns) |
| DM74S570AN | 45 |
| DM74S570N | 55 |
| DM74S570AJ | 45 |
| DM74S570J | 55 |
| DM74S570AV | 45 |
| DM74S570V | 55 |

Milltary Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access TIme (ns) |
| :--- | :---: |
| DM54S570AJ | 60 |
| DM54S570J | 65 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
contact the Natlonal Semiconductor Sales Office/
Distributors for availability and specifications.
$\begin{array}{lr}\text { Supply Voltage (Note 2) } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Input Voltage (Note 2) } & -1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Output Voltage (Note 2) } & -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Storage Temperature } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Lead Temp. (Soldering, } 10 \text { seconds) } \\ \begin{array}{l}\text { ESD to be determined }\end{array} \\ \begin{array}{l}\text { Note 1: Absolute Maximum Ratings are those values beyond which the de- } \\ \text { vice may be permanently damaged. They do not mean that the device may } \\ \text { be operated at these values. }\end{array} \\ \begin{array}{l}\text { Note 2: These limits do not apply during programming. For the programming } \\ \text { ratings, refer to the programming instructions. }\end{array}\end{array}$

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S570 |  |  | DM74S570 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{C E X}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs } \mathrm{Off} \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Input Grounded All Outputs Open |  | 90 | 130 |  | 90 | 130 | mA |

Note 1: These limits apply over the entire operating range unless otherwise noted. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
AC Electrical Characteristics with Standard Load and Operating Conditions
COMMERCIAL TEMP RANGE ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | JEDEC Symbol | Parameter | DM74S570 |  |  | DM74S570A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 |  | 30 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 30 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 30 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 30 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 30 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM54S570 |  |  | DM54S570A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 65 |  | 30 | 60 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 35 |  | 15 | 35 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

DM54/74S571
(512 x 4) 2048-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to- 35 ns max Enable access-25 ns max Enable recovery-25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE® outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $A 0-A B$ | Address |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| Q0-Q3 | Outputs |
| $V_{\text {CC }}$ | Power Supply |

## Connection Diagrams



## Ordering Information

$$
\text { Commerclal Temperature Range }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S571AN | 45 |
| DM74S571BN | 35 |
| DM74S571N | 55 |
| DM74S571AJ | 45 |
| DM74S571BJ | 35 |
| DM74S571J | 55 |
| DM74S571AV | 45 |
| DM74S571BV | 35 |
| DM74S571V | 55 |

Military Temp. Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :---: | :---: |
| DM54S571AJ | 60 |
| DM54S571BJ | 50 |
| DM54S571J | 65 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Dlstributors for availablity and specifications.
Supply Voltage (Note 2)
$\begin{array}{lr}\text { Input Voltage (Note 2) } & -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { Output Voltage (Note 2) } & -1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Storage Temperature } & -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ \text { Lead Temp. (Soldering } 10 \mathrm{sec} .) & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { ESD to be determined } & 300^{\circ} \mathrm{C} \\ \end{array} \quad$.
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S571 |  |  | DM74S571 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| I/L | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{I N}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $V_{C}$ | Input Clamp Voltage | $V_{C C}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Input Grounded All Outputs Open |  | 90 | 130 |  | 90 | 130 | mA |
| Ios | Short Circuit Output Current | $V_{O}=0 V, V_{C C}=\operatorname{Max}$ <br> (Note 2) | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | $+50$ |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics

## COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM74S571 |  |  | DM74S571A |  |  | DM74S571B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 |  | 30 | 45 |  | 30 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 30 |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 30 |  | 15 | 25 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 30 |  | 15 | 25 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 30 |  | 15 | 25 |  | 15 | 25 | ns |

MILITARY TEMP RANGE ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | JEDEC Symbol | Parameter | DM54S571 |  |  | DM54S571A |  |  | DM54S571B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 65 |  | 30 | 60 |  | 30 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 35 |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 35 |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## National Semiconductor

## DM54/74S572

## (1024 x 4) 4096-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 1024 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-45 ns max Enable access-25 ns max Enable recovery-25 ns max
\& PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open collector outputs


## Block Diagram



| Pin Names |  |
| :---: | :--- |
| A0-A9 | Addresses |
| $\overline{\mathrm{G} 1, ~ \overline{\mathrm{G} 2}}$ | Output Enables |
| GND | Ground |
| Q0-Q3 | Outputs |
| $\mathrm{V}_{\text {CC }}$ | Power Supply |

## Connection Diagrams

Dual-In-Line-Package


TL/D/9712-2
Top View

Plastic Leaded Chip Carrier (PLCC)


TL/D/9712-3
Top View
Order Number DM74S572V, 572AV See NS Package Number V20A

Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S572AJ | 60 |
| DM54S572J | 75 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature Lead Temp. (Soldering, 10 sec .)
ESD to be determined

$$
\begin{array}{r}
-0.5 \text { to }+7.0 \mathrm{~V} \\
-1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

these values
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S572 |  |  | DM74S572 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| l OZ | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=M i n, l_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Input Grounded All Outputs Open |  | 100 | 140 |  | 100 | 140 | mA |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

## AC Electrical Characteristics (With Standard Load and Operating Conditions)

## COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM74S572 |  |  | DM74S572A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | TAVQV | Address Access Time |  | 40 | 60 |  | 25 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM54S572 |  |  | DM54S572A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | TAVQV | Address Access Time |  | 40 | 75 |  | 25 | 60 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 45 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 45 |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{\mathrm{CC}}$ and temperature.

## National Semiconductor <br> DM54/74S573 <br> (1024 x 4) 4096-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 1024 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

E Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed Address access-down to 35 ns max Enable access-25 ns max Enable recovery-25 ns max
m PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\circledR}$ Outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A9 | Addresses |
| $\overline{\mathrm{G} 1-\overline{\mathrm{G} 2}}$ | Output Enables |
| GND | Ground |
| Q0-Q3 | Outputs |
| VCC | Power Supply |

## Connection Diagrams



## Ordering Information

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM74S573AJ | 45 |
| DM74S573BJ | 35 |
| DM74S573J | 60 |
| DM74S573AN | 45 |
| DM74S573BN | 35 |
| DM74S573N | 60 |
| DM74S573AV | 45 |
| DM74S573BV | 35 |
| DM74S573V | 60 |

Milltary Temp Range ( $\mathbf{- 5 5 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 1 2 5 ^ { \circ }} \mathbf{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM54S573AJ | 60 |
| DM54S573BJ | 50 |
| DM54S573J | 75 |

Absolute Maximum Ratings (Note 1)
If Milltary/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for avallablility and specifications.

| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC)   <br> $\quad$ Military   | 4.50 | 5.50 | V |
| $\quad$ Commercial | 4.75 | 5.25 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Military | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Commercial | 0 | 0.8 | V |
| Logical "0" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM54S573 |  |  | DM74S573 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $V_{C C}=M a x, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Input Grounded <br> All Outputs Open |  | 100 | 140 |  | 100 | 140 | mA |
| los | Short Circuit Output Current | $V_{O}=0 V, V_{c C}=\operatorname{Max}$ <br> (Note 2) | -20 |  | -70 | -20 |  | -70 | mA |
| l Oz | Output Leakage (TRI-STATE) | $V_{C C}=\operatorname{Max}, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM74S573 |  |  | DM74S573A |  |  | DM74S573B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 60 |  | 25 | 45 |  | 25 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 35 |  | 15 | 25 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | JEDEC <br> Symbol | Parameter | DM54S573 |  |  | DM54S573A |  |  | DM54S573B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 75 |  | 25 | 60 |  | 25 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 20 | 45 |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 20 | 45 |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 20 | 45 |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 20 | 45 |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( $J$-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

National Semiconductor

## DM77/87S180, DM77/87S280 <br> (1024 x 8) 8192-Bit TTL PROMs

## General Description

These Schottky memories are organized in the popular 1024 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

■ Advanced titanium-tungsten (Ti-W) fuses

- Schottky-clamped for high speed Address access-55 ns max Enable access- 30 ns max Enable recovery- 30 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
■ Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A9 | Addresses |
| $\overline{\text { G1, } \overline{G 2}, ~ G 3, ~ G 4 ~}$ | Output Enables |
| GND | Ground |
| Q0-Q7 | Outputs |
| VCC | Power Supply |

## Dual-In-Line-Package



Top View
Order Number DM77/87S180J, 280J
DM87S180N, 280N
See NS Package Number J24A, J24F, N24A or N24C

Plastic Leaded Chip Carrier (PLCC)


TL/D/9716-3
Top View
Order Number DM87S180V See NS Package Number V28A

## Ordering Information

Commerclal Temp Range ( $\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | 24-PIn <br> Standard DIP | 24-Pin <br> Narrow DIP | Max Access <br> Time (ns) |
| :--- | :---: | :---: | :---: |
| DM87S180J | $X$ |  | 55 |
| DM87S180N | $X$ |  | 55 |
| DM87S180V | $X$ |  | 55 |
| DM87S280J |  | $X$ | 55 |
| DM87S280N |  | $X$ | 55 |

Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | 24-Pin <br> Standard DIP | 24-Pin <br> Narrow DIP | Max Access <br> Time (ns) |
| :--- | :---: | :---: | :---: |
| DM77S180J | X |  | 75 |
| DM77S280J |  | X | 75 |

## Absolute Maximum Ratings <br> (Note 1)

If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temp. (Soldering, 10 seconds)
-0.5 V to +7.0 V

ESD to be determined
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## AC Electrical Characteristics with Standard Load and Operating Conditions

## COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM87S180 <br> DM87S280 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | JEDEC Symbol | Parameter | DM77S180 <br> DM77S280 |  |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 75 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## DM77/87S181, DM77/87S281 <br> ( $1024 \times 8$ ) 8192-Bit TTL PROMs

## General Description

These Schottky memories are organized in the popular 1024 words by 8 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 8 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-45 ns max Enable access- 30 ns max Enable recovery-30 ns max
- PNP inputs for reduced input loading
m All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\circledR}$ outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A9 | Addresses |
| $\overline{\text { G1, G2, G3, G4 }}$ | Output Enables |
| GND | Ground |
| Q0-Q7 | Outputs |
| VCC | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top View

Plastic Leaded Chip Carrier (PLCC)


TL/D/9194-3

Top View
Order Number DM87S181V
See NS Package Number V28A
Order Number DM77/87S181J, 281J, 181AJ, 281AJ, DM87S181N, 281N, 181AN, 281AN
See NS Package Number J24A, J24F, N24A or N24C

## Ordering Information

| Commercial Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |
| :--- | :---: | :---: | :---: |
| Parameter/Order Number | 24-Pin <br> Standard DIP | 24-Pin <br> Narrow DIP | Max Access <br> Time (ns) |
| DM87S181AJ | X |  | 45 |
| DM87S181J | X |  | 55 |
| DM87S181AN | X |  | 45 |
| DM87S181N | X |  | 55 |
| DM87S181V | X |  | 55 |
| DM87S281AJ |  | X | 45 |
| DM87S281J |  | X | 55 |
| DM87S281AN |  | X | 45 |
| DM87S281N |  | X | 55 |

Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | 24-Pin <br> Standard DIP | 24-Pin <br> Narrow DIP | Max Access <br> Time (ns) |
| :--- | :---: | :---: | :---: |
| DM77S181AJ | X |  | 65 |
| DM77S181J | X |  | 75 |
| DM77S281AJ |  | X | 65 |
| DM77S281J |  | X | 75 |

## Absolute Maximum Ratings (Note 1)

If Milltary/Aerospace specified devices are required, contact the Natlonal Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temp. (Soldering, 10 seconds)
-0.5 V to +7.0 V
-1.2 V to +5.5 V
-0.5 V to +5.5 V
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $300^{\circ} \mathrm{C}$

ESD to be determined.
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM77S181 DM77S281 |  |  | DM87S181 <br> DM87S281 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | $-250$ |  | -80 | -250 | $\mu \mathrm{A}$ |
| ${ }_{\text {IH }}$ | Input Leakage Current | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=M i n, l_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{Cl}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 115 | 170 |  | 115 | 170 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=\text { Max } \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ |  |  | +50 |  |  | +50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $-50$ |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | JEDEC Symbol | Parameter | $\begin{aligned} & \text { DM87S181 } \\ & \text { DM87S281 } \end{aligned}$ |  |  | DM87S181A DM87S281A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 |  | 35 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM77S181 <br> DM77S281 |  |  | DM77S181A DM77S281A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 75 |  | 35 | 65 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 35 |  | 15 | 35 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 35 |  | 15 | 35 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 35 |  | 15 | 35 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 35 |  | 15 | 35 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP ( J -package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## National Semiconductor <br> DM77/87S184 <br> (2048 x 4) 8192-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 2048 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access- 55 ns max Enable access- 25 ns max Enable recovery-25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- Open-collector outputs


## Block Diagram



Pin Names

| AO-A10 | Addresses |
| :--- | :--- |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| Q0-Q3 | Outputs |
| V $C C$ | Power Supply |

TL/D/9717-1

## Connection Diagrams



Top View
Order Number DM77/87S184J, 184AJ or DM87S184N, 184AN See NS Package Number J18A or N18A

Plastic Leaded Chip Carrier (PLCC)


TL/D/9717-3
Top View
Order Number DM87S184V, 184AV See NS Package Number V20A

## Ordering Information

Commercial Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Acces Time (ns) |
| :--- | :---: |
| DM87S184AN | 45 |
| DM87S184N | 55 |
| DM87S184AJ | 45 |
| DM87S184J | 55 |
| DM87S184AV | 45 |
| DM87S184V | 55 |


| Military Temp Range $\left(\mathbf{- 5 5 ^ { \circ }} \mathbf{C}\right.$ to $\mathbf{+ 1 2 5 ^ { \circ }} \mathbf{C}$ ) |
| :--- |
| Parameter/Order Number Max Acces Time (ns) <br> DM77S184J 70 <br> DM77S184AJ 60 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
-0.5 V to +7.0 V
-1.2 V to +5.5 V

Storage Temperature
Lead Temp. (Soldering, 10 seconds)
-0.5 V to +5.5 V ESD to be determined.
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical " 1 " Input Voltage | 2.0 | 5.5 | V |

DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM77S184 |  |  | DM87S184 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{ILH}^{\text {H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 26 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| loz | Output Leakage Current (Open-Collector Only) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {CEX }}=2.4 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {CEX }}=5.5 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{J}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max, Input Grounded All Outputs Open |  | 100 | 140 |  | 100 | 140 | mA |

Note 1: These limits apply over the entire operating range unless otherwise noted. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

AC Electrical Characteristics with Standard Load and Operating Conditions
COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM87S184 |  |  | DM87S184A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 |  | 30 | 45 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 25 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM77S184 |  |  | DM77S184A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 70 |  | 30 | 60 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## DM77/87S185

(2048 x 4) 8192-Bit TTL PROM

## General Description

This Schottky memory is organized in the popular 2048 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access- 35 ns max Enable access-25 ns max Enable recovery-25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE ${ }^{\oplus}$ outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| AO-A10 | Addresses |
| $\overline{\mathbf{G}}$ | Output Enable |
| GND | Ground |
| Q0-Q3 | Outputs |
| $V_{C C}$ | Power Supply |



TL/D/9197-2
Top View

Plastic Leaded Chip Carrier (PLCC)


TL/D/9197-3
Top View
Order Number DM87S185V, 185AV, 185BV See NS Package Number V20A

Order Number DM77/87S185J, 185AJ, 185BJ DM87S185N, 185AN, 185BN
See NS Package Number J18A or N18A

## Ordering Information

| Commercial Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM87S185AJ | 45 |
| DM87S185BJ | 35 |
| DM87S185J | 55 |
| DM87S185AN | 45 |
| DM87S185BN | 35 |
| DM87S185N | 55 |
| DM87S185AV | 45 |
| DM87S185BV | 35 |
| DM87S185V | 55 |

Military Temp Range $\mathbf{( - 5 5 ^ { \circ } \mathrm { C } \text { to } + \mathbf { 1 2 5 } { } ^ { \circ } \mathrm { C } )}$

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM77S185AJ | 60 |
| DM77S185BJ | 50 |
| DM77S185J | 70 |

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availablity and specifications.

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temp. (Soldering, 10 seconds)

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

ESD to be determined
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | MIn | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $T_{A}$ ) |  |  |  |
| Military | -55 | + 125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM87S185 |  |  | DM87S185A |  |  | DM87S185B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 55 |  | 30 | 45 |  | 25 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 25 |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 25 |  | 15 | 25 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 25 |  | 15 | 25 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 25 |  | 15 | 25 |  | 15 | 25 | ns |

## MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC <br> Symbol | Parameter | DM77S185 |  |  | DM77S185A |  |  | DM77S185B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 40 | 70 |  | 30 | 60 |  | 25 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 |  | 15 | 30 | ns |

## Functional Description

## testability

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP ( N -package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## 捲 <br> National Semiconductor

## DM77/87S195

(4096 x 4) 16,384-Bit TTL PROM

## General Description

These Schottky memories are organized in the popular 4096 words by 4 bits configuration. Memory enable inputs are provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state. The memories are available in TRI-STATE ${ }^{(1)}$ version only.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.

## Features

- Advanced tungsten (W) fuse technology

■ Schottky-clamped for high speed Address access- 35 ns max Enable access-25 ns typ Enable recovery-25 ns typ

- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFETM programming
- TRI-STATE outputs


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A11 Addresses <br> $\overline{\mathrm{G} 1-\overline{\mathrm{G} 2}}$ Output Enables <br> GND Ground <br> Q0-Q3 Outputs <br> VCC Power Supply |  |

## Connection Diagram



Top View
Order Number DM77/87S195AJ, 195BJ DM87S195AN, 195BN
See NS Package Number J20A or N20A

## Ordering Information

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Max Access Time (ns) |
| :--- | :---: |
| DM87S195AJ | 45 |
| DM87S195BJ | 35 |
| DM87S195AN | 45 |
| DM87S195BN | 35 |


| Milltary Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{1 2 5 ^ { \circ }} \mathbf{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Max Access Time (ns) |
| DM77S195AJ | 60 |
| DM77S195BJ | 50 |

Absolute Maximum Ratings (Note 1)
Supply Voltage (Note 2) Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temp. (Soldering, 10 seconds)

$$
\begin{aligned}
& -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
& -1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
& -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
\end{aligned}
$$

ESD to be determined
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0' Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

AC Electrical Characteristics with Standard Load and Operating Condtions
COMMERCIAL TEMP RANGE $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM87S195A |  |  | DM87S195B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 30 | 45 |  | 30 | 35 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 25 |  | 15 | 25 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 25 |  | 15 | 25 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 25 |  | 15 | 25 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 25 |  | 15 | 25 | ns |

MILITARY TEMP RANGE $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Symbol | JEDEC Symbol | Parameter | DM77S195A |  |  | DM77S195B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| TAA | TAVQV | Address Access Time |  | 30 | 60 |  | 30 | 50 | ns |
| TEA | TEVQV | Enable Access Time |  | 15 | 30 |  | 15 | 30 | ns |
| TER | TEXQX | Enable Recovery Time |  | 15 | 30 |  | 15 | 30 | ns |
| TZX | TEVQX | Output Enable Time |  | 15 | 30 |  | 15 | 30 | ns |
| TXZ | TEXQZ | Output Disable Time |  | 15 | 30 |  | 15 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100\% functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidty life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## $93 Z 4511024 \times 8$-Bit

Programmable Read Only Memory

## General Description

The $93 Z 451$ is a fully decoded 8,192-bit Programmable Read Only Memory (PROM), organized 1024 words by eight bits per word. The $93 Z 451$ is manufactured using highly reliable ISO-Z vertical fuse technology.

- Commercial address access time-40 ns Max
- Highly reliable vertical fuses ensure high programming yields
- Power up TRI-STATE ${ }^{\text {® }}$ (93Z451) outputs
- Low current PNP inputs
- Complete AC/DC testability


## Features

m Available in 300 mil and 600 mil CERDIP, plastic DIP, LCC and flatpak

## Connection Diagrams

## Dual-In-LIne Package



TL/D/9667-2
Top View
Order Number 93Z451AD, D, 93Z451AP, P, 93Z451ASD, SD See NS Package Number J24F*, J24A* or N24A*


Top View
Order Number 93Z451AF, F See NS Package Number W24C*


TL/D/9667-4
Top Vlew
Order Number 93Z451AL, L See NS Package Number E28A*
*For most current package information, contact product marketing.

## Logic Symbol



| Absolute Maximum Ratings |  |
| :---: | :---: |
| If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. |  |
| Input Voltage | -1.5 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Voltage Applied to Outputs (Output HIGH) | -1.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+175^{\circ} \mathrm{C}$ |

Recommended Operating Conditions

| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Positive Supply Voltage | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{L}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.45 \mathrm{~V}$ |  | -10 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{IOHz} \\ & \mathrm{IOLZ} \\ & \hline \end{aligned}$ | Output Leakage Current for High Impedance State | $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 40 \\ -40 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| los | Output Short-Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text {, (Note 2) } \\ & \text { Address Any "1" } \end{aligned}$ | -20 | -45 | -90 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, Inputs Grounded, Outputs Open |  | 110 | 135 | ma |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage for All Inputs | 2.0 |  |  | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.30 | 0.45 | V |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \text { Address Any " } 1 \text { " } \end{aligned}$ | 2.4 |  |  | V |

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | 'A' | Std | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Access Time | See AC Output Load | 35 | 40 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select to Output Access Time | See AC Output Load | 25 | 30 | ns |

Note 1: Typical values are at $V_{C C}=5.0 \mathrm{~V}, T_{C}=-25^{\circ} \mathrm{C}$.
Note 2: Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

Block Diagram


Pin Names

| $\mathrm{A} 0-\mathrm{A} 9$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{CS} 1, \overline{\mathrm{CS}} 2}$ | Chip Select Inputs (Active LOW) |
| $\mathrm{CS3}, \mathrm{CS} 4$ | Chip Select Inputs (Active HIGH) |
| $\mathrm{O} 0-07$ | Data Outputs |

## Functional Description

The $93 Z 451$ is a TTL bipolar field Programmable Read Only Memory (PROM) organized 1024 words by eight bits per word. The 93Z451 has TRI-STATE outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.
Four Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128 K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when $\overline{\mathrm{CS}} 1$ and $\overline{\mathrm{CS}} 2$ are LOW and CS3 and CS4 are HIGH.
The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.
The $93 Z 451$ uses open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic " 0 " state. Cells can be programmed to a logic " 1 " state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.
The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins A0 through A9 and the chip is selected. Data is then available at the outputs after $t_{A A}$.

## Programming

The $93 Z 451$ is manufactured with all bits in the logic " 0 " state. Any desired bit (output) can be programmed to a logic " 1 " state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

## Programming Sequence

The $93 Z 451$ is programmed using the following method:

1. Address the word to be programmed by applying the appropriate voltages to address pins A0 through A9. Select the PROM by applying a LOW to $\overline{\mathrm{CS}} 1$ and $\overline{\mathrm{CS}} 2$ and a HIGH to CS3 and CS4.
2. Apply the proper power for a High $V_{C C}$ read. $V_{C C}=$ $6.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$.
3. Read the output to be programmed and verify it is in the unprogrammed logic " 0 " state.
4. Enable the chip for programming by application of the Chip Select Programming Voltage ( $\mathrm{V}_{\mathrm{CSP}}=20.0 \mathrm{~V}$ ) to $\overline{\mathrm{CS}} 2$. $\overline{\mathrm{CS}} 1$ should remain LOW and CS3 and CS4 HIGH.
5. a. To program the bit apply lop, the programming current ramp to the output.
Note: Only one output may be programmed at a time. The other outputs must be left open.
b. During the rise of the current ramp, a drop in voltage $\left(V_{\mathrm{ps}}\right)$ at the output may be sensed. This indicates that the current needed to program the junction has been reached and the bit has programmed.
c. Upon detection of the voltage $\operatorname{drop}\left(\mathrm{V}_{\mathrm{ps}}\right)$, the current ramp should be held at a constant current for a time ( $\mathrm{t}_{\mathrm{hAP}}$ ) and then shut off.
6. Once the current ramp has been shut off, lower $\mathrm{V}_{\mathrm{CSP}}$ to OV and read the output.
7. Lower $\mathrm{V}_{\mathrm{CC}}$ to OV . The power supply duty cycle must be less than or equal to $50 \%$.
8. If the read performed in step 6 indicates that the bit has not programmed then go to step 1 and repeat the programming sequence (up to a maximum of 16 attempts total).
9. If the read performed in step 6 indicates that the bit has programmed then one of the two following conditions exist:
a. If the required programming current was less than $\mathrm{l}_{\mathrm{OP}(\max )}$ then go to step 10.
b. If the required programming current was equal to $\mathrm{l}_{\mathrm{OP}(\text { max })}$ then the device is considered a failure and no future attempts at programming should be made.
10. Repeat the above procedure from step 1 until all the desired bits in the memory have been programmed.

## Programming Flow Chart



Programming Specifications (Note 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | Typical ICC at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ | 6.4 | 6.5 | 6.6 | V |
| $\mathrm{t}_{\text {rVCC }}$ | Power Supply Rise Time (Note 3) |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {fVCC }}$ | Power Supply Fall Time |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| ton | $V_{\text {cC }}$ On Time | See Programming Timing Diagram | (Note 1) |  |  |  |
| toff | $\mathrm{V}_{\text {CC }}$ Off Time | See Programming Timing Diagram | (Note 2) |  |  |  |
|  | Duty Cycle for $\mathrm{V}_{\text {CC }}$ | $\mathrm{tON} /\left(\mathrm{t}_{\text {OFF }}+\mathrm{t}_{\text {ON }}\right.$ ) |  |  | 50 | \% |
| READ STROBE |  |  |  |  |  |  |
| $t_{\text {dRBP }}$ | Read Delay before Programming | Initial Check |  | 3.0 |  | $\mu \mathrm{S}$ |
| $t_{w}$ | Fuse Read Time |  |  | 1.0 |  | $\mu \mathrm{S}$ |
| $t_{\text {dVCC }}$ | Delay to $\mathrm{V}_{\mathrm{CC}}$ Off |  |  | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dRAP }}$ | Delay to Read after Programming | Verify |  | 3.0 |  | $\mu \mathrm{S}$ |
| CHIP SELECT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CSP }}$ | Chip Select Programming Voltage |  | 20.0 | 20.0 | 22.0 | V |
| ICsp | Chip Select Program Current Limit |  | 175 | 180 | 185 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage LOW |  | 0 | 0 | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$. | Input Voltage HIGH |  | 2.4 | 5.0 | 5.0 | V |
| $t_{\text {dCS }}$ | Delay to Chip Deselect |  |  | 1.0 |  | $\mu \mathrm{s}$ |
| trcs | Chip Select Pulse Rise Time |  | 3.0 | 4.0 |  | $\mu \mathrm{S}$ |
| $t_{\text {dAP }}$ | Delay to Chip Select Time |  | 0.2 | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{f C S}$ | Chip Select Pulse Fall Time |  | 0.1 | 0.1 | 1.0 | $\mu \mathrm{s}$ |
| CURRENT RAMP |  |  |  |  |  |  |
| IOPLP | Programming Current Linear Point | Point after Which the Programming Current Ramp Must Rise at a Linear Slew Rate |  | 10 | 20 | mA |
| IOP(max) | Output Programming Current Limit | Apply Current Ramp to Selected Output | 155 | 160 | 165 | mA |
| $\mathrm{V}_{\mathrm{OP} \text { (max) }}$ | Output Programming Voltage Limit |  | 24 | 25 | 26 | V |
| SR ${ }_{\text {IOP }}$ | Current Slew Rate | Constant after Linear Point | 0.9 | 1.0 | 1.1 | $\mathrm{mA} / \mu \mathrm{s}$ |
| $V_{\text {PS }}$ | Blow Sense Voltage |  | 0.7 |  |  | V |
| $t_{\text {dBP }}$ | Delay to Programming Ramp | V ${ }_{\text {CSP }}$ Must Be at Minimum | 2.0 | 3.0 |  |  |
| tLP | Time to Reach Linear Point |  | 0.2 | 1.0 | 10 | $\mu \mathrm{S}$ |
| tss | Program Sense Inhibit |  | 2.0 | 3.0 | 10 | $\mu \mathrm{s}$ |
| $t_{\text {tp }}$ | Time to Program Fuse |  | 3.0 |  | 150 | $\mu \mathrm{S}$ |
| $t_{\text {haP }}$ | Programming Ramp Hold Time | After Fuse Programs | 1.4 | 1.5 | 1.6 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {flop }}$ | Program Ramp Fall Time |  |  | 0.1 | 0.2 | $\mu \mathrm{S}$ |
| Note 1: Total time $\mathrm{V}_{\mathrm{CC}}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times. <br> Note 2: toff is equal to or greater than toN. <br> Note 3: Rise and fall times are from $10 \%$ to $90 \%$. <br> Note 4: Recommended programming temp. $T_{A}=25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ |  |  |  |  |  |  |

## Timing Diagrams




Timing Diagrams (Continued)


TL/D/9667-9


TL/D/9667-10
*Includes jig and probe capacitance.
FIGURE 1. AC Test Output Load
Test Conditions
Input pulse: OV to 3.0 V .
Input puise rise and fall times: 5 ns between 1V and 2 V .
Measurements made at 1.5 V level.

## 7 National <br> Semiconductor

## $93 Z 511$

## $2048 \times 8$-Bit Programmable Read Only Memory

## General Description

The 932511 is a fully decoded 16,384 -bit Programmable Read Only Memory (PROM), organized 2048 words by eight bits per word.
The $93 Z 511$ is manufactured using highly reliable ISO-Z vertical fuse technology.

## Features

- Available in 300 mil and 600 mil cerdip, plastic DIP, LCC and flatpak
- Commercial address access time-45 ns max
- Military address access time-55 ns max
- Highly reliable vertical fuses ensure high programming yields
■ Power up TRI-STATE ${ }^{\text {© }}$ (93Z511) outputs
- Low Current PNP inputs
n Complete AC/DC testability


## Connection Dlagrams

Dual-In-Line Package


TL/D/9668-2

Order Number 93Z511D, 93Z511P or 93Z511SD See NS Package Number J24F* or N24A*


TL/D/9668-3

> Top Vlew

Order Number 93Z511F See NS Package Number W24C*
*For most current package information, contact product marketing.

## Logic Symbol



Block Dlagram


Pin Names

| $A_{0}-A_{10}$ | Address Inputs |
| :--- | :--- |
| $\overline{C S_{1}}$ | Chip Select Input (Active LOW) |
| $C S_{2}, C_{3}$ | Chip Select Inputs (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |

## Functional Description

The $93 Z 511$ is a TTL bipolar field Programmable Read Only Memory (PROM) organized 2048 words by eight bits per word. The $93 Z 511$ has TRI-STATE outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.
Three Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128 k without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. The device is enabled only when $\overline{\mathrm{CS}}_{1}$ is LOW and $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$ are HIGH.
The device contains an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.
The $93 Z 511$ uses open based vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic " 0 " state. Cells can be programmed to a logic " 1 " state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.
The read junction is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins $A_{0}$ through $A_{10}$ and the chip is selected. Data is then available at the outputs after $t_{A A}$.

## PROGRAMMING

The $93 Z 511$ is manufactured with all bits in the logic " 0 " state. Any desired bit (output) can be programmed to a logic "'1" state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

## PROGRAMMING SEQUENCE

The $93 Z 511$ is programmed using the following method.

1. Apply the proper power, $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$.
2. Select the word to be programmed by applying the appropriate voltages to the Address pins $A_{0}$ through $A_{g}$. Verify that the bit to be programmed is in the " 0 " logic state.
3. Enable the chip for programming by application of the Chip Select Voltage, $\mathrm{V}_{\mathrm{P}}(\overline{\mathrm{CS}})=20 \mathrm{~V}$, to $\overline{\mathrm{CS}}_{1}$ (pin 20). $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$ should be left HIGH.
4. Apply lop programming current ramp pulse for up to $140 \mu \mathrm{~s}$ to the output to be programmed. The other outputs must be left open. Only one output may be programmed at a time.
5. To verify the logic " 1 " in the bit just programmed after the programming current ramp pulse from the output has shut off, lower $V_{P}(\overline{\mathrm{CS}})$ to 0 V and sense the output.
6. If the bit is verified at $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$ as not having been programmed, then repeat the programming pulse sequence up to 15 times until the bit is programmed. If the bit does not program after 16 programming attempts, then the part fails.
7. If the bit is verified at $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$ as having been programmed, then one of two conditions exists:
a. if the current pulse required was less than $\operatorname{tOP}(\mathrm{MAX})$, then go to the next bit;
b. if the current pulse required was equal to toP(MAX), then the part fails.
8. The above procedure is then repeated to program other bits on the chip.

DC Performance Characteristics: over guaranteed operating ranges unless otherwise noted

| Symbol | Characteristic | Conditions | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input LOW Voltage for All Inputs | 2.0 |  |  | V |
| $V_{\text {IC }}$ | Input Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.30 | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \text { Address Any " } 1 \text { " } \end{aligned}$ | 2.4 |  |  | V |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IL}}=0.45 \mathrm{~V}$ |  | -10 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{IH}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OHz}} \\ & \mathrm{I}_{\mathrm{OLz}} \end{aligned}$ | Output Leakage Current for High Impedance State | $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 40 \\ -40 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| los | Output Short-Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text {, (Note 2) } \\ & \text { Address Any " } 1 \text { " } \end{aligned}$ | -15 | -35 | -90 | mA |
| Icc | Power Supply Current | $V_{C C}=$ Max, All Inputs GND All Outputs Open |  | 120 | 175 | mA |

## Commercial

AC Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Characteristic | Conditions | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{A A}$ | Address to Output Access Time | See AC Output Load | 45 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select to Output Access Time | See AC Output Load | 30 | ns |

## Military

AC Characteristics $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=\mathrm{OV}, \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Characteristic | Conditions | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{A A}$ | Address to Output Access Time | See AC Test Output Load | 55 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select to Output Access Time | See AC Test Output Load | 35 | ns |

Note 1: Typical values are at $V_{C C}=5.0 \mathrm{~V}, T_{C}=+25^{\circ} \mathrm{C}$.
Note 2: Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

Timing Diagrams


TL/D/9668-6

Timing Diagrams (Continued)


AC Test Output Load


TL/D/9668-9
*Includes jig and probe capacitance.
Test Conditions
Input Pulse OV to 3.0 V
Input Pulse Rise and Fall Times 5 ns Between 1V and 2V
Measurements made at 1.5 V Level


Programming Specifications (Notes 1, 2, 3 and 4)

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $V_{C C}$ | Power Supply Voltage | 6.4 | 6.5 | 6.6 | V | Typical ICC at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ |
| $\mathrm{t}_{\mathrm{r}} \mathrm{V}_{\text {c }}$ | Power Supply Rise Time (Note 3) | 0.2 | 2.0 |  | $\mu \mathrm{S}$ |  |
| $t_{t} V_{C C}$ | Power Supply Fall Time | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |  |
| ton | $\mathrm{V}_{\text {cc }}$ On Time | (Note 1) |  |  |  | See Programming Timing Diagram |
| tofF | $\mathrm{V}_{\text {cc }}$ Off Time | (Note 2) |  |  |  |  |
|  | Duty Cycle for $\mathrm{V}_{\text {CC }}$ |  |  | 50 | \% | $\mathrm{tON}^{\text {/ }}$ (tOFF $+\mathrm{t}_{\text {ON }}$ ) |

## READ STROBE

| $t_{\text {dRBP }}$ | Read Delay before Programming |  | 3.0 |  | $\mu \mathrm{~s}$ | Initial Check |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{W}$ | Fuse Read Time |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{d} V_{C C}$ | Delay to $V_{C C}$ Off |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{d R A P}$ | Delay to Read after Programming |  | 3.0 |  | $\mu \mathrm{~s}$ | Verify |

## CHIP SELECT

| $V_{\text {CSP }}$ | Chip Select Programming Voltage | 20.0 | 20.0 | 20.0 | V |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CSP }}$ | Chip Select Program Current Limit | 175 | 180 | 185 | mA |  |
| $V_{\mathrm{IL}}$ | Input Voltage LOW | 0 | 0 | 0.4 | V |  |
| $V_{\mathrm{IH}}$ | Input Voltage HIGH | 2.4 | 5.0 | 5.0 | V |  |
| $t_{d C S}$ | Delay to Chip Deselect |  | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{\text {rCS }}$ | Chip Select Pulse Rise Time | 3.0 | 4.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{\text {dAP }}$ | Delay to Chip Select Time | 0.2 | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{\mathrm{tCS}}$ | Chip Select Pulse Fall Time | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |  |

CURRENT RAMP

| loplp | Programming Current Linear Point |  | 10 | 20 | mA | Point after which the programming current ramp must rise at a linear slew rate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOP(MAX) | Output Programming Current Limit | 155 | 160 | 165 | mA | Apply current ramp to selected output |
| $\mathrm{V}_{\text {OP(MAX }}$ | Output Programming Voltage Limit | 24 | 25 | 26 | V |  |
| $\mathrm{SR}_{\text {IOP }}$ | Current Slew Rate | 0.9 | 1.0 | 1.1 | $\mathrm{mA} / \mu \mathrm{s}$ | Constant after Linear Point |
| $\mathrm{V}_{\mathrm{PS}}$ | Blow Sense Voltage | 0.7 |  |  | V |  |
| $\mathrm{t}_{\mathrm{dBP}}$ | Delay to Programming Ramp | 2.0 | 3.0 |  | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {CSP }}$ must be at minimum |
| tLP | Time to Reach Linear Point | 0.2 | 1.0 | 10 | $\mu \mathrm{s}$ |  |
| tss | Program Sense Inhibit | 2.0 | 3.0 | 10 | $\mu \mathrm{s}$ |  |
| tp | Time to Program Fuse | 3.0 |  | 150 | $\mu \mathrm{S}$ |  |
| $t_{\text {h }}$ P | Programming Ramp Hold Time | 1.4 | 1.5 | 1.6 | $\mu \mathrm{s}$ | After fuse programs |
| $\mathrm{t}_{\text {flop }}$ | Program Ramp Fall Time |  | 0.1 | 0.2 | $\mu \mathrm{S}$ |  |

Note 1: Total time $V_{C C}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
Note 2: toff is equal to or greater than toN.
Note 3: Rise and fall times are from $10 \%$ to $90 \%$.
Note 4: Recommended programming temp. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$.


[^8]Above which the useful life may be impaired

Note 1: Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
Note 2: These values may be exceeded as required during PROM programming.
Note 3: Output Current limit required.

## Operating Conditions

Ambient Operating Temperature

| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Positive Supply Voltage |  |
| $\quad$ Commercial | $5.0 \mathrm{~V} \pm 5 \%$ |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ |
| Maximum Low-Level <br> Input Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | 0.8 V |
| Minimum High-Level <br> Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2.0 V |

DC Performance Characteristics: over guaranteed operating ranges unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage for All Inputs | 2.0 |  |  | V |
| $\mathrm{V}_{16}$ | Input Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.30 | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & \text { Address Any "1" } \end{aligned}$ | 2.4 |  |  | V |
| I/L | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IL}}=0.45 \mathrm{~V}$ |  | -10 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -40 |  | 40 | $\mu \mathrm{A}$ |
| $\begin{aligned} & 1 \mathrm{OHz} \\ & 1_{\mathrm{OLZ}} \\ & \hline \end{aligned}$ | Output Leakage Current for HIGH Impedance State | $\begin{aligned} & \mathrm{VOH}=2.4 \mathrm{~V} \\ & \mathrm{VOL}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 40 \\ -40 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| los | Output Short-Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { (Note } 2 \text { ) } \\ & \text { Address Any "1" } \end{aligned}$ | -15 | -80 | -100 | mA |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, All Inputs GND, All Outputs Open |  |  | 180 | mA |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{\mathrm{IN}}=4.0 \mathrm{~V} \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 7.0 \\ \text { (Note 3) } \\ \hline \end{gathered}$ | 15.0 | pF |
| $\mathrm{C}_{0}$ | Output Pin Capacitance | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.0 \mathrm{~V}, \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 10.0 \\ \text { (Note 3) } \\ \hline \end{gathered}$ | 15.0 | pF |

## AC Performance Characteristics

| Symbol | Parameter | Conditions | -35 | -40 | -45 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMMERCIAL $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $t_{A A}$ | Address to Output Access Time | See AC Output Load and Note 5 | 35 | 40 | 45 | ns |
| $t_{\text {ACS }}$ | Chip Select to Output Access Time | See AC Output Load and Note 5 | 20 | 20 | 30 | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Chip Deselect to Output TRI-STATE | See AC Output Load and Note 4 | 20 | 20 | 30 | ns |

## AC Performance Characteristics (Continued)

| Symbol | Parameter | Conditions | -40 | -45 | -50 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MILITARY $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $t_{A A}$ | Address to Output Access Time | See AC Output Load and Note 5 | 45 | 50 | 55 | ns |
| $t_{A C S}$ | Chip Select to Output Access Time | See AC Output Load and Note 5 | 25 | 25 | 30 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Chip Deselect to Output TRI-STATE | See AC Output Load and Note 4 | 25 | 25 | 30 | ns |

Note 1: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ and maximum loading.
Note 2: Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
Note 3: This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.
Note 4: $t_{\text {HZ }}$ is tested with load shown in Figure 2. Transition to High-Z is measured at steady state high $\mathrm{V}_{\mathrm{OH}}$ level -500 mV or steady state low $\mathrm{V}_{\mathrm{OL}}$ level +500 mV on the outputs from the point at which chip select crosses the 1.5 V level towards its $\mathrm{V}_{\mathbb{I}}$ level.
Note 5: AC Address Access and Chip Select Access is done under the following test conditions. Input pulse levels are from 0 V to 3 V and input/output timing reference levels at 1.5 V .

Current-Pulse Programming Specifications (Note 4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | Typical $\mathrm{I}_{\mathrm{CC}}$ at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ | 6.4 | 6.5 | 6.6 | V |
| tr VCC | Power Supply Rise Time (Note 3) |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{tf}_{\mathrm{f}} \mathrm{CC}$ | Power Supply Fall Time |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| ton | $V_{C C}$ ON Time | See Programming Timing Diagram | (Note 1) |  |  |  |
| toff | $V_{C C}$ OFF Time |  | (Note 2) |  |  |  |
|  | Duty Cycle for $\mathrm{V}_{\text {CC }}$ | $\mathrm{tON}^{\prime}\left(\right.$ toff $+\mathrm{t}_{\text {ON }}$ ) |  |  | 50 | \% |

READ STROBE (Note 5)

| $\mathrm{t}_{\mathrm{W}}$ | Fuse Read Time | Machine Cycle |  | 1.0 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{dRAP}}$ | Dē̄ay to Read after Programming | Verify |  | 3.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Enable |  | 0.1 | 1.0 |  | $\mu \mathrm{~s}$ |

## OUTPUT DESELECT

| $V_{\text {OS }}$ | Output Deselect Voltage |  | 11.8 | 12 | 12.5 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Deselect Current Limit |  | 20 | 50 | 100 | mA |
| $O_{\mathrm{VS}}$ | Output Voltage Select | TTL H or L |  | 5.0 | 5.5 | V |
| $\mathrm{t}_{\text {rod }}$ | Output Deselect Rise Time |  | 1.0 | 1.0 | 2.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {fod }}$ | Output Deselect Fall Time |  | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{CSDD}}$ | Deselect Chip to Deselect Output |  | 0.1 | 1.0 |  | $\mu \mathrm{~s}$ |

PROGRAMMING CURRENT-PULSE TRAIN ON CHIP SELECT

| $\mathrm{ICSp}(\mathrm{Min})$ | Initial Current Pulse |  |  | 40 | 60 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{\text {CSp(Max }}$ ) | CS Programming Current Limit | Apply Current Pulse to Chip Select Pin 20 | 155 | 160 | 165 | mA |
| $\mathrm{V}_{\text {CSp(Max) }}$ | CS Programming Voltage Limit |  | 24 | 25 | 26 | V |
| $\mathrm{t}_{\text {rcsp }}$ | Programming Pulse Rise Time |  | 160 | 100 | 100 | $\mathrm{mA} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dBP }}$ | Delay to Initial Programming Pulse |  | 2.0 | 3.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {dAP }}$ | Delay after Programming Pulse |  | 1.0 | 1.0 |  | $\mu \mathrm{s}$ |
| tpw | Programming Pulse Widths |  | 6.0 | 7.0 | 9.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f} C S p}$ | Programming Pulse Fall Time (Note 3) |  | 0.1 | 0.1 | 0.2 | $\mu \mathrm{s}$ |
| $\Delta l_{\text {cSp }}$ | Current Pulse Step Increase |  | 5.0 | 10.0 | 10.0 | mA |
|  | Duty Cycle for Programming Pulses | Each Successive Pulse is Increased by $\Delta l_{\text {CSp }}$ | 10 | 50 | 50 | \% |

Note 1: Total time $V_{C C}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
Note 2: toff is equal to or greater than toN.
Note 3: Rise and fall times are from $10 \%$ to $90 \%$.
Note 4: Recommended programming temp. $T_{C}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$.
Note 5: Proceed to next address after read strobe indicates programmed cell.


Note: Programmed = Low
Unprogrammed $=$ High on the Outputs

## Functional Description

The 93Z665 and 93Z667 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 8192 words by eight bits per word. The $93 Z 665$ and $93 Z 667$ have TRISTATE outputs which provide active pull-ups and pulldowns when enabled and high output impedence when disabled. This allows optimization of word expansion in bus organized systems.
Chip Select is provided for memory expansion without the need for additional decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. The device is enabled only when $\overline{\mathrm{CS}}$ is LOW. During system power up, outputs remain in the high impedance state until DC power supply conditions are met, thereafter changing state according to the condition of $\overline{\mathrm{CS}}$.
The devices contain internal test rows and test columns which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters. PROM programmability is verified through test row and test column. PROM input levels on unprogrammed devices are also verified through testing of test row and test column.
The 93Z665 and 93Z667 use open base vertical (junction) fuse cells. Initially the unprogrammed cell is in the logic " 1 " state. A cell can be programmed to the logic " 0 " state by following the specified programming procedure which defuses aluminum through the emitter base junction of the cell transistor, thereby forming a low impedance path.
The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins A0 through A12 and the chip is selected. Data is then available at the outputs after $t_{A A}$.

## Programming

The $93 Z 665$ and $93 Z 667$ are manufactured with all bits in the logic " 1 " state. Any desired bit (output) can be
programmed to a logic " 0 " state by following the procedure below. One may use any of the commercially available programmers which have been approved by National Semiconductor.
I. Blank Check-Initial Read.
A. Chip Select is Enabled
B. $V_{C C}$ is Raised to 5.5 V
C. TTL Levels are Applied to All Address Lines
D. Verify All Outputs are TTL High on All Addresses
E. Repeat C and D until All Addresses have been Checked
II. Programming Mode
A. TTL Levels are Applied to All Address Lines
B. $\mathrm{V}_{\mathrm{CC}}$ is Raised to 6.5 V
C. Chip Select is Deselected
D. All Outputs are Raised to 12 V
E. Selected Output is Lowered Below 5.5V
F. Programming Current Pulse Train is Applied to the Chip Select Pin
G. Consecutive Current Pulses are $7 \mu \mathrm{~s}-9 \mu \mathrm{~s}$ Wide and Increase at 10 mA per Pulse
H. A Read is Performed before and after Each Pulse ( $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$ )
I. The Programming Current is Stepped Up until the Cell Programs
III. Final Verify (2 Pass)
A. $\mathrm{V}_{\mathrm{CC}}$ is Lowered to 4.5 V
B. Chip Select is Enabled
C. TTL Levels are Applied to All Address Lines
D. Verify Pattern on All Outputs, All Addresses
E. Repeat C and D for All Addresses
F. $V_{C C}$ Increases to 5.5 V
G. Repeat B, C, D and E

## Programming Flow Chart

## Timing Diagrams

## READ MODE TIMING

Propagation Delay from Address Valld to Output and $\overline{C S}$ Valid to Output


TL/D/9669-8
PROGRAMMING TIMING DIAGRAM


TL/D/9669-9
Note:
Typical Output Characteristics using a $1 \mathrm{k} \Omega$ Pull-Up Resistor to $5 \mathrm{~V} .12 \mathrm{~V}, \mathrm{TTL}-\mathrm{H}$, and TTL-L. Force Voltages. T.S. is TRI-STATE.

## Ordering Information



## Packages

D = Side-Braze DIP
L = Leadless Chip Carrier
F = Flatpak
Temperature Ranges
Com. $=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Mil. $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Speed
Com $=35 \mathrm{~ns}$
$=40 \mathrm{~ns}$
Mil. $=45 \mathrm{~ns}$
$=50 \mathrm{~ns}$

Optional Processing
QB = Mil STD 883
Method 5004 \& 5005
Level B

National
PRELIMINARY Semiconductor

NMC27C49 Very High Speed Version 65,536-Bit (8k x 8) UV Erasable CMOS PROM Pin Compatible with 64k Bipolar PROMs

## General Description

The NMC27C49 is a very high-speed 64k, UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C49 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27C49 is packaged in a 300 mil, 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time-proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability. A two transistor memory cell is used for speed enhancement.

## Features

- Clocked sense amps and a two transistor memory cell for fast acess time down to 35 ns
- Low CMOS power consumption
-Active power: 275 mW max
- Performance compatible to current high speed microprocessors
- Single 5V power supply
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Pin compatible with 64k Bipolar PROMs
- Manufacturer's identification code for automatic programming control
- High current CMOS level output driver


## Block Diagram



## Connection Diagram

| 27 C 53 | 27 C 51 | Dual | kage | 27C51 | 27C53 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A9 | A9 |  |  | VCC | VCC |
| A8 | A8 | ${ }^{\text {A }}$ - ${ }^{1}$ | $24-V_{C C}$ | A10 | A10 |
| A7 | A7 | $\mathrm{A}_{6}-2$ | ${ }_{23}{ }^{-A 8}$ | A11 | A11 |
| A6 | A6 | A5-3 | $22-49$ | A12 | A12 |
| A5 | A5 | A4-4 | 21-A10 | A13 | A13 |
| A4 | A4 | A3-5 | $20-\overline{0 E} N_{\text {PP }}$ | $\overline{\mathrm{OE}} 1 / V_{P P}$ | A14 |
| A3 | A3 | A2-6 | 19 -A11 | $\overline{\text { OE2 }} / \overline{\mathrm{VFY}}$ | $\overline{\mathrm{OE}} 1 / \mathrm{VPP}$ |
| A2 | A2 | -7 | $18-\mathrm{Al2} / \overline{\mathrm{PGM}}$ | OE3 | OE2/PGM |
| A1 | A1 | $A 0-8$ | $17-{ }^{-17}$ | $\overline{\mathrm{OE}} / \overline{\mathrm{PGM}}$ | ОE3 $/ \overline{\mathrm{VFY}}$ |
| A0 | A0 | $\mathrm{O}_{0}-9$ | $16-0_{6}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0}$ | $\mathrm{O}_{0}$ | $0_{1-10}$ | $15-0_{5}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}-11$ | $14-0_{4}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | GND-12 | $13-\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| GND | GND |  | T/D/9186-2 | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C49 pins.
Order Number NMC27C49Q See NS Package Number J24CQ

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C49Q35 | 35 |
| NMC27C49Q45 | 45 |
| NMC27C49Q55 | 55 |

Absolute Maximum Ratings (Note 1)
If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $V_{C C}$ Supply Voltage with Respect to Ground | +7.0 V to -0.6 V |
| All Input Voltages except A9 and A10 with |  |
| Respect to Ground (Note 4) | +6.5 V to -0.6 V |
| All Output Voltages with Respect to Ground (Note 4) | 1.0 V to GND-0.6V |

## READ OPERATION

DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıl | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 1.0 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or $\mathrm{GND}, \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| IPP | VPp Load Current | $V_{P P}=V_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{C C 1}$ <br> (Note 1) | $V_{C C}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & \overline{\mathrm{OE}}=V_{\mathrm{IL}}, \mathrm{f}=20 \mathrm{MHz} \\ & \text { Inputs }=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 30 | 70 | mA |
| ICC2 <br> (Note 1) | $V_{C C}$ Current (Active) CMOS Inputs | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{f}=20 \mathrm{MHz} \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 25 | 50 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | (Note 4) | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{lOH}=-2.5 \mathrm{~mA}$ (Note 8) | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (Note 8) | $\mathrm{V}_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Condilions | NMC27C49 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q35 |  | Q45 |  | Q55 |  | Units |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 35 |  | 45 |  | 55 | ns |
| toe | OE to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 20 |  | 25 |  | 25 | ns |
| $t_{D F}$ <br> (Note 3) | OE High to Output Float | $\overline{O E}=V_{I H}$ | 0 | 20 | 0 | 25 | 0 | 25 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, or $\overline{\mathrm{OE}}=$ Enable, Whichever Occurred First | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 6 | 12 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ | 9 | 12 | pF |

## AC Test Conditions

Input Rise and Fall Times
Input Pulse Levels
Output Load (Note 6)
$\leq 5 \mathrm{~ns}$
0.0 V to 3.0 V
$R=97.6 \Omega$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
$V_{\text {REF }}=2.01 \mathrm{~V}$
Timing Measurement Reference Level Inputs Outputs


TL/D/9186-3

## AC Waveforms (Notes 7 \& 8 )



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: Typical values are for $T_{A}=+25^{\circ} \mathrm{C}$ and nominal supply voltages.
Note 3: This parameter is only sampled and is not $100 \%$ tested.
Note 4: Inputs and outputs can undershoot to -2.0 V for 20 ns max.
Note 5: The t DF compare level is determined as follows: High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 6: $\mathrm{C}_{\mathrm{L}}: 30 \mathrm{pF}$ includes fixture capacitance.
Note 7: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 8: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.

## Programming Characteristics

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$ (Notes $\left.1-4\right)$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | OE Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tvos | $\mathrm{V}_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {LS }}$ | $A_{11}$ Setup Time for Latching |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {LH }}$ | $\mathrm{A}_{11}$ Hold Time for Latching |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {toH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toen | $\overline{\text { OE Hold Time }}$ |  | 1 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay (Note 5) |  | 0 |  | 40 | ns |
| $t_{\text {bV }}$ | Data Valid from $\overline{O E} / V_{P P}$ | $\overline{O E} / V_{P P}=V_{I H}$ or $V_{I L}$ |  |  | 100 | ns |
| $t_{A V}$ | Data Valid from Address | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ |  |  | 100 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| $t_{\text {PRT }}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Pulse Rise Time During Programming |  | 50 |  |  | ns |
| tvPW | VPP Level Pulse Width on A9 or A10 |  | 1 |  |  | $\mu \mathrm{S}$ |
| IPP | Vpp Supply Current During Programming Pulse | $\mathrm{A} 12 / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 60 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 60 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $V_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The EPROM must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\mathrm{PP}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Note 3: The maximum allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{Pp}} \mathrm{V}_{\mathrm{Cc}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested at nominal supply voltages.
Note 5: The tDF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}(\mathrm{DC})-0.10 \mathrm{~V}$;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}, 1}(\mathrm{DC})+0.10 \mathrm{~V}$.

## Functional Description

## DEVICE OPERATION

The modes of operation of the NMC27C49 are listed in Table I. It should be noted that all inputs for the modes may be at TTL levels. The power supplies required are VPP and $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{CC}}$ power supply must be at 6.25 V during the programming and verity modes, and at 5 V in the other modes. The $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ pin must be at 12.75 V in four of the programming modes, and $\mathrm{V}_{\mathrm{IL}}$ in the read mode.

## READ MODE

The NMC27C49 has one control function, Output Enable ( $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ ), which must be logically active in order to obtain data at the outputs. This is only true, however, when the device is not latched into programming mode or verify mode, so care must be taken to be sure the device is not in these modes. The sense amps are clocked for fast access time. $V_{C C}$ should therefore be maintained at operating voltage during read and verify. If $V_{C C}$ temporarily drops below the spec. voltage (but not to ground), an address transition must be performed after the drop to ensure proper output data.

## PROGRAMMING

CAUTION: Exceeding 14 V on pin 20 ( $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ ) will damage the NMC27C49.
The NMC27C49 has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply_data to two data lines. When programmed, one or_the other of the two transistors is programmed. When accessed, the memory cell will discharge one of the two data lines, providing a differential voltage. This differential voltage is then applied through pass devices to a true differential sense amplifier.
Initially, all memory cells are totally unprogrammed. In an unprogrammed state, both transistors source the same current through the data lines and thus no differential voltage is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs.

To verify that a device is totally blank, the verify mode must be entered. This is accomplished by raising A10 to VPP and then back to the proper logic level (less than 5 V ). In the verify mode, each transistor of the memory cell is checked against a reference cell. By toggling $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{Pp}}$, both transistors in the cell are checked. For a totally unprogrammed device in the verify mode, all outputs will be at a "1" state for $\overline{O E} / V_{P P}=V_{I H}$ and at a " 0 " state for $\overline{O E} / V_{P P}=V_{I L}$. The verify mode is exited by either powering down the device, or by raising A9 to $V_{P P}$ and then back to a logic level (less than 5 V ) with $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ at $\mathrm{V}_{\mathrm{IH}}$.
The programming mode is entered by raising $\overline{O E} / V_{P P}$ to 12.75 V . In this mode, the $\mathrm{A} 12 / \overline{\mathrm{PGM}}$ pin functions as the programming control pin. Addressing while in programming mode is accomplished by placing the A12 address on A11 and then latching this into an onboard register when $\overline{O E} /$ $V_{\text {PP }}$ is raised to 12.75 V . The NMC27C49 is now locked into the programming mode and half of the chip can be programmed. Once half of the device is programmed and verified, the programming mode must be exited and then re-entered with the opposite data for address A12 in order to program the other half of the device. The programming mode is exited by powering down the device, or by dropping $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ to $\mathrm{V}_{\mathrm{IH}}$ and then raising A 9 to $\mathrm{V}_{\mathrm{PP}}$ and then back to a logic level.
It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{O E} / V_{P P}, V_{C C}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the device has been latched into programming mode and the addresses and data are stable, an active low TTL program pulse is applied to the A12/偮M input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when, in the verify mode, toggling $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ reads back the same data in both modes. The NMC27C49

TABLE I. Mode Selection

| Mode Pins | $\overline{O E} / V_{P P}$ <br> (20) | A12/PGM <br> (18) | $\begin{gathered} \text { A9 } \\ \text { (22) } \end{gathered}$ | A10 <br> (21) | A11 <br> (19) | VCc <br> (24) | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | X | X | X | X | 5 V | DOUT |
| Output Disable | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | X | 5 V | Hi-Z |
| Enter Programming Mode for Addresses with A12 $=\mathrm{V}_{\mathrm{IL}}$ | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\text {IL }}$ | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Enter Programming Mode for Addresses with A12 $=\mathrm{V}_{\mathrm{IH}}$ | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $V_{1 H}$ | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program | 12.75 V | $V_{\text {IL }}$ | $x$ | X | X | 6.25 V | $\mathrm{D}_{\mathrm{iN}}$ |
| Enter Initial Verify Mode | X | X | X | 12 | X | 6.25 V | Dout |
| Verify (Mode 1) | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | 6.25 V | Dout ( $\mathrm{V}_{\mathrm{OH}}$ if Blank) |
| Verity (Mode 2) | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | 6.25 V | $\begin{gathered} \text { DOUT } \\ \left(\mathrm{V}_{\mathrm{OL}} \text { if Blank }\right) \\ \hline \end{gathered}$ |
| Program Inhibit | 12.75V | $\mathrm{V}_{\text {IH }}$ | X | X | X | 6.25 V | $\mathrm{Hi}-\mathrm{Z}$ |
| Exit Programming Mode and Verify Mode | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{H}}$ | 12 | X | X | 6.25 V | Hi-Z |

X = Don't Care

## Functional Description (Continued)

is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C49 must not be programmed with a DC signal applied to the A12/PGM input.
Programming multiple NMC27C49s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C49s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the A12/保M input programs the paralleled NMC27C49s.

## PROGRAM INHIBIT

Programming multiple NMC27C49s in parallel with different data is also easily accomplished. Except for A12/ $\overline{\mathrm{PGM}}$, all like inputs (including $\overline{O E} / V_{P P}$ ) of the paralleled NMC27C49s may be common. A TTL low level applied to an NMC27C49's A12/信GM input will program that NMC27C49 while keeping the same pin high on the others inhibits programming.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. A verify done in the read mode may not ensure that the bits have been programmed with adequate margins for reliable operation. To guarantee adequate margins the device should be verified in the verify mode, where each transistor of the memory cell is checked against a reference cell. Verify mode can be entered two different ways. The first way is by verifying after programming. When $\overline{\overline{O E}} / \mathrm{V}_{\mathrm{Pp}}$ is at 12.75 V , the device is in programming mode, and when $\overline{O E} / V_{P P}$ is brought back down to $\mathrm{V}_{1 \mathrm{H}}$ or $\mathrm{V}_{\mathrm{IL}}$, it is in the verify mode. The second method for entering the verify mode is to apply 12 V to address pin A 10 with the other pins at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$. This method is recommended if possible for an initial verify when the device is totally unprogrammed because power up only needs to be performed once. Independent of how verify mode is entered, $\overline{\sigma E} / V_{P P}$ is biased at $V_{I H}$ and the data is
read for verify mode 1 and at $\mathrm{V}_{\mathrm{IL}}$ for verify mode 2. The data read in both modes must be the same as the expected data for a completely programmed cell. For a totally unprogrammed device, all outputs will be at a "1" state for verify mode 1 and at a " 0 " state for verify mode 2. As in programming mode, verify mode is exited by powering down the device, or by raising A9 to VPP and then back to a logic level with $\overline{O E} / V_{P P}$ at $V_{I H}$.

## MANUFACTURER'S IDENTIFICATION CODE

The NMC27C49 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C49 is "83C2", where " 83 " designates that it is made by National Semiconductor, and "C2" designates that it is a 64 k part. The code is acessed by applying 12 V $\pm 0.5 \mathrm{~V}$ to address pin A9. Addresses A1-A8, A10-A12, and $\overline{O E} / V_{P P}$ are held at $V_{I L}$. Address $A O$ is held at $V_{I L}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C49 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. Opaque labels should be placed over the NMC27C49s window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

TABLE II. Manufacturer's Identification Code

| Pins | $\begin{gathered} \text { AO } \\ (10) \end{gathered}$ | $\begin{gathered} O_{7} \\ (19) \end{gathered}$ | $\begin{gathered} \mathrm{O}_{6} \\ (18) \end{gathered}$ | $\begin{gathered} \mathrm{O}_{5} \\ (17) \end{gathered}$ | $\begin{gathered} O_{4} \\ (16) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{O}_{3} \\ (15) \end{gathered}$ | $\begin{gathered} \mathrm{O}_{2} \\ (13) \end{gathered}$ | $\begin{gathered} O_{1} \\ (12) \end{gathered}$ | $\begin{gathered} O_{0} \\ (11) \\ \hline \end{gathered}$ | Hex <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | C2 |

TABLE III. Minimum NMC27C49 Erasure Time

| Llght Intensity <br> $\left(\mu \mathrm{W} / \mathrm{cm}^{2}\right)$ | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## Functional Description (Continued)

The recommended erasure procedure for the NMC27C49 is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W -sec/cm².
The NMC27C49 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C49 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, ICc, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Programming Waveforms (Note 3)


TL/D/9186-5

## Initial Program Verify Waveforms




# NMC27C51 Very High Speed Version 131,072-Bit (16k x 8) UV Erasable CMOS PROM Pin Compatible with 128k Bipolar PROMs 

## General Description

The NMC27C51 is a very high-speed 128k, UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C51 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27C51 is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability. A two transistor memory cell is used for speed enhancement.

## Features

- Clocked sense amps and a two transistor memory cell for fast access time down to 45 ns
- Performance compatible with current high-speed microprocessors
- Low CMOS power consumption
- Active power: 275 mW max

■ Single 5 V power supply

- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Pin compatible with 128k Bipolar PROMs
m Manufacturer's identification code for automatic programming control
- High current CMOS level output driver


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A} 13$ Addresses <br> $\overline{\mathrm{OE}}_{1}-\overline{\mathrm{OE}}_{4}$ Output Enable <br> $\overline{\mathrm{VFY}}$ Verify <br> $\overline{\mathrm{PGM}}$ Program <br> $\mathrm{O} 0-\mathrm{O} 7$ Outputs |  |

## Connection Diagram

NMC27C51Q

| $27 C 53$ | $27 C 49$ |
| :---: | :---: |
| A9 |  |
| A8 |  |
| A7 | A7 |
| A6 | A6 |
| A5 | A5 |
| A4 | A4 |
| A3 | A3 |
| A2 | A2 |
| A1 | A1 |
| A0 | A0 |
| O0 | O0 |
| O1 | O1 |
| O2 | O2 |
| GND | GND |

## Dual-In-Line Package

| A9-1 | 28 | $-V_{C C}$ |
| :---: | :---: | :---: |
| A8-2 | 27 | -A10 |
| $A 7-3$ | 26 | -A11 |
| ${ }^{\text {A } 6-4}$ | 25 | -A12 |
| A5-5 | 24 | -A13 |
| A4-6 | 23 | $-\overline{O E}_{1} N_{P P}$ |
| $A 3-7$ | 22 | $-\overline{O E}_{2} / \overline{\mathrm{VFY}}$ |
| A2-8 | 21 | $-\mathrm{OE}_{3}$ |
| A1-9 | 20 | $-\overline{O E}_{4} / \overline{\mathrm{PGM}}$ |
| $A 0-10$ | 19 | $-0_{7}$ |
| $0_{0}-11$ | 18 | $-0_{6}$ |
| $0_{1}-12$ | 17 | $-0_{5}$ |
| $\mathrm{O}_{2}-13$ | 16 | $-0_{4}$ |
| GND - 14 | 15 | $-\mathrm{O}_{3}$ |

TL/D/9184-2

| 27C49 | 27 C 53 |
| :---: | :---: |
|  | VCC |
|  | A10 |
| $\mathrm{V}_{\mathrm{CC}}$ | A11 |
| A8 | A12 |
| A9 | A13 |
| A10 | A14 |
| $\overline{O E} / V_{P P}$ | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ |
| A11 | OE2/PGM |
| A12/信的 | $\overline{\mathrm{OE}} / \overline{\mathrm{VFY}}$ |
| 07 | 07 |
| 06 | 06 |
| O5 | 05 |
| O4 | O4 |
| O3 | O3 |

Note: National's socket compatible EPROM with configurations are shown in the blocks adjacent to the NMC27C51Q pins.
Order Number NMC27C51Q See NS Package Number J28AQ

## Commerclal Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C51Q45 | 45 |
| NMC27C51Q55 | 55 |
| NMC27C51Q70 | 70 |

Absolute Maximum Ratings (Note 1 )
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.
Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A13 with Respect to Ground (Note 10)
+6.5 V to -0.6 V
All Output Voltages with
Respect to Ground (Note 10) $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
VCC Supply Voltage with
Respect to Ground
+7.0 V to -0.6 V

| $\overline{\mathrm{OE}}_{1} / \mathrm{V}_{\mathrm{PP}}$ and A 13 Supply Voltage |  |
| :--- | ---: |
| with Respect to Ground |  |
| $\quad$ During Programming | +14.0 V to -0.6 V |
| Power Dissipation | 1.0 W |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating (Mil Spec 883 C, Method 3015.2 ) | 2000 V |

## Operating Conditions (Note 7)

| Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $+5 \mathrm{~V} \pm 10 \%$ |

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1.0 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\begin{aligned} & V_{\mathrm{OUT}}=V_{\mathrm{CC}} \text { or } \mathrm{GND} ; \overline{\mathrm{OE}}_{1}, \\ & \overline{O E}_{2}, \overline{\mathrm{OE}}_{4}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{OE}_{3}=V_{\mathrm{IL}} \end{aligned}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| IPP1 | Vpp Load Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{C C 1}$ <br> (Note 7) | $V_{C C}$ Current (Active) TTL Inputs | $\begin{aligned} & f=20 \mathrm{MHz}, \text { All } \\ & \text { Inputs }=V_{I H} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 30 | 70 | mA |
| ICC2 <br> (Note 7) | $V_{c c}$ Current (Active) CMOS Inputs | $\begin{aligned} & \mathrm{f}=20 \mathrm{MHz}, \text { All } \\ & \text { Inputs }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 25 | 50 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | (Note 10) | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ (Note 8) | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}=-10 \mu \mathrm{~A}$ (Note 8) | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C51 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q45 |  | Q55 |  | Q70 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\begin{aligned} & \overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{4}=\mathrm{V}_{\mathrm{IL}}, \\ & O E_{3}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | 45 |  | 55 |  | 70 | ns |
| toe | OE to Output Delay |  |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ (Note 3) | OE Disable to Output Float |  | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Addresses, $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \mathrm{OE}_{3}$ or $\overline{\mathrm{OE}}_{4}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{4}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{OE} 3=\mathrm{V}_{1 \mathrm{H}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 6 | 12 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions



## AC Waveforms (Notes 7, 8 \& 11)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: Typical values are for $T_{A}=+25^{\circ} \mathrm{C}$ and nominal supply voltages.
Note 3: This parameter is only sampled and is not $100 \%$ tested.
Note 4: $O E / \overline{O E}$ true may be delayed up to $t_{A C C}-t_{O E}$ after address change without impacting $t_{A C C}$.
Note 5: The tDF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V .
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL} 1}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 6: TRI-STATE may be attained by any OE signat.
Note 7: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND.
Note 8: The outputs must be restricted to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 9: $\mathrm{C}_{\mathrm{L}}: 30 \mathrm{pF}$ includes fixture capacitance.
Note 10: Inputs and outputs can undershoot -2.0 V for a maximum of 20 ns .
Note 11: For the output to be in low-Z all OE/ $\overline{O E}$ inputs must be in their logical true states, i.e., $\overline{O E}, \overline{O E}, \overline{O E} 4$ must be at $V_{I L}$ and $O E 3$ must be at $V_{I H}$. If any or all of these inputs are not at their logical true level then the outputs will be in $\mathrm{Hi}-\mathrm{Z}$.

## Programming Characteristics (Notes 1, 2, 3\&4)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  | . | $\mu \mathrm{s}$ |
| toes | $\overline{\mathrm{OE}}_{4}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $\mathrm{V}_{\mathrm{PP}}$ Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {toH }}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {dF }}$ | Output Enable to Output Float Delay |  | 0 |  | 50 | ns |
| tpw | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{s}$ |
| IPP | Vpp Supply Current During Programming Pulse | $\overline{\mathrm{OE}}_{4}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 60 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 60 | mA |
| tVM1 | $\overline{O E}_{2}$ to Data Valid During Verify Mode 1 (Verify Mode) | $\begin{aligned} & \overline{O E}_{1} / V_{P P}=V_{P P}, \\ & \overline{O E}_{4}, O E_{3}=V_{1 H} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| tvm2 | $\overline{\mathrm{OE}}_{4}$ to Data Valid During Verify Mode 2 (Verify Mode) | $\begin{aligned} & \overline{O E}_{1} / V_{P P}=V_{P P}, \\ & \mathrm{OE}_{2}=V_{I L} O E_{3}=V_{I H} \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $V_{P P}$ | Programming Supply Voltage |  | 12.5 | 12.75 | 13.0 | V |
| $t_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$. The NMC27C51 must not be inserted into or removed from a board with voltage applied to $\mathrm{V}_{\text {PP }}$ or $\mathrm{V}_{\mathrm{CC}}$.

Note 3: The maximum absolute allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}}$ pin during programming is 14 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent any overshoot from exceeding this 14 V maximum specification. At least a 0.1 pF capacitor is required across $\mathrm{V}_{\mathrm{Pp}}$, $\mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

## Functional Description

## device operation

The six modes of operation of the NMC27C51 are listed in Table I. It should be noted that all inputs may be at TTL levels. The power supplies required are $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$. The $V_{\text {CC }}$ power supply must be at 6.25 V during the four programming modes, and at 5 V in the other two modes. The $\mathrm{OE}_{1} / \mathrm{V}_{\mathrm{PP}}$ pin must be at 12.75 V in the programming and verify mode, and $V_{I L}$ in the read mode.

## READ MODE

The NMC27C51 has four select functions, all of which must be logically active in order to obtain data at the outputs. Data is available at the falling edges of $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ and $\overline{\mathrm{OE}}_{4}$ and the rising edge of $\mathrm{OE}_{3}$, assuming that the addresses have been stable for at least $t_{\text {ACC }}$ toe. $^{\text {. The sense amps are }}$ clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## OUTPUT OR-TYING

Because NMC27C51s are usually used in larger memory arrays, National has provided a 4 -line control function that accommodates this use of multiple memory connections. The 4 -line control function allows for complete assurance that output bus contention will not occur. All Output Enables are functionally equivalent.

## PROGRAMMING

CAUTION: Exceeding 14 V on pin $23\left(\overline{\mathrm{OE}}_{1} / \mathrm{VPP}\right)$ will damage the NMC27C51.
The NMC27C51 has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply data to two data lines. When programmed, one or the other of the two transistors is programmed. When accessed the memory cell will discharge one of the two data lines, providing a differential voltage. This differential signal is then applied through pass devices to a true differential sense amplifier.
Initially, all memory cells are totally unprogrammed. In an unprogrammed state both transistors source the same current through the data lines and thus no differential is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs.

The NMC27C51 is in the program mode when $\mathrm{OE}_{1} / \mathrm{V}_{\mathrm{PP}}$ is raised to 12.75 V . In this mode, the $\overline{\mathrm{OE}}_{4} / \mathrm{PGM}$ pin functions as the PGM pin which controls the programming pulse width ( $\mathrm{t}_{\mathrm{pw}}$ ) and the $\overline{\mathrm{O}}_{2} / \mathrm{VFY}$ pin functions as the VFY pin which is to be held at $V_{I L}$ during program verify.
To verify that a device is totally blank, the verify mode must be entered. In the verify mode each transistor of the memory cell is checked against a reference cell. By toggling $\overline{\mathrm{OE}}_{4}$ both transistors in the cell are checked. For a totally unprogrammed device in the verify mode all outputs will be at a " 1 " state for $\overline{O E}_{4}=V_{I H}$ and at a " 0 " state for $\overline{O E}_{4}=V_{I L}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{\mathrm{OE}}_{1} / \mathrm{V}_{\mathrm{Pp}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address, clock, and data inputs are TTL.
When the addresses, clocks, and data are stable, an active low, TTL program pulse is applied to the $\overline{\mathrm{OE}}_{4}$ input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when data from both verify modes matches the input data. The NMC27C51 is programmed with the fast programming algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses up to a maximum of 25 pulses until the device verifies good. Most memory_cells will program with a single_ $100 \mu \mathrm{~s}$ pulse. The NMC27C51 must not be programmed with a DC signal applied to the $\overline{\mathrm{OE}}_{4}$ input.
Programming multiple NMC27C51s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C51s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\mathrm{OE}}_{4}$ input (with $\overline{\mathrm{OE}}_{2}$ high) programs the paralleled NMC27C51s.

## PROGRAM INHIBIT

Programming multiple NMC27C51s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{O}}_{4}$ all like inputs (including $\overline{\mathrm{OE}}_{1} / \mathrm{VPP}_{\mathrm{PP}}, \overline{\mathrm{OE}}_{2}$ and $\mathrm{OE}_{3}$ of the paralleled NMC27C51s may be in common. A TTL low level applied to an $\mathrm{NMC} 27 \mathrm{C} 51 \mathrm{~s} \mathrm{OE}_{4}$ input (with the other control pins at the appropriate levels) will program that NMC27C51 while keeping the same pin high on the others inhibits programming.

TABLE I. Mode Selection

| $\begin{array}{ll} \hline \text { Mode } & \text { Pins } \\ \hline \end{array}$ | $\begin{gathered} \overline{O E}_{1} / V_{P P} \\ \text { (23) } \\ \hline \end{gathered}$ | $\overline{\mathrm{OE}}_{2} / \overline{\mathrm{VFY}}$ <br> (22) | $\mathrm{OE}_{3}$ <br> (21) | $\begin{gathered} \overline{\mathrm{OE}}_{4} / \overline{\mathrm{PGM}} \\ (20) \end{gathered}$ | $\begin{aligned} & V_{c c} \\ & \text { (28) } \end{aligned}$ | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{12}$ | $\mathrm{V}_{\mathrm{LL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{1}$ | 5 V | Dout |
| Program | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | 6.25 V | DIN |
| Program Verify (Mode 1) | 12.75 V | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | Dout <br> $\mathrm{V}_{\mathrm{OH}}$ if Blank |
| Program Verify (Mode 2) | 12.75 V | VIL | $\mathrm{V}_{\mathrm{IH}}$ | VIL | 6.25 V | $\begin{gathered} \text { DOUT } \\ V_{\text {OL }} \text { if Blank } \end{gathered}$ |
| Program Inhibit | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | Hi-Z |
| Deselect | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}$ | 5 V | Hi-Z |

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. Verifying in the read mode may not ensure that the bits have been programmed with adequate margins. To guarantee adequate margins the device should be verified in the verify mode. In this mode each transistor of the memory cell is checked against a reference cell. Verify mode is entered with $\overline{O E 1} / V_{P P}$ at $12.75 \mathrm{~V}, \overline{O E 2}$ at $V_{I L}$ and $\mathrm{OE}_{3}$ at $\mathrm{V}_{\text {IH }} . \overline{\mathrm{OE} 4}$ is at $\mathrm{V}_{1 \mathrm{H}}$ and the data read for verify mode 1 , and $\mathrm{OE4}^{2}$ is at $\mathrm{V}_{\mathrm{IL}}$ for verify mode 2 . The data read in both modes must be the same as the expected data for a completely programmed cell.

## Manufacturer's Identification Code

The NMC27C51 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C51 is "8343", where "83" designates that it is made by National Semiconductor, and " 43 " designates it as a 128 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A13. Addresses A1-A12, $\overline{\mathrm{OE}}, \overline{\mathrm{OE}}$, and $\mathrm{OE}_{3}$ and $\overline{\mathrm{OE}} 4$ are held at $V_{\mathrm{IL}}$. Address $A O$ is held at $V_{\mathrm{IL}}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## Erasure Characteristics

The erasure characteristics of the NMC27C51 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. After programming, opaque labels should be placed over the NMC27C51's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C51 is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of 15 W - $\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C51 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C51 erasure time for various light intensities.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## System Consideration

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, ICC, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Ident|fication Code

| Pins | AO <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | 00 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 43 |

TABLE III. Minimum NMC27C51 Erasure Time

| Light Intensity <br> (Micro-Watts/cm <br> 2 | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

Programming Waveforms (Note 3)


Fast Programming Algorithm Flow Chart


TL/D/9184-6
FIGURE 1

NMC27C53 Very High Speed Version 262,144-Bit (32k x 8) UV Erasable CMOS PROM Pin Compatible with 256k Bipolar PROMs

## General Description

The NMC27C53 is a very high-speed 256k, UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The NMC27C53 is designed to operate with a single +5 V power supply with $\pm 10 \%$ tolerance.
The NMC27C53 is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.
This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low pow-er-consumption and excellent reliability.-A-two transistor memory cell is used for speed enhancement.

## Features

- Clocked sense amps and two transistor memory cell for fast access time down to 55 ns
- Low CMOS power consumption - Active power: 275 mW max
- Performance compatible to current high speed microprocessors
- Pin compatible with 256k bipolar PROMs
- Single 5V power supply
- Fast and reliable programming ( $100 \mu \mathrm{~s}$ for most bytes)
- Static operation for NMC27C53-no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE ${ }^{\circledR}$ output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output driver


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A14 | Address |
| OE1-OE3 | Output Enables |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |
| $\overline{\mathrm{PGM}}$ | Program |
| $\overline{\mathrm{VFY}}$ | Verify |

TL/D/9718-1

## Connection Diagram

| $27 C 51$ | 27 C 49 |
| :---: | :---: |
| A9 |  |
| A8 |  |
| A7 | A7 |
| A6 | A6 |
| A5 | A5 |
| A4 | A4 |
| A3 | A3 |
| A2 | A2 |
| A1 | A1 |
| A0 | A0 |
| $O_{0}$ | $O_{0}$ |
| $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ |
| GND | GND |


| NMC27C53Q Dual-In-LIne Package |  |
| :---: | :---: |
|  |  |
| A9-1 | $28-\mathrm{V}_{\mathrm{CC}}$ |
| A8-2 | 27-A10 |
| A7-3 | 26-A11 |
| A6-4 | $25-\mathrm{A} 12$ |
| A5-5 | 24-A13 |
| A4-6 | 23-A14 |
| A3-7 | $22-\overline{0 E 1} N_{P P}$ |
| $\mathrm{A}_{2}-8$ | $21-0 E 2 / \overline{\text { PGM }}$ |
| $\mathrm{A} 1-9$ | $20-\overline{O E 3} / \overline{\mathrm{VFY}}$ |
| A $0-10$ | $19-0_{7}$ |
| $0_{0}-11$ | $18-0_{6}$ |
| $0_{1}-12$ | $17-\mathrm{O}_{5}$ |
| $\mathrm{O}_{2}-13$ | $16-\mathrm{O}_{4}$ |
| GND-14 | $15-\mathrm{O}_{3}$ |


| $27 \mathrm{C49}$ | 27 C 51 |
| :---: | :---: |
|  | $\mathrm{~V}_{\mathrm{CC}}$ |
|  | A 10 |
| $\mathrm{~V}_{\mathrm{CC}}$ | A 11 |
| AB | A 12 |
| A 9 | A 13 |
| A 10 | $\overline{\mathrm{OE} 1} / \mathrm{V}_{\mathrm{PP}}$ |
| $\mathrm{OE} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{OE} / \overline{\mathrm{VFY}}$ |
| A 11 | $\overline{\mathrm{OE} 3}$ |
| $\mathrm{~A} 12 / \overline{\mathrm{PGM}}$ | $\overline{\mathrm{OE} 4 / \overline{\mathrm{PGM}}}$ |
| $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |

TL/D/9718-2
Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C53 pins.
Order Number NMC27C53Q
See NS Package Number J28AQ

## Ordering Information

$$
\text { Commercial Temp Range }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

$V_{c c}=5 \mathrm{~V} \pm 10 \%$

| Parameter/Order Number | Access Time (ns) |
| :--- | :---: |
| NMC27C53Q55 | 55 |
| NMC27C53Q70 | 70 |
| NMC27C53Q90 | 90 |

```
Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
```

Temperature Under Bias
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages except A13 with
Respect to Ground (Note 10)

$$
+6.5 \mathrm{~V} \text { to }-0.6 \mathrm{~V}
$$

All Output Voltages with
Respect to Ground (Note 10) $\quad \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ to GND-0.6V
$V_{C C}$ Supply Voltage with
Respect to Ground
+7.0 V to -0.6 V
$\overline{\mathrm{OE} 1} / \mathrm{V}_{\mathrm{PP}}$ and A13 Supply Voltage
with Respect to Ground
During Programming $\quad+14.0 \mathrm{~V}$ to -0.6 V
Power Dissipation 1.0W

Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD Rating (Mil Spec 883C, Method 3015.2) 2000V
Operating Conditions (Note 7)
Temperature Range $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
VCC Power Supply
$+5 \mathrm{~V} \pm 10 \%$

## READ OPERATION

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\prime}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\begin{aligned} & V_{\mathrm{OUT}}=V_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \overline{\mathrm{OE} 1}, \overline{\mathrm{OE}}=V_{\mathrm{IH}}, \text { or } O E 2=V_{\mathrm{IL}} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IPP 1 | VPP Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 <br> (Note 7) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) <br> TTL Inputs | $\begin{aligned} & f=20 \mathrm{MHz} \\ & \text { Inputs }=V_{I H} \text { or } V_{\mathrm{IL}}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 30 | 70 | mA |
| ${ }^{\mathrm{I}} \mathrm{CC} 2$ <br> (Note 7) | $\mathrm{V}_{\mathrm{CC}}$ Current (Active) CMOS Inputs | $\begin{aligned} & f=20 \mathrm{MHz} \\ & \text { Inputs }=V_{C C} \text { or } G N D, I / O=0 \mathrm{~mA} \end{aligned}$ |  | 25 | 50 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.2 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $V_{C C}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.40 | V |
| $\mathrm{VOH}_{1}$ | Output High Voltage | $\mathrm{IOH}^{\prime}=-2.5 \mathrm{~mA}$ (Note 8) | 3.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mu \mathrm{~A}$ |  |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (Note 8) | $V_{C C}-0.1$ |  |  | V |

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | NMC27C53 |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q55 |  | Q70 |  | Q90 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to Output Delay | $\overline{\mathrm{OE} 1}, \overline{\mathrm{OE} 3}=\mathrm{V}_{\mathrm{IL}}, \mathrm{OE} 2=\mathrm{V}_{\mathrm{IH}}$ |  | 55 |  | 70 |  | 90 | ns |
| toe | OE to Output Delay |  |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | OE Disable to Output Float (Note 3) |  | 0 | 25 | 0 | 30 | 0 | 40 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{\mathrm{OE}}, \mathrm{OE} 2$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | $\begin{aligned} & \overline{\mathrm{OE} 1}=\overline{\mathrm{OE} 3}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{OE} 2=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 6 | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 9 | 12 | pF |

## AC Test Conditions



## AC Waveforms (Notes 7, 8 \& 11)



TL/D/9718-4
Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and normal supply voltages.
Note 3: This parameter is only sampled and is not $100 \%$ tested.
Note 4: OE/OE true may be delayed up to $t_{A C C}-t_{O E}$ after address change without impacting $t_{A C C}$.
Note 5: The tDF compare level is determined as follows:
High to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OH} 1}$ (DC) -0.10 V ;
Low to TRI-STATE, the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.10 \mathrm{~V}$.
Note 6: TRI-STATE may be attained by any OE signal.
Note 7: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between VCC and GND.
Note 8: The outputs must be restricted to $V_{C C}+1.0 \mathrm{~V}$ to avoid latch-up and device damage.
Note 9: $\mathrm{C}_{\mathrm{L}}: 30 \mathrm{pF}$ includes fixture capacitance.
Note 10: Inputs can undershoot -2.0 V for a maximum of 20 ns .
Note 11: For the output to be in Low-Z all OE/OE inputs must be in their logical true states, i.e., $\overline{O E 1}, \overline{O E 3}$ must be at $V_{I L}$ and $O E 2$ must be at $V_{I H}$. If any or all of these inputs are not at their logical true level then the outputs will be in $\mathrm{Hi}-\mathrm{Z}$.

Programming Characteristics (Notes $1,2,3 \& 4$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| toes | OE2 Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| tvCs | $V_{\text {CC }}$ Setup Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {DF }}$ | Output Enable to Output Float Delay |  | 0 |  | 50 | ns |
| $t_{\text {PW }}$ | Program Pulse Width |  | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| lpp | Vpp Supply Current During Programming Pulse | $\mathrm{OE} 2=\mathrm{V}_{\mathrm{IL}}$ |  |  | 60 | mA |
| ICC | $V_{\text {CC }}$ Supply Current |  |  |  | 60 | mA |
| $t_{\text {VM1 }}$ | $\overline{\mathrm{OE}}$ to Data Valid (Verify Mode1) | $\overline{\mathrm{OE} 1} / V_{P P}=V_{P P}, O E 2=V_{1 H}$ |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {VM2 }}$ | OE2 to Data Valid (Verify Mode2) | $\overline{\mathrm{OET}} / \mathrm{V}_{\mathrm{PP}}=V_{P P}, \overline{\mathrm{OE}} \mathbf{3}=V_{\mathrm{IL}}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {A }}$ | Temperature Ambient |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ |
| $V_{C C}$ | Power Supply Voltage |  | 6.0 | 6.25 | 6.5 | V |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Süpply Vōltage |  | 12.5 | 12.75 | 13.0 | V |
| $\mathrm{t}_{\text {FR }}$ | Input Rise, Fall Time |  | 5 |  |  | ns |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.0 | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.4 | 4.0 |  | V |
| $\mathrm{t}_{\mathrm{IN}}$ | Input Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |
| tout | Output Timing Reference Voltage |  | 0.8 | 1.5 | 2.0 | V |

Note 1: National's standard product warranty applies only to devices programmed to the specifications described herein.
Note 2: $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after Vpp. The NMC27C53 must not be inserted into or removed from a board with voltage applied to $V_{P p}$ or $V_{C C}$.
Note 3: The maximum allowable voltage which may be applied to the $V_{P P}$ pin during programming is 14 V . Care must be taken when switching the $V_{P P}$ supply to prevent overshoot exceeding this 14 V maximum specification. At least a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to GND to suppress spurious voltage transients which may damage the device.
Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not tested or guaranteed.

Programming Waveforms (Note 3)


## Fast Programming Algorithm Flow Chart



FIGURE 1

## Functional Description

## DEVICE OPERATION

The six modes of operation of the NMC27C53 are listed in Table I. It should be noted that all inputs for the six modes may be at TTL levels. The power supplies required are $V_{P P}$ and $V_{C C}$. The $V_{C C}$ power supply must be at 6.25 V during the four programming modes, and at 5 V in the other two modes. The $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ pin must be at 12.75 V in the programming and verify mode, and $V_{I L}$ in the read mode.

## READ MODE

The NMC27C53 has three select functions, both of which must be logically active in order to obtain data at the outputs. Data is available at the falling edges of $\overline{\mathrm{OE}}$ and $\overline{\mathrm{OE}}$ and the rising edge of OE2, assuming that the addresses have been stable for at least $t_{A C C}-t_{O E}$. The sense amps are clocked for fast access time. $\mathrm{V}_{\mathrm{CC}}$ should therefore be maintained at operating voltage during read and verify. If $\mathrm{V}_{\mathrm{CC}}$ temporarily drops below the specified voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

## OUTPUT OR-TYING

Because NMC27C53s are usually used in larger memory arrays, National has provided a 3 -line control function that accommodates this use of multiple memory connections. The 3 -line control function allows for complete assurance that output bus contention will not occur. All Output Enables are functionally equivalent.

## PROGRAMMING

CAUTION: Exceeding 14V on pin $22\left(\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}\right)$ will damage the NMC27C53.
The NMC27C53 has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply data to two data lines. When programmed, one or the other of the two transistors is programmed. When accessed the memory cell will discharge one of the two data lines, providing a differential voltage. This differential signal is then applied through pass devices to a true differential sense amplifier.
Initially, all memory cells are totally unprogrammed. In an unprogrammed state both transistors source the same current through the data lines and thus no differential is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs.

The NMC27C53 is in the program mode when $\overline{\mathrm{OE}} 1 / \mathrm{V}_{\mathrm{PP}}$ is raised to 12.75 V .
During programming the OE2 pin functions as the $\overline{\text { PGM }}$ pin which controls the programming pulse width (tpw) and the $\overline{\mathrm{OE} 3}$ pin functions as the $\overline{\mathrm{VFY}}$ pin which is to be held at $\mathrm{V}_{\mathrm{IL}}$ during program verify.
To verify that a device is totally blank, the verify mode must be entered. In the verify mode each transistor of the memory cell is checked against a reference cell. By toggling OE2 both transistors in the cell are checked. For a totally unprogrammed deviced in the verify mode all outputs will be at a " 1 " state for OE2 $=\mathrm{V}_{\mathrm{IH}}$ and at a " 0 " state for $\mathrm{OE} 2=\mathrm{V}_{\mathrm{IL}}$. It is required that at least a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address, clock, and data inputs are TTL.
When the addresses, clocks, and data are stable, an active low, TTL program pulse is applied to the OE2 input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when data from both verify modes matches the input data. The NMC27C53 is programmed with the fast programming algorithm shown in Figure 1. Each address is programmed with a series of $100 \mu \mathrm{~s}$ pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single $100 \mu \mathrm{~s}$ pulse. The NMC27C53 must not be programmed with a DC signal applied to the OE2 input.
Programming multiple NMC27C53s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C53s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text { PGM }} / O E 2$ input (with $\overline{\mathrm{OE} 3}$ high) programs the paralleled NMC27C53s.

## PROGRAM INHIBIT

Programming multiple NMC27C53s in parallel with different data is also easily accomplished. Except for OE2 all like inputs (including $\overline{\mathrm{OE}} 1 / \mathrm{V}_{\mathrm{PP}}$ and $\overline{\mathrm{OE} 3}$ ) of the paralleled NMC27C53s may be in common. A TTL low level applied to an NMC27C53s OE2/ $\overline{\mathrm{PGM}}$ input (with the other control pins at the appropriate levels) will program that NMC27C53 while keeping the same pin high on the others inhibits programming.

TABLE I. Mode Selection

| Pins <br> Mode | $\overline{0 E 1} / V_{P P}$ <br> (22) | OE2/PGM <br> (21) | $\overline{\mathrm{OE}} / \overline{\mathrm{VFY}}$ <br> (20) | $V_{C c}$ <br> (28) | Outputs $(11-13,15-19)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5 V | Dout |
| Program | 12.75 V | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | $\mathrm{D}_{\text {IN }}$ |
| Program Verify (Mode 1) | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 6.25 V | Dout ( $\mathrm{V}_{\mathrm{OH}}$ if Blank) |
| Program Verify (Mode 2) | 12.75 V | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 6.25 V | Dout ( $\mathrm{V}_{\mathrm{OL}}$ if Blank) |
| Program Inhibit | 12.75 V | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6.25 V | Hi-Z |
| Deselect | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 5 V | Hi-Z |

## Functional Description (Continued)

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. Verifying in the read mode may not ensure that the bits have been programmed with adequate margins. To guarantee adequate margins the device should be verified in the verify mode. In this mode each transistor of the memory cell is checked against a reference cell. Verify mode is entered with $\overline{\mathrm{OE}} 1 \mathrm{~V}$ PP at 12.75 V and $\overline{\mathrm{OE} 3} / \mathrm{V}_{\mathrm{IL}}$ with OE2 at $\mathrm{V}_{\mathrm{IH}}$, the data read for verify mode 1 , and at $O E 2 / \overline{P G M}=V_{I L}$, verify mode 2. The data read in both modes must be the same as the expected data for a completely programmed cell.

## Manufacturer's Identification Code

The NMC27C53 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is sorted in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C53 is "83C4", where "83" designates that it is made by National Semiconductor, and "C4" designates it is a 256 k part.
The code is accessed by applying $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to address pin A13. Addresses A1-A8, A10-A12, A14, OE1, OE2 and $\overline{O E 3}$ are held at $V_{I L}$. Address $A 0$ is held at $V_{I L}$ for the manufacturer's code, and at $\mathrm{V}_{\mathrm{IH}}$ for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

## Erasure Characteristics

The erasure characteristics of the NMC27C53 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000 \AA-4000 \AA$ range. After programming, opaque labels should be placed over the NMC27C53's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C53 is exposure to short wave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W - $\mathrm{sec} / \mathrm{cm}^{2}$.
The NMC27C53 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C53 erasure time for various light intensities. An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.)
Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete ereaure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## System Consideration

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, Icc, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated $V_{C C}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $V_{C C}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

| Pins | AO <br> $(10)$ | $\mathrm{O}_{7}$ <br> $(19)$ | $\mathrm{O}_{6}$ <br> $(18)$ | $\mathrm{O}_{5}$ <br> $(17)$ | $\mathrm{O}_{4}$ <br> $(16)$ | $\mathrm{O}_{3}$ <br> $(15)$ | $\mathrm{O}_{2}$ <br> $(13)$ | $\mathrm{O}_{1}$ <br> $(12)$ | $\mathrm{O}_{0}$ <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code | $\mathrm{V}_{\mathrm{IL}}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 |
| Device Code | $\mathrm{V}_{\text {IH }}$ | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | C 4 |

TABLE III. MInimum NMC27C53 Erasure TIme

| Light IntensIty <br> (Micro-Watts/cm <br> ) | Erasure Time <br> (Minutes) |
| :---: | :---: |
| 15,000 | 20 |
| 10,000 | 25 |
| 5,000 | 50 |

## DM77/87SR474

(512 x 8) 4k-Bit Registered TTL PROM

## General Description

The DM77/87SR474 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 512 words by 8 -bits and is available in the TRI-STATE ${ }^{\circledR}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR474 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable $(\overline{\mathrm{G}})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of VCC.
Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77/87SR474 also features an initialize function, INIT. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is synchronous and is loaded into the output register on the next rising edge of the clock. The unprogrammed state of the $\overline{\text { INIT }}$ is all lows, providing a CLEAR function when not programmed.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable synchronous register INITIALIZE
- 24-pin, 300 mil thin-DIP package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming
- All parameters guaranteed over temperature
- Pinout compatible with DM77SR181 (1k x 8) Registered PROM for future expansion

Block Diagram


Pin Names

| $A 0-A 8$ | Addresses |
| :--- | :--- |
| C | Clock |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{GS}}$ | Synchronous <br> Output Enable |
| $\overline{\mathrm{INIT}}$ | Initialize |
| NC | No Connection |
| $\mathrm{Q0}-\mathrm{Q7}$ | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

TL/D/9201-1

## Connection Diagrams

Dual-In-Line-Package


Top View
Order Number DM77/87SR474J, 474BJ DM87SR474N, 474BN
See NS Package Number J24A or N24A

Plastic Chip Carrier (PLCC)


TL/D/9201-3
Top View
Order Number DM87SR474V, 474BV See NS Package Number V28A

## Ordering Information

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Min Address to CLK <br> Setup Time (ns) |
| :--- | :---: |
| DM87SR474BJ | 35 |
| DM87SR474J | 50 |
| DM87SR474BN | 35 |
| DM87SR474N | 50 |
| DM87SR474BV | 35 |
| DM87SR474V | 50 |


| Parameter/Order Number | Min Address to CLK <br> Setup Time (ns) |
| :--- | :---: |
| DM77SR474BJ | 40 |
| DM77SR474J | 55 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 2) Input Voltage (Note 2)

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

-1.2 V to +5.5 V
-0.5 V to +5.5 V
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Lead Temp. (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
ESD to be determined.
Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM77SR474 |  |  | DM87SR474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| I/L | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $I_{1 H}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $V_{C}$ | Input Clamp Voltage | $V_{C C}=M i n, l_{1 N}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $C_{1}$ | Input Capacitance | $\begin{array}{\|l} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \\ \hline \end{array}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $V_{C C}=$ Max, Inputs Grounded All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=M a x \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | + 50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| VOH | Output Voltage High | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated othenwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter |  | DM77SR474 |  |  | DM87SR474 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{S(A)}$ | Address to C (High) | SR474 | 55 | 20 |  | 50 | 20 |  | ns |
|  | S | SR474B | 40 | 20 |  | 35 | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{A})$ | Address to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {S(INITS) }}$ | $\overline{\text { INITS }}$ to C (High) Setup Time |  | 30 | 20 |  | 25 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}(\underline{\text { INITS }}$ ) | $\overline{\text { INITS to C (High) Hold Time }}$ |  | 0 | -5 |  | 0 | -5 |  | ns |
| $t_{\text {PHL (C) }}$ <br> tPLH(C) | Delay from C (High) to Output (High or Low) | SR474 |  | 15 | 30 |  | 15 | 27 | ns |
|  |  | SR474B |  | 15 | 25 |  | 15 | 20 |  |
| twh(C) <br> twL(C) | C Width (High or Low) |  | 25 | 13 |  | 20 | 13 |  | ns |
| $\mathrm{t}_{\text {S(GS) }}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time |  | 10 | 0 |  | 10 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PZH}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Output Active (High or Low) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PZH}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Output Active (High or Low) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\begin{aligned} & t_{\mathrm{PLZ}}(\mathrm{C}) \\ & \mathrm{t}_{\mathrm{PHZ}(\mathrm{C})} \end{aligned}$ | Delay from C (High) <br> to Output Inactive (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPL}(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PHZ}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Output Inactive (TRI-STATE) |  |  | 15 | -. 30 |  | -15 | 25 | --. ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## DM77/87SR476

## (512 x 8) 4k-Bit Registered TTL PROM

## General Description

The DM77/87SR476 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 512 words by 8 -bits and is available in the TRI-STATE ${ }^{\oplus}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR476 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable $(\bar{G})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $V_{C C}$.
Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.
The DM77SR476 also features an initialize function, INIT. The initialize function provides the user with an extra word
of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is asynchronous and is loaded into the output register when $\mathbb{I N I T}$ is brought low. The unprogrammed state of the INIT is all lows $\overline{\mathrm{PS}}$ loads ones into the output registers when brought low.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- Functionally compatible with AM27S25
- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable asynchronous INITIALIZE
- 24-pin, 300 mil thin-dip package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming
- All parameter's guaranteed over temperature
- Preset input


## Block Diagram



Pin Names

| A0-A8 | Addresses |
| :--- | :--- |
| C | Clock |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{GS}}$ | Synchronous <br> Output Enable |
| $\overline{\mathrm{NIT}}$ | Initialize |
| $\overline{\mathrm{PS}}$ | Preset |
| $\mathrm{QO}-\mathrm{Q7}$ | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagrams

## Dual-In-Line Package



Top View

Plastic Chip Carrier (PLCC)


TL/D/9202-3
Top Vlew
Order Number DM87SR476V or 476BV See NS Package Number V28A

Order Number DM77/87SR476J, 476BJ, DM87SR476N or 476BN
See NS Package Number J24A or N24A

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 2)
Input Voltage (Note 2)
Output Voltage (Note 2)
Storage Temperature
Lead Temperature (Soldering, 10 sec .)
ESD to be determined

$$
\begin{array}{r}
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-1.2 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
300^{\circ} \mathrm{C}
\end{array}
$$

Note 1: Absolute Maximum Ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{A}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 1)

| Symbol | Parameter | Conditions | DM77SR476, 476B |  |  | DM87SR476, 476B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $V_{C C}=M_{\text {ax }} V^{\prime} V_{\text {I }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=$ Max, $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| Co | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ${ }^{\text {I C C }}$ | Power Supply Current | $V_{C C}=$ Max, Input Grounded <br> All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | +50 | -50 |  | + 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 2: During los measurements, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter |  | DM77SR476, 476B |  |  | DM87SR476, 476B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{ts}_{\mathbf{S}(\mathrm{A})}$ | Address to C (High) Setup Time | SR476 | 55 | 20 |  | 50 | 20 |  | ns |
|  |  | SR476B | 40 | 20 |  | 35 | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}(\mathrm{C})$$t_{P L H(C)}$ | Delay from C (High) to Output (High or Low) | SR476 |  | 15 | 30 |  | 15 | 27 | ns |
|  |  | SR476B |  | 15 | 25 |  | 15 | 20 |  |
| $\begin{aligned} & \mathrm{t}^{\mathrm{tWH}(\mathrm{C}} \end{aligned}$ | C Width (High or Low) |  | 25 | 13 |  | 20 | 13 |  | ns |
| $\mathrm{t}_{\mathrm{s}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time |  | 10 | 0 |  | 10 | 0 |  | ns |
| $t_{\text {H(GS) }}$ | $\overline{\mathrm{GS}}$ to C (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| tPLH( $\overline{\text { PS }}$ ) | Delay from PS (Low) to Output (High) |  |  | 20 | 40 |  | 20 | 30 | ns |
|  | Delay from INIT (Low) to Output (Low or High) |  |  | 20 | 40 |  | 20 | 30 | ns |
| ${ }^{\text {W WL(PS) }}$ | $\overline{\text { PS Pulse Width (Low) }}$ |  | 15 | 10 |  | 15 | 10 |  | ns |
| $\mathrm{t}_{\text {WLIINIT }}$ | INIT Pulse Width (Low) |  | 15 | 10 |  | 15 | 10 |  |  |
| $\mathrm{t}_{5}(\overline{\mathrm{PS}})$ | $\overline{\text { PS Recovery (High) to C (High) }}$ |  | 25 | 10 |  | 20 | 10 |  | ns |
| $\mathrm{t}_{5}(\overline{\mathrm{~N} T \mathrm{IT}}$ ) | $\overline{\text { INIT }}$ Recovery (High) to C (High) |  | 25 | 10 |  | 20 | 10 |  | ns |
| $\begin{array}{r} \text { tpzL(C) } \\ \text { tpZH }(\mathrm{C}) \end{array}$ | Delay from C (High) to Active Output (High or Low) |  |  | 20 | 35 |  | 20 | 30 | ns |
|  | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (High or Low) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\begin{aligned} & \text { tpzL(C) } \\ & \text { tpHZ(C) } \\ & \hline \end{aligned}$ | Delay from C (High) to Inactive Output (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \operatorname{tpzL}(\bar{G}) \\ & \operatorname{tPHZ(\overline {G})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (High) to Inactive Output (TRI-STATE) |  |  | 15 | 30 |  | 15 | 25 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## DM77/87SR27

## General Description

The DM77/87SR27 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 512 words by 8 bits and is available in the TRI-STATE ${ }^{\circledR}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR27 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable ( $\overline{\mathrm{GS}}$ ) is high before the rising edge of the clock, or if the asynchronous chip enable $(\overline{\mathrm{G}})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $\mathrm{V}_{\mathrm{CC}}$.
Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the
rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- Functionally compatible with Am27S27
- On-chip, edge-triggered registers

■ Synchronous and asynchronous enables for word expansion

- 22-pin 400-mil thin-DIP package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses

■ TRI-STATE outputs

- Low voltage TRI-SAFETM programming
- All parameters guaranteed over temperature


## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A8 | Addresses |
| C | Clock |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{GS}}$ | Synchronous <br> Output Enable |
| Q0-Q7 | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagram



Top View

Ordering Information
Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Min Address to C <br> Setup Time (ns) |
| :--- | :---: |
| DM87SR27BJ | 35 |
| DM87SR27J | 50 |
| DM87SR27BN | 35 |
| DM87SR27N | 50 |

Military Temp Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Min Address to C <br> Setup Time (ns) |
| :--- | :---: |
| DM77SR27BJ | 40 |
| DM77SR27J | 55 |

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the Natlonal Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage (Note 1) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 1) | -1.2 V to +5.5 V |
| Output Voltage (Note 1) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD rating to be determined. |  |

Note: Absolute maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended; operations should be limited to those conditions specified under DC Electrical Characteristics.

## Operating Conditions

| Supply Voltage (VCC) |  |
| :--- | ---: |
| Military | 4.5 V to 5.5 V |
| Commercial | 4.75 V to 5.25 V |
| Ambient Temperature ( $\left.\mathrm{T}_{\mathrm{A}}\right)$ |  |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Logical " 0 " Input Voltage | 0 V to 0.8 V |
| Logical "1" Input Voltage | 2.0 V to 5.5 V |

DC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ unless otherwise speciiied

| Symbol | Parameter | Test Conditions | DM77SR27 |  |  | DM87SR27 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| I/L | Input Load Current | $V_{C C}=M_{\text {ax }}, V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input Leakage Current | $V_{C C}=M a x, V_{I N}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $V_{C C}=M a x, V_{I N}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | $V$ |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $V_{C C}=M i n, l_{1 N}=-18 \mathrm{~mA}$ |  | -0.8 | $-1.2$ |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, V_{O}=2.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs } \mathrm{Off} \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=M a x \\ & \text { (Note 2) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $V_{C C}=M a x, V_{O}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V}$ <br> Chip Disabled |  |  | + 50 |  |  | + 50 | $\mu \mathrm{A}$ |
|  |  |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 2: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter |  | DM77SR27 |  |  | DM87SR27 |  |  | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }_{\text {ts }}(\mathrm{A})$ | Address to C (High) Setup Time | SR27 | 55 | 20 |  | 50 | 20 |  | ns |
|  |  | SR27B | 40 | 20 |  | 35 | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| ${ }^{\text {t }}$ PHL(C) | Delay from C (High) <br> to Output (High or Low) | SR27 |  | 15 | 30 |  | 15 | 27 | ns |
| ${ }^{\text {PPLH(C) }}$ |  | SR27B |  | 15 | 25 |  | 15 | 20 |  |
| $t_{W H(C)}$ <br> $t_{W L}(C)$ | C Width (High or Low) |  | 25 | 13 |  | 25 | 13 |  | ns |
| $\mathrm{t}_{\mathrm{S}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time |  | 10 | 0 |  | 10 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PZH}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Active Output (High or Low) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \operatorname{tpZL}(\overline{\mathrm{G}}) \\ & \operatorname{tpZH}(\overline{\bar{G}}) \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (Low or High) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZ}(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PHZ}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Inactive Output (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \operatorname{tPLZ}(\overline{\mathrm{G}}) \\ & \operatorname{tpHZ}^{(\mathrm{G})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (High) <br> to Inactive Output (TRI-STATE) |  |  | 15 | 30 |  | 15 | 25 | ns |

Programming Parameters Do not test or you may program the device

| Symbol | Parameter | Test Conditions | Min | Recommended Value | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCP }}$ | Required $\mathrm{V}_{\mathrm{CC}}$ for Programming |  | 10 | 10.5 | 11 | V |
| ICCP | ICC During Programming | $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ |  |  | 750 | mA |
| $\mathrm{V}_{\mathrm{OP}}$ | Required Output Voltage for Programming |  | 10 | 10.5 | 11 | $\checkmark$ |
| lop | Output Current While Programming | $\mathrm{V}_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| $\mathrm{I}_{\mathrm{RR}}$ | Rate of Voltage Change of $\mathrm{V}_{\mathrm{CC}}$ or Output |  | 1 |  | 10 | $\mathrm{V} / \mu \mathrm{s}$ |
| PWE | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {CCVL }}$ | Required Low $V_{\text {CC }}$ for Verification |  | 3.8 | 4 | 4.2 | V |
| $\mathrm{V}_{\text {CCVH }}$ | Required High V ${ }_{\text {CC }}$ for Verification |  | 5.8 | 6 | 6.2 | V |
| $M_{\text {DC }}$ | Maximum Duty Cycle for $\mathrm{V}_{\text {CC }}$ at $\mathrm{V}_{\text {CCP }}$ |  |  | 25 | 25 | \% |

## Functional Description

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and
wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## Functional Description (Continued)

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## DM77/87SR27 Programming Procedure

National Schottky PROMs are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical " 0 ") for all addresses. To generate high (logical " 1 ") levels at the outputs, the device must be programmed. Information regarding commercially available programming equipment may be obtained from National. If it is desired to build your own programmer, the following conditions must be observed.

1. Programming should be attempted only at ambient temperatures between 15 and 30 degrees Celsius.
2. Address and Enable inputs must be driven with TTL logic levels during programming and verification.
3. Programming will occur at the selected address when $V_{C C}$ is at 10.5 V , and at the selected bit location when the output pin, representing that bit, is at 10.5 V , and the device is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedures must be followed:
a) Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to asynchronous chip Enable input $\overline{\mathrm{G}}$. Synchronous chip Enable $\overline{\mathrm{GS}}$ should be held low throughout the entire programming procedure.
b) Increase $\mathrm{V}_{\mathrm{CC}}$ from nominal $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$ with a slew rate between $1.0 \mathrm{~V} / \mu \mathrm{s}$ and $10 \mathrm{~V} / \mu \mathrm{s}$. Since $\mathrm{V}_{\mathrm{CC}}$ is the source of the current required to program the fuse as well as the Icc for the device at the programming voltage, it must be capable of supplying 750 mA at 11 V .
c) Select the output where a logical high is desired by raising that output voltage to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$. Limit the slew rate from $1.0 \mathrm{~V} / \mu \mathrm{s}$ to $10 \mathrm{~V} / \mu \mathrm{s}$. This voltage may occur simultaneously with the increase in $\mathrm{V}_{\mathrm{CC}}$, but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of $20 \mathrm{k} \Omega$ minimum. (Remember that the outputs of the device are disabled at this time.)
d) Enable the device by taking the chip Enable $\overline{\mathbf{G}}$ to a low level. This is done with a pulse of $10 \mu \mathrm{~s}$. The $10 \mu \mathrm{~s}$ duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing $\mathrm{V}_{\mathrm{CC}}$ to $4.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for one verification and to $6.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for a second verification. Verification at $V_{C C}$ levels of 4.0 V and 6.0 V will guarantee proper output states over the $\mathrm{V}_{\mathrm{CC}}$ and temperature range of the programmed part. Each data verification must be preceded by a positive going (low to high) clock edge to load the data from the array into the output register. The device must be Enabled to sense the state of the outputs. During verification, the loading of the output must be within specified $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{I}_{\mathrm{OH}}$ limits. Steps $\mathrm{b}, \mathrm{c}$, and d must be repeated up to 10 times or until verification that the bit has been programmed.
f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
g) Repeat steps a through e for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of $\mathrm{V}_{\mathrm{CC}}$ at the programming voltage must be limited to a maximum of $25 \%$. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.
Note: Since only an enable device is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

## AC Test Load



TL/D/6686-3

## DM77/87SR181 <br> (1024 x 8) 8k-Bit Registered TTL PROM

## General Description

The DM77/87SR181 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on chip. This device is organized as 1024 -words by 8 -bits and is available in the TRI-STATE ${ }^{\otimes}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR181 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable (GS) is high before the rising edge of the clock, or if the asynchronous chip enable $(\bar{G})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $V_{C C}$.
Data is read from the PROM by first applying an address to inputs A0-A9. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77/87SR181 also features an initialize function INIT. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is synchronous and is loaded into the output register on the next rising edge of the clock. The unprogrammed state of the INIT is all lows.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable register initialize

24-pin, 300 mil package

- 40 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming
- All parameters guaranteed over temperature


## Block Diagram



## Connection Diagrams

Dual-In-Line Package

| $A 7-1$ | 24 | $-V_{C C}$ |
| :--- | :--- | :--- | :--- |
| $A 6-1$ | 23 | $-A 8$ |
| $A 5-3$ | 22 | $-A 9$ |
| $A 4-4$ | 21 | $-\bar{G}$ |
| $A 3-5$ | 20 | $-\overline{N I T S}$ |
| $A 2=6$ | 19 | $-\overline{G S}$ |
| $A 1-7$ | 18 | $-C$ |
| $A 0-8$ | 17 | $-Q 7$ |
| $Q 0-9$ | 16 | $-Q 6$ |
| $Q 1-10$ | 15 | $-Q 5$ |
| $Q 2-11$ | 14 | $-Q 4$ |
| $G N D-12$ | 13 | $-Q 3$ |

Top View
Order Number DM77/87SR181J or DM87SR181N See NS Package Number J24A or N24A

## Ordering Information

Commerclal Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number |
| :--- |
| DM87SR181J |
| DM87SR181N |
| DM87SR181V |

Plastic Leaded Chip Carrier (PLCC)


TL/D/9195-3
Top View
Order Number DM87SR181V
See NS Package Number V28A

Military Temp Range ( $-\mathbf{5 5 ^ { \circ }} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter/Order Number |
| :--- |
| DM77SR181J |


#### Abstract

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. | Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ | ESD rating to be determined. Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at those values. Note 2: These limits do not apply during programming. For the programming settings, refer to the programming instructions.


## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0' Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |


| Symbol | Parameter | Conditions | DM77SR181 |  |  | DM87SR181 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }_{\text {ts }}(\mathrm{A})$ | Address to C (High) Setup Time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 50 | 20 |  | 40 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\text {S( }}^{\text {(INITS }}$ ) | INITS to C (High) Setup Time |  | 35 | 20 |  | 30 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H} \text { (INITS) }}$ | $\overline{\text { NITS }}$ to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| ${ }^{\text {tpHL(C) }}$ <br> $\mathrm{t}_{\mathrm{PLH}(\mathrm{C})}$ | Delay from C (High) <br> to Output (High or Low) |  |  | 15 | 30 |  | 15 | 20 | ns |
| ${ }^{\mathbf{t}} \mathbf{W H}(\mathrm{C})$ <br> twL(C) | C Width (High or Low) |  | 25 | 13 |  | 20 | 13 |  | ns |
| $\mathrm{t}_{\text {S (GS) }}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time |  | 15 | 0 |  | 15 | 0 |  | ns |
| $t_{H}(\overline{\mathrm{GS}})$ | $\overline{\mathrm{GS}}$ to C (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\begin{aligned} & \mathrm{tPZL}(\mathrm{C}) \\ & \mathrm{tpZH}(\mathrm{C}) \\ & \hline \end{aligned}$ | Delay from C (High) <br> to Active Output (High or Low) | $C_{L}=30 \mathrm{pF}$ |  | 20 | 30 |  | 20 | 25 | ns |
| $\begin{aligned} & \operatorname{tPZL}(\overline{\bar{G}}) \\ & \operatorname{tpZH}(\overline{\mathrm{G}}) \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) <br> to Active Output (Low or High) |  |  | 15 | 30 |  | 15 | 25 | ns |
| $\begin{aligned} & t_{\mathrm{PLZ}}(\mathrm{C}) \\ & \mathrm{t}_{\mathrm{PHZ}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Inactive Output (TRI-STATE) | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}($ Note 1$)$ |  | 20 | 30 |  | 20 | 25 | ns |
|  | Delay from $\overline{\mathrm{G}}$ (High) to Inactive Output (TRI-STATE) |  |  | 15 | 30 |  | 15 | 25 | ns |

Note: All typical values are for $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $\mathrm{V}_{\mathrm{CC}}$ and temperature.

## DM77/87SR183

( $1 \mathrm{k} \times 8$ 8) 8k-Bit Registered TTL PROM

## General Description

The DM77/87SR183 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 1024 words by 8 -bits and is available in the TRI-STATE ${ }^{\text {© }}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR183 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable (GS) is high before the rising edge of the clock, or if the asynchronous chip enable $(\bar{G})$ is held high. The outputs are enabled when $\overline{\mathrm{GS}}$ is brought low before the rising edge of the clock and $\overline{\mathrm{G}}$ is held low. The $\overline{\mathrm{GS}}$ flip-flop is designed to power up to the "OFF" state with the application of $V_{C C}$.
Data is read from the PROM by first applying an address to inputs A0-A9. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77/87SR183 also features an initialize function, $\overline{I N I T}$. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. The initialize function is asynchronous and is loaded into the output register when INIT is brought low. The unprogrammed state of the $\overline{\mathbb{N} I T}$ is all lows.
PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## Features

- Functionally compatible with AM27S35
- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- 24-pin, 300 mil thin-dip package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming

■ All parameters guaranteed over temperature

## Block Diagram



| Pin Names |  |
| :--- | :--- |
| A0-A9 | Addresses |
| C | Clock |
| $\overline{\mathrm{G}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{GS}}$ | Synchronous <br> Output Enable |
| $\overline{\text { INIT }}$ | Initialize |
| Q0-Q7 | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagrams

Dual-In-Line Package


Top View
Order Number DM77/87SR183J, 183BJ, DM87SR183N or 183BN
See NS Package Number J24A or N24A

Plastic Leaded Chip Carrier (PLCC)


TL/D/8351-8
Top View
Order Number DM87SR183V or 183BV See NS Package Number V28A

## Ordering Information

| Commerclal Temp Range $\left(\mathbf{0}^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{7 0 ^ { \circ }} \mathbf{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Min Address to CLK <br> Setup Time (ns) |
| DM87SR183BJ | 35 |
| DM87SR183J | 40 |
| DM87SR183BN | 35 |
| DM87SR183N | 40 |
| DM87SR183BV | 35 |
| DM87SR183V | 40 |


| Millitary Temp Range $\left(-\mathbf{5 5}{ }^{\circ} \mathrm{C}\right.$ to $\left.\mathbf{+ 1 2 5 ^ { \circ }} \mathbf{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Min Address to CLK <br> Setup Time (ns) |
| DM77SR183BJ | 40 |
| DM77SR183J | 45 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availabillty and specifications.

| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec. ) | $300^{\circ} \mathrm{C}$ |
| ESD rating to be determined |  |

## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77SR183, 183B |  |  | DM87SR183, 183B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ILL | Input Load Current | $V_{C C}=M a x ., V_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $V_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  | 4.0 |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs } \mathrm{Off} \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max., Inputs Grounded All Outputs Open |  | 135 | 185 |  | 135 | 185 | mA |
| Ios | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| Ioz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | +50 | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter |  | DM77SR183, 183B |  |  | DM87SR183, 183B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }^{\text {t }}(\mathrm{A})$ | Address to C (High) Setup Time | SR183 | 45 | 20 |  | 40 | 20 |  | ns |
|  |  | SR183B | 40 | 20 |  | 35 | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time |  | 0 | -5 |  | 0 | -5 |  | ns |
| ${ }^{\text {tPHL(C) }}$ | Delay from C (High) to Output (High or Low) | SR183 |  | 15 | 30 |  | 15 | 25 | ns |
| ${ }^{\text {PPLH(C) }}$ |  | SR183B |  | 15 | 25 |  | 15 | 20 |  |
| $t_{\text {WH(C) }}$ <br> twL(C) | C Width (High or Low) |  | 20 | 10 |  | 15 | 10 |  | ns |
| $\mathrm{t}_{\mathrm{S} \text { (GS) }}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time |  | 15 | 0 |  | 15 | 0 |  | ns |
| $\mathrm{t}_{\mathrm{H} \text { ( } \overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Hold Time |  | 5 | 0 |  | 5 | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}(\overline{\mathrm{INTT}}) \\ & \mathrm{t}_{\mathrm{PHL}}(\overline{\mathrm{IN} \mid \mathrm{T}}) \end{aligned}$ | Delay from INIT (Low) to Output (Low or High) |  |  | 20 | 35 |  | 20 | 30 | ns |
| ${ }^{\text {W }}$ WL(INIT) | INIT Pulse Width (Low) |  | 30 | 10 |  | 25 | 10 |  | ns |
| ${ }^{\text {t }}$ ( $(\overline{\text { INIT }}$ ) | INIT Recovery (High) to C (High) |  | 20 | 10 |  | 20 | 10 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PZH}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Active Output (High or Low) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \operatorname{t}_{\text {PZL }}(\overline{\mathrm{G}}) \\ & \mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{G}}) \\ & \hline \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (Low or High) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \mathrm{tpLZ}^{(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PHZ}(\mathrm{C})} \end{aligned}$ | Delay from C (High) to Inactive Output (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |
| $\begin{aligned} & \operatorname{tPLZ}^{(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PHZ}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (High) to Inactive Output (TRI-STATE) |  |  | 20 | 35 |  | 20 | 30 | ns |

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## General Description

The DM77/87SR191 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 2 k words by 8 bits and is available in the TRI-STATE ${ }^{\otimes}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR191 also offers maximum flexibility for memory expansion and data bus control by providing either synchronous or asynchronous output enables. When using the asychronous chip select function, all outputs will go "OFF" when $\overline{\mathrm{G}}$ is held high. The output will be enabled when $\overline{\mathrm{G}}$ is held low. When architecturally programmed to synchronous chip select, all outputs will go "OFF" synchronous to the clock if $\overline{\mathrm{GS}}$ is held high before the rising edge of the clock. The output will synchronously be enabled if held low before the rising edge of the clock. The GS flip-flop is designed to power up to the "OFF" state with the application of Vcc.
Data is read from the PROM by first applying an address to inputs $A 0-A 10$. During the set-up time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77SR191 also features an initialize INITS. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INITS. With the synchronous initialize function of the SR191, the initialize word is loaded into the master flip-flop when INITS is brought low and appears on the output during the rising edge of the clock. The unprogrammed state of the initialize word is all lows.
The function of chip select is shipped from the factory as an asynchronous $\bar{G}$ function and must be architecturally programmed to perform the synchronous function, GS.

## Features

- SR191 functionally compatible with AM27S47
- On-chip, edge-triggered registers.
- Architecturally programmable asynchronous/synchronous chip select.
- Single pin INITIALIZE
- 24-pin, 300 mil thin-dip package.
- 25 ns addresses setup and 15 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming
- All parameters guaranteed over temperature

Block Diagram


## Connection Diagrams

Dual-In-LIne Package


Top View
Order Number DM77/87SR191J or DM87SR191N
See NS Package Number J24A or N24A

Plastic Leaded Chip Carrier (PLCC)


TL/D/5512-3
Top View
Order Number DM87SR191V
See NS Package Number V28A

## Ordering Information

Commercial Temp Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter/Order Number | Min Address to CLK <br> Setup Time |
| :--- | :---: |
| DM87SR191J | 18 |
| DM87SR191N | 18 |
| DM87SR191V | 18 |


| Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Min Address to CLK <br> Setup Time |
| DM77SR191J | 25 |

## Absolute Maximum Ratings <br> (Note 1)

If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (10 seconds) | $300^{\circ} \mathrm{C}$ |

ESD rating to be determined.

Operating Conditions

| rating Condit | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

## DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77SR191 |  |  | DM87SR191 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $V_{C C}=M a x ., V_{I N}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $V_{C}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}^{-}}=25^{\circ} \mathrm{C},-1 \mathrm{MHz} \end{aligned}$ |  | 4.0 | --- |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \text { Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $V_{C C}=$ Max., Inputs Grounded <br> All Outputs Open |  | 140 | 190 |  | 140 | 190 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=0 V, V_{C C}=\text { Max. } \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | +50 | -50 |  | + 50 | $\mu \mathrm{A}$ |
| V OH | Output Voltage High | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter | DM77SR191 |  |  | DM87SR191 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }^{\text {t }}$ (A) | Address to C (High) Setup Time | 25 | 12 |  | 18 | 12 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time | 0 | -3 |  | 0 | -3 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ (C) <br> $\mathrm{t}_{\mathrm{PLH}}(\mathrm{C})$ | Delay from C (High) to Output (High or Low) |  | 6 | 15 |  | 6 | 10 | ns |
| $\mathrm{t}_{\mathrm{WH}}(\mathrm{C})$ | Clock Width High | 8 | 3 |  | 5 | 3 |  | ns |
| $t_{\text {WL }}(\mathrm{C})$ | Clock Width Low | 12 | 6 |  | 9 | 6 |  | ns |
| $\mathrm{t}_{\mathbf{S}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time (Note 5) | 15 | 2 |  | 10 | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | GS to C (High) Time (Note 5) | 5 | -2 |  | 5 | -2 |  | ns |
| $\mathrm{t}_{\mathrm{H} \text { (INITS })}$ | INITS to C (High) Hold Time |  | -5 |  | 0 | -5 |  | ns |
| $\mathrm{t}_{\mathrm{S}}(\overline{\text { INITS }}$ ) | INITS to C (High) Setup Time | 15 | 5 |  | 15 | 5 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\mathrm{C})} \\ & \mathrm{t}_{\mathrm{PZH}(\mathrm{C})} \\ & \hline \end{aligned}$ | Delay from C (High) to Active Output (High or Low) (Note 5) |  | 6 | 20 |  | 6 | 15 | ns |
| $\begin{aligned} & \operatorname{tPZL(\overline {G})} \\ & \operatorname{t}_{\mathrm{PZH}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (Low or High) (Note 6) |  | 6 | 20 |  | 6 | 15 | ns |
| $t_{\text {PLZ }}(\mathrm{C})$ <br> $\mathrm{t}_{\mathrm{PHZ}}(\mathrm{C})$ | Delay from C (High) to Inactive Output (TRI-STATE) (Note 5) |  | 6 | 20 |  | 6 | 15 | ns |
| $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{G}})$ <br> $t_{\mathrm{PHZ}}(\overline{\mathrm{G}})$ | Delay from $\mathbf{G}$ (High) to Inactive Output (TRI-STATE) (Note 6) |  | 6 | 20 |  | 6 | 15 | ns |

Note 5: Applies only when asynchronous ENABLE (GS) function is used.
Note 6: Applies only when synchronous ENABLE ( $\overline{\mathrm{G}}$ ) function is used.

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To data, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metalization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## National Semiconductor <br> DM77/87SR193 <br> (2k x 8) 16k-Bit Registered TTL PROM

## General Description

The DM77/87SR193 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 2 k words by 8 bits and is available in the TRI-STATE ${ }^{\circledR}$ output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR193 also offers maximum flexibility for memory expansion and data bus control by providing either synchronous or asynchronous output enables. When using the asynchronous chip select function, all outputs will go "OFF" when $\bar{G}$ is held high. The output wil be enabled when $\bar{G}$ is held low. When architecturally programmed to synchronous chip select, all outputs will go "OFF" synchronous to the clock if $\overline{\mathrm{GS}}$ is held high before the rising edge of the clock. The output will synchronously be enabled if held low before the rising edge of the clock. The GS flip-flop is designed to power up to the "OFF" state with the application of $V_{c c}$.
Data is read from the PROM by first applying an address to inputs A0-A10. During the set-up time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchro-
nous chip enable can be removed and the output data will remain stable.
The DM77SR193 also features an initialize INIT. The initialize function provides the user with an extra word of programmable memory which is accessed with single pin control by applying a low on INIT. When using the asynchronous initialize SR193, the initialize word is loaded into the output register when INIT is brought low. The unprogrammed state of the initialize word is all lows.
The function of chip select is shipped from the factory as an asynchronous $\overline{\mathrm{G}}$ function and must be architecturally programmed to perform the synchronous function, $\overline{\mathrm{GS}}$.

## Features

- SR193 compatible with AM27S45

■ On-chip, edge-triggered registers

- Architecturally programmable asynchronous/synchronous chip select
■ Single pin INITIALIZE
- 24 pin, 300 mil thin-DIP package
- 25 ns addresses setup and 15 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
- TRI-STATE outputs
- Low voltage TRI-SAFETM programming

■ All parameters guaranteed over temperature

Block Diagram


Pin Names

| A0-A10 | Addresses |
| :--- | :--- |
| C | Clock |
| $\overline{\mathrm{G}} / \overline{\mathrm{GS}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{N} I \mathrm{~T}}$ | Initialize |
| $\mathrm{Q} 0-\mathrm{Q} 7$ | Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## Connection Diagrams



Order Number DM77/87SR193J, 193N
See NS Package Number J24A or N24A

## Ordering Information

| Commerclal Temp Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Min Address to <br> CLK Setup TIme (ns) |
| DM87SR193J | 18 |
| DM87SR193N | 18 |
| DM87SR193V | 18 |

Plastic Leaded Chip Carrier (PLCC)


TL/D/9711-3
Top Vlew
Order Number DM87SR193V
See NS Package Number V28A

| Military Temp Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :---: |
| Parameter/Order Number | Min Address to <br> CLK Setup Time (ns) |
| DM77SR193J | 25 |

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availabillty and specifications.

| Supply Voltage (Note 2) | -0.5 V to +7.0 V |
| :--- | ---: |
| Input Voltage (Note 2) | -1.2 V to +5.5 V |
| Output Voltage (Note 2) | -0.5 V to +5.5 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

ESD rating to be determined

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  |  |  |
| Military | 4.50 | 5.50 | V |
| Commercial | 4.75 | 5.25 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  | . |  |
| Military | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Commercial | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Logical "0" Input Voltage | 0 | 0.8 | V |
| Logical "1" Input Voltage | 2.0 | 5.5 | V |

DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | DM77SR193 |  |  | DM87SR193 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IIL | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  | -80 | -250 |  | -80 | -250 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 25 |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.35 | 0.50 |  | 0.35 | 0.45 | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.80 |  |  | 0.80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -0.8 | -1.2 |  | -0.8 | -1.2 | V |
| $\mathrm{C}_{1}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ | - | -4.0 | --- |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \text {, Outputs Off } \end{aligned}$ |  | 6.0 |  |  | 6.0 |  | pF |
| ICC | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Grounded All Outputs Open |  | 140 | 190 |  | 140 | 190 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & V_{O}=O V, V_{C C}=M a x \\ & \text { (Note 4) } \end{aligned}$ | -20 |  | -70 | -20 |  | -70 | mA |
| loz | Output Leakage (TRI-STATE) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\ & \text { Chip Disabled } \end{aligned}$ | -50 |  | $+50$ | -50 |  | + 50 | $\mu \mathrm{A}$ |
| V OH | Output Voltage High | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{IOH}=-6.5 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  | V |

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: During los measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## Switching Characteristics

| Symbol | Parameter | DM77SR193 |  |  | DM87SR193 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }_{\text {t }}^{\text {S }}$ ( $A$ ) | Address to C (High) Setup Time | 25 | 12 |  | 18 | 12 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{A})}$ | Address to C (High) Hold Time | 0 | -3 |  | 0 | 3 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{PHL}(\mathrm{C})$ <br> $\mathrm{t}_{\mathrm{PLH}}(\mathrm{C})$ | Delay from C (High) to Output (High or Low) |  | 6 | 15 |  | 6 | 10 | ns |
| ${ }^{\text {tWH(C) }}$ | C Width High | 8 | 3 |  | 5 | 3 |  | ns |
| ${ }^{\text {twL }}$ (C) | C Width Low | 12 | 6 |  | 9 | 6 |  | ns |
| $\mathrm{t}_{\mathrm{S}}(\overline{\mathrm{GS}})$ | $\overline{\mathrm{GS}}$ to C (High) Setup Time (Note 5) | 15 | 2 |  | 10 | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\overline{\mathrm{GS}})}$ | $\overline{\mathrm{GS}}$ to C (High) Time (Note 5) | 5 | -2 |  | 5 | -2 |  | ns |
| $\mathrm{t}_{\text {PLH }}(\overline{\mathrm{NIT}})$ $\mathrm{t}_{\mathrm{PH}}(\overline{\mathrm{N} I \mathrm{~T}})$ | Delay from INIT (Low) to Output (Low or High) |  | 8 | 20 |  | 8 | 15 | ns |
| $t^{\text {WL }}$ (INIT) | INIT Pulse Width (Low) | 10 | 5 |  | 10 | 5 |  | ns |
| $\mathrm{t}_{\mathrm{S}(\text { (INTT) }}$ | INIT Recovery (Low or High) to C (High) (Note 6) | 15 | 6 |  | 15 | 6 |  | ns |
| $\begin{aligned} & \mathrm{tPZL}(\mathrm{C}) \\ & \mathrm{t}_{\mathrm{PZH}(\mathrm{C})} \\ & \hline \end{aligned}$ | Delay from C (High) to Active Output (High or Low) (Note 5) |  | 6 | 20 |  | 6 | 15 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}(\overline{\mathrm{G}})} \\ & \mathrm{t}_{\mathrm{PZH}(\overline{\mathrm{G}})} \end{aligned}$ | Delay from $\overline{\mathrm{G}}$ (Low) to Active Output (Low or High) (Note 6) |  | 6 | 20 |  | 6 | 15 | ns |
| $t_{\text {PLZ }}(\mathrm{C})$ <br> $\mathrm{t}_{\mathrm{PHZ}}(\mathrm{C})$ | Delay from C (High) to Inactive Output (TRI-STATE) (Note 5) |  | 6 | 20 |  | 6 | 15 | ns |
| $\begin{aligned} & \operatorname{tPLZ}(\overline{\mathrm{G}})^{t_{\mathrm{PHZ}}(\overline{\mathrm{G}})} \\ & \hline \end{aligned}$ | Delay from $\overline{\mathbf{G}}$ (High) to Inactive Output (TRI-STATE) (Note 6) |  | 6 | 20 |  | 6 | 15 | ns |

Note 5: Applies only when asynchronous ENABLE ( $\bar{G} \mathbf{S}$ ) function is used.
Note 6: Applies only when synchronous ENABLE ( $\bar{G}$ ) function is used.

## Functional Description

## TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow $100 \%$ functional and parametric testing at every stage of the test flow.

## RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

## TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5 V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.
A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5 V , this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{C C}$ and temperature.

## Introduction of Surface Mount Technology

Recent years have seen rapid advances in microcircuit technology. The integrated circuits of the 1980's are more complex than the circuit boards of the 1960's. It is evident that the next decade will bring demands for packages with higher lead counts and closer lead spacing, both to support the greater system density sought by designers.
National Semiconductor Corporation is committed to surface mount devices, for they provide the most practical solution to these needs. Geared to development of high-complexity semiconductor chips National has placed great emphasis on package development and introducing plastic leaded chip carriers with various number of leads as surface mounted components.

## Features of Surface Mount Devices

Surface mount devices have additional features compared to molded Dual-In-Line Packages (DIP):

1. Compact design that saves space during assembly.
2. Mounting on both sides of the substrate.
3. Easier handling and excellent reliability.
4. Automation of the assembly process.
5. Lower board manufacturing costs.
6. Improved operating speed.
7. Increased board density and reduced weight.

## Applications

Surface mount devices can be used where substrate size, as well as weight and thickness are limited. The surface mount device can also be used in areas where conventional packages cannot be used. Areas of application include; portable video cassette recorders, video cameras, hand-held computers, personal computers, electronic toys, car electronics, cameras, telephones, and various telecommunication equipment.

## Products in PLCC

National Semiconductor has a broad Family of high performance PROMs. All the PAL and PROM products presently offered in DIP packages will now be available in the PLCC (plastic leaded chip carrier) package including the 15 ns industries fastest PAL.

## Advantages of PLCC

1. Permits automated assembly.
2. Lower manufacturing costs.
3. Smaller PLCC size, reduces board density and weight.
4. Lower noise and improved frequency response resulting from shorter circuit paths. Automated assembly ensures accurate component placement which improves reliability and provides more consistent product quality.

## Additional Information

National Semiconductor offers a variety of technical briefs covering surface mount topics. These include:
STARTM Tape-and-Reel Shipping System Order Number 113635
Getting Started in Surface Mount (Equipment Suppliers) Order Number 570435
A Basic Guide to Surface Mounting of Electronic Components Order Number 113615
Reliability Report: Small Outline Packages Order Number 570430
Reliability Report: Plastic Chip Carrier Order Number 980040
Surface Mount Technology Notebook Order Number 980020
Plastic Chip Carrier Technology Order Number 113295

## PROM

Series-20 Selection Chart

| Device | $\begin{aligned} & \text { Size } \\ & \text { (Bits) } \end{aligned}$ | Configuration | TAA (max) in ns |  |  |  | $\begin{aligned} & \text { DIP } \\ & \text { pIns } \end{aligned}$ | $\begin{aligned} & \text { PLCC } \\ & \text { pins } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | STD | A-Series | B-Series |  |  |  |
| $\begin{aligned} & \text { DM74S188 OC } \\ & \text { DM74S288 TS } \\ & \hline \end{aligned}$ | 256 | $32 \times 8$ | 35 | 25 | - | 110 | 16 | 20 |
| PL87X288 TS | 256 | $32 \times 8$ | - | - | 15 | 140 | 16 |  |
| $\begin{aligned} & \text { DM74S287 TS } \\ & \text { DM74S387 OC } \end{aligned}$ | 1K | $256 \times 4$ | 50 | 30 | - | 130 | 16 |  |
| DM74S570 OC DM74S571 TS | 2K | $512 \times 4$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 45 \\ 45 \\ \hline \end{array}$ | $35$ | 130 | 16 |  |
| DM74LS471 TS | 2K | $256 \times 8$ | 60 | - | - | 100 | 20 |  |
| $\begin{aligned} & \text { DM74S572 OC } \\ & \text { DM74S573 TS } \end{aligned}$ | 4K | 1,024 $\times 4$ | $\begin{aligned} & 60 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{array}{r} 45 \\ 45 \\ \hline \end{array}$ | $\overline{35}$ | $\begin{array}{r} 140 \\ 140 \\ \hline \end{array}$ | $\begin{aligned} & 18 \\ & 18 \\ & \hline \end{aligned}$ |  |
| DM74S472 TS DM74S473 OC | 4K | $512 \times 8$ | $\begin{aligned} & 60 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 45 \\ 45 \\ \hline \end{array}$ | $35$ | $\begin{aligned} & 155 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ |  |
| DM87S184 OC DM87S185 TS | 8K | $2048 \times 4$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 45 \\ 45 \\ \hline \end{array}$ | $\overline{35}$ | $\begin{aligned} & 140 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 18 \\ & \hline \end{aligned}$ |  |



Top View
Series-24 Selection Chart

| Device | $\begin{aligned} & \text { Size } \\ & \text { (Bits) } \end{aligned}$ | Configuration | TAA (max) in ns |  |  | ICC <br> max <br> in mA | DIP <br> pins | PLCC pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | STD | A-Series | B-Series |  |  |  |
| DM74S474 TS DM74S475 OC | 4K | $512 \times 8$ | 65 | 45 | 35 | 170 | 24 | 28 |
| DM87SR474 REG DM87SR476 REG | 4K | $512 \times 8$ | 50* | - | 35* | 170 | 24 |  |
| DM87S180 OC <br> DM87S181 TS <br> DM87SR181 REG <br> DM87SR183 REG | 8K | $1024 \times 8$ | $\begin{gathered} 55 \\ 55 \\ 40^{*} \\ 40^{*} \end{gathered}$ | $\begin{gathered} \overline{45} \\ \overline{35 *} \end{gathered}$ | - | 170 | 24 |  |
| DM87SR191 REG DM87SR193 REG | 16K |  | $\begin{aligned} & 25^{*} \\ & 25^{*} \end{aligned}$ | - | - |  |  |  |

-setup time

Plastic Leaded Chip Carrier


FIGURE 5. Blpolar PROM Pinout
Plastlc Leaded Chip Carrler


## Programming Support

PROM devices may be programmed with hardware and software readily available in the market. Most programmer manufacturers will offer a PLCC adapter which will fit in existing equipment. For the availability of PLCC adapter please check with your programmer manufacturer.

## Programming Equipment

1. Data I/O
2. Structured Design
3. Stag
4. Dig Elec
5. Kontron
6. Prolog
7. Citel

## Non-Registered PROM Programming Procedure

National Schottky PROMs are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical " 0 ") for all addresses. To generate high (logical " 1 ") levels at the outputs, the device must be programmed. Information regarding commercially available programming equipment may be obtained from National. If it is desired to build your own programmer, the following conditions must be observed:

1. Programming should be attempted only at ambient temperatures between $15^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
2. Address and Enable inputs must be driven with TTL logic levels during programming and verification.
3. Programming will occur at the selected address when $\mathrm{V}_{\mathrm{CC}}$ is at 10.5 V , and at the selected bit location when the output pin, representing that bit, is at 10.5 V , and the device is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
a) Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to one or more "active low" chip enable inputs.
b) Increase $\mathrm{V}_{\mathrm{CC}}$ from nominal to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$ with a slew rate between 1.0 and $10.0 \mathrm{~V} / \mu \mathrm{s}$. Since $\mathrm{V}_{C C}$ is the source of the current required to program the fuse as well as the ICC for the device at the programming voltage, it must be capable of supplying 750 mA at 11.0 V .
c) Select the output where a logical high is desired by raising that output voltage to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$. Limit the slew rate from 1.0 to $10.0 \mathrm{~V} / \mu \mathrm{s}$. This voltage change may occur simultaneously with the increase in $\mathrm{V}_{\mathrm{CC}}$, but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of $20 \mathrm{k} \Omega$ minimum. (Remember that the outputs of the device are disabled at this time).
d) Enable the device by taking the chip enable(s) to a low level. This is done with a pulse of $10 \mu \mathrm{~s}$. The $10 \mu \mathrm{~s}$ duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing $\mathrm{V}_{\mathrm{CC}}$ to $4.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for one verification and to $6.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for a second verification. Verification at $\mathrm{V}_{\mathrm{CC}}$ levels of 4.0 V and 6.0 V will guarantee proper output states over the $\mathrm{V}_{\mathrm{CC}}$ and temperature range of the programmed part. The device must be Enabled to sense the state of the outputs. During verification, the loading of the output must be within specified IOL and $\mathrm{I}_{\mathrm{OH}}$ limits. Steps b, c, and d must be repeated up to 10 times or until verification that the bit has been programmed.
f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
g) Repeat steps a through $f$ for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of $\mathrm{V}_{\mathrm{CC}}$ at the programming voltage must be limited to a maximum of $25 \%$. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.
Note: Since only an enabled device is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

Programming Parameters Do not test or you may program the device

| Symbol | Parameters | Conditions | Min | Recommended Value | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCP }}$ | Required $\mathrm{V}_{\mathrm{CC}}$ for Programming |  | 10.0 | 10.5 | 11.0 | V |
| ICCP | Icc during Programming | $V_{C C}=11 \mathrm{~V}$ |  |  | 750 | mA |
| $\mathrm{V}_{\text {OP }}$ | Required Output Voltage for Programming |  | 10.0 | 10.5 | 11.0 | V |
| lop | Output Current while Programming | $\mathrm{V}_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| $\mathrm{I}_{\text {RR }}$ | Rate of Voltage Change of VCc or Output |  | 1.0 |  | 10.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| PWE | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{S}$ |
| Vccv | Required $\mathrm{V}_{\text {CC }}$ for Verification |  | 5.8 | 6.0 | 6.2 | V |
| $V_{\text {cci }}$ | Required $\mathrm{V}_{\text {CC }}$ for Verification |  | 3.8 | 4.0 | 4.2 | V |
| M ${ }_{\text {DC }}$ | Maximum Duty Cycle for $V_{C C}$ at $V_{C C P}$ |  |  | 25 | 25 | \% |

## Programming Waveforms Non-Registered $P R O M$

$T_{1}=100 \mathrm{~ns} \mathrm{Min}$.
$\mathrm{T}_{2}=5 \mu \mathrm{~s}$ Min. T2 may be $>0$ if $V_{\text {CCP }}$ rises at the same rate or faster than (VOP)
$T_{3}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{4}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{5}=100 \mathrm{~ns} \mathrm{Min}$.
PWE is repeated for 5 additional pulses after verification of $\mathrm{V}_{\mathrm{OH}}$ indicates a bit has been programmed.


NOTE: ENABLE WAVEFORM FOR AN ACTIVE LOW ENABLE. SOME PROMS HAVE MORE THAN ONE CHIP ENABLE. hOLD ALL OTHER ENABLE(S) TO ACTIVE STATE(S).

## Registered PROM Programming Procedure

National Schottky PROMs are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical " 0 ") for all addresses. To generate high (logical " 1 ") levels at the outputs, the device must be programmed. Information regarding commercially available programming equipment may be obtained from National. If it is desired to build your own programmer, the following conditions must be observed:

1. Programming should be attempted only at ambient temperatures between $15^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
2. Address and Enable inputs must be driven with TTL logic levels during programming and verification.
3. Programming will occur at the selected address when $V_{\text {CC }}$ is at 10.5 V , and at the selected bit location when the output pin, representing that bit, is at 10.5 V , and the device is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
a) Select the desired word by applying high or low levels to the appropriate address inputs. Disable the device by applying a high level to asynchronous chip Enable input $\mathbf{G}$. $\overline{G S}$ is held low during the entire programming time.
b) Increase $\mathrm{V}_{\mathrm{CC}}$ from nominal to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$ with a slew rate between 1.0 and $10.0 \mathrm{~V} / \mu \mathrm{s}$. Since $\mathrm{V}_{\mathrm{Cc}}$ is the source of the current required to program the fuse as well as the ICC for the device at the programming voltage, it must be capable of supplying 750 mA at 11 V .
c) Select the output where a logical high is desired by raising that output voltage to $10.5 \mathrm{~V}( \pm 0.5 \mathrm{~V})$. Limit the slew rate from 1.0 to $10.0 \mathrm{~V} / \mu \mathrm{s}$. This voltage change may occur simultaneously with the increase in $V_{C C}$, but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or connected to a high impedance source of $20 \mathrm{k} \Omega$ minimum. (Remember that the outputs of the device are disabled at this time).
d) Enable the device by taking the chip enable ( $\bar{G}$ ) to a low level. This is done with a pulse of $10 \mu \mathrm{~s}$. The $10 \mu \mathrm{~s}$ duration refers to the time that the circuit (device) is enabled. Normal input levels are used and rise and fall times are not critical.
e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing $V_{C C}$ to $4.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for one verification and to $6.0 \mathrm{~V}( \pm 0.2 \mathrm{~V})$ for a second verification. Verification at $V_{\text {CC }}$ levels of 4.0 V and 6.0 V will guarantee proper output states over the $V_{C C}$ and temperature range of the programmed part. Each data verification must be preceded by a positive going (low to high) clock edge to load the data from the array into the output register. The device must be Enabled to sense the state of the outputs. During verification, the loading of the output must be within specified $\mathrm{IOL}_{\mathrm{OL}}$ and $\mathrm{IOH}_{\mathrm{OH}}$ limits. Steps b, c, and d must be repeated up to 10 times or until verification that the bit has been programmed.
f) The initialize word is programmed by setting INIT input to a logic low and programming the initialize word output by output in the same manner as any other address. This can be accomplished by inverting the highest order address input from the PROM programmer and applying it to the INIT input.
g) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
h) Repeat steps a through $f$ for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of $\mathrm{V}_{\mathrm{Cc}}$ at the programming voltage must be limited to a maximum of $25 \%$. This is necessary to minimize device junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

| Programming Parameters Do not test or you may program the device |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameters | Conditions | Min | Recommended Value | Max | Units |
| $V_{\text {CCP }}$ | Required V CC $^{\text {for Programming }}$ |  | 10.0 | 10.5 | 11.0 | V |
| ICCP | $I_{C C}$ during Programming | $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ |  |  | 750 | mA |
| $\mathrm{V}_{\mathrm{OP}}$ | Required Output Voltage for Programming |  | 10.0 | 10.5 | 11.0 | v |
| lop | Output Current while Programming | $V_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| IRR | Rate of Voltage Change of VCC or Output |  | 1.0 |  | 10.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| PWE | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {cCVH }}$ | Required High V ${ }_{\text {cc }}$ for Verification |  | 5.8 | 6.0 | 6.2 | V |
| $V_{\text {cCuL }}$ | Required Low $V_{\text {cc }}$ for Verification* |  | 3.8 | 4.0 | 4.2 | V |
| M ${ }_{\text {c }}$ | Maximum Duty Cycle for $V_{C C}$ at $V_{C C P}$ |  |  | 25 | 25 | \% |

-See DM87SR191/193 and DM77SR191/193 for correct voltage.
Programming Waveforms Registered PROM

$\mathrm{T}_{1}=100 \mathrm{~ns}$ Min.
$T_{2}=5 \mu \mathrm{~s}$ Min. (T2 may be $>0$ if $\mathrm{V}_{\mathrm{CCP}}$ rises at the same rate or faster than $\mathrm{V}_{\mathrm{Op}}$.)
$T_{3}=100 \mathrm{~ns}$ Min
$\mathrm{T}_{4}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{5}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{6}=50 \mathrm{~ns}$ Min.

## Standard Test Loads

Non-Registered PROMs
Registered PROMs


TL/00/2506-3

## Switching Time Waveforms

Non-Registered PROM


TL/00/2506-4
Switching Waveforms Registered PROM


- Device input waveform characteristics are

Repetition rate $=1 \mathrm{MHz}$
Source impedance $=50 \Omega$
Rise and Fall times $=2.5 \mathrm{~ns}$ max.
( 1.0 to 2.0 volt levels)
-TAA is measured with stable enable inputs.
-TEA and TER are measured from the 1.5 volt level on inputs and outputs with all address and enable inputs stable at applicable levels.
*For lol $=16 \mathrm{~mA}, \mathrm{R} 1=300 \Omega$ and $\mathrm{R} 2=600 \Omega$
"for $\mathrm{IOL}^{2}=12 \mathrm{~mA}, \mathrm{R1}=400 \Omega$ and R2 $=800 \Omega$.
" " C " includes scope and jig capacitance.


Key To Timing Diagram

| Waveform | Inputs | Outputs | Waveform | Inputs |
| :---: | :---: | :---: | :---: | :---: |

Programming Parameters Do not test or you may program the device

| Symbol | Parameters | Conditions | Min | Recommended Value | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCCP | Required V ${ }_{\text {CC }}$ for Programming |  | 10.0 | 10.5 | 11.0 | V |
| ICCP | Icc during Programming | $V_{C C}=11 \mathrm{~V}$ |  |  | 750 | mA |
| VOP | Required Output Voltage for Programming |  | 10.0 | 10.5 | 11.0 | V |
| lop | Output Current while Programming | $\mathrm{V}_{\text {OUT }}=11 \mathrm{~V}$ |  |  | 20 | mA |
| $I_{\text {RR }}$ | Rate of Voltage Change of VCc or Output |  | 1.0 |  | 10.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| Pwe | Programming Pulse Width (Enabled) |  | 9 | 10 | 11 | $\mu \mathrm{S}$ |
| $V_{\text {cci }}$ | Required V ${ }_{\text {cc }}$ for Verification |  | $\begin{aligned} & 3.8 \\ & 5.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 6.2 \\ & \hline \end{aligned}$ | V |
| M ${ }_{\text {DC }}$ | Maximum Duty Cycle for $V_{C C}$ at $V_{C C P}$ |  |  | 25 | 25 | \% |

## Programming Waveforms Registered PROM



TL/O0/2506-9
$\mathrm{T}_{1}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{2}=5 \mu \mathrm{~s}$ Min. ( T 2 may be $>0$ if $\mathrm{V}_{\text {CCP }}$ rises at the same rate or faster than $\mathrm{V}_{\mathrm{OP}}$.)
$\mathrm{T}_{3}=100 \mathrm{~ns} \mathrm{Min}$.
$\mathrm{T}_{4}=100 \mathrm{~ns} \mathrm{Min}$.
$\mathrm{T}_{5}=100 \mathrm{~ns}$ Min.
$\mathrm{T}_{\mathrm{B}}=50 \mathrm{~ns}$ Min.

## Approved Programmers for NSC PROMs

| Manufacturer | System \# |
| :--- | :--- |
| DATA I/O | $5 / 17 / 19 / 29 A$ |
| PRO-LOG | M910,M980 |
| KONTRON | MPP80S |
| STAG | PPX |
| AIM | RP400 |
| DIGELEC | UP803 |
| STARPLEXTM |  |

## Quality Enhancement Programs For Bipolar Memory


*Includes 160 hours of burn-in at $125^{\circ} \mathrm{C}$.

# Isoplanar-Z Junction Fuse Principles and Programming 

National Semiconductor Application Note 525

Conventional fusible link bipolar PROMs and programmable logic devices are based upon two dimensional matrices of electrically conductive thin film fusible elements of materials such as nichrome, titanium tungsten, platinum silicide or polysilicon. Each of these thin film technologies has its own unique advantages and disadvantages but all have in common the fact that fuses lie flat on the surface of the silicon and therefore occupy a significant portion of silicon area. Cell area has become increasingly important as device densities have grown from 4 K to 64 K . Manufacturing cost, yields and performance are all directly related to die size which is a strong function of cell area. Previously, reductions in cell area have been accomplished primarily through improvements in photolithographic techniques. Such techniques have been pushed to their limits to produce high density, cost effective programmable memories and logic. The need to shrink cell sizes, especially in higher density devices, is placing severe strains on the manufacturability of thin film fuses.
Junction fuses are the emerging solution to the inherent problems posed by thin film fuses. A junction fuse is simply a PN junction programmable cell. The emitter-base junction of a floating base NPN transistor acts as the fuse element. Because fuses are single vertical transistors (hence the often used name of vertical fuses), they occupy minimal silicon area. The entire fuse structure can essentially be modeled as two diodes connected back-to-back. Before programming, a high impedance (open) path exists between the emitter and collector. The emitter-base diode is reverse biased, preventing read currents from passing through the fuse. During programming, the emitter-base junction is shorted out, leaving a forward biased base-collector (B-C) diode. This diode now appears as a low impedance (closed) path. The fuse junction lies beneath the surface of the silicon so all of the potential thin film fuse related failure modes such as metal migration (growback), freeze out, corrosion, marginally opened fuses and passivation scattering have been eliminated.
The major problem encountered in early $\mathrm{P}-\mathrm{N}$ junction programmable junction fuse development was the requirement of a large cell programming current (typically 200 mA per cell). This large current meant that large transistors were needed in the peripheral programming circuitry. The gain in array size reduction due to small cells was offset by the need for a larger peripheral programming circuitry which, in turn, translated to larger overall die size and higher die cost. The costs were such that, despite their reliability advantages, these devices were never widely commercially accepted.
The most straightforward method to achieve reductions in cell programming current is to use small emitter cells. A small emitter cell increases the effective current density at the emitter-base junction therefore decreasing the overall energy required to program the cell. To reduce emitter size and programming currents without the use of advanced photolithographic equipment, National adopted a simple so-
lution, use a walled emitter cell and an oxide isolated Isoplanar process. With oxide isolation, emitter sizes are defined by the oxide opening and as a result are self aligned, easing manufacturing tolerances.
The main advantages of the Isoplanar-Z process are due to the use of oxide encroachment. The cell emitter is defined using standard photolithography. The surrounding oxide is then laterally grown, shrinking the emitter area and decreasing the effective cell size. Very small self aligned emitterbase junction areas can be achieved quite easily with the encroachment technique. An added benefit of oxide encroachment is that the higher thermal resistivity of the silicon dioxide which surrounds the cells, as compared to silicon, reduces heat loss during programming. This thermal insulation effect further reduces the current required to program a cell. Typical programming currents of 60 mA or below are easily achieved using the Isoplanar-Z process.
Results of reliability and programming yield testing have been excellent. Data have demonstrated typical programming yields in excess of $99 \%$ on a 16,384 -bit PROM and no cell related failures in over 63 billon cell hours of life test.

## PROGRAMMING A JUNCTION FUSE

Programming a junction fuse is accomplished by driving a controlled current through the emitter of the cell, inducing avalanche breakdown of the emitter-base junction. Heat tocally generated at the reverse biased junction causes the Aluminum-Silicon interface to reach the AI-Si eutectic solidus (melting) temperature of approximately $575^{\circ} \mathrm{C}$. The electrically conductive aluminum eutectic then diffuses down through the emitter to the emitter-base junction, forming a permanent short.
The amount of energy required to program a cell is dependent upon encroachment variations. Different methods can be used to supply the varying amount of energy required to program junction fuses. One method is a pulse-read technique, whereby a series of energy pulses of increasing magnitude or duration are applied to the cell. Each pulse applies a specific amount of energy to the cell's emitter-base junction, successively heating the junction until the cell emitter reaches the Aluminum-Silicon eutectic temperature. Once this temperature is reached, migration occurs and the junction shorts. A read is performed after each pulse to detect if the fuse has blown. If additional energy is needed to program any cell, more pulses are applied until the cell blows.
National has approved a current-pulse technique for users with digital requirements. In this method, differences in required programming energy are accounted for by increasing the current amplitude of each subsequent current pulse until programming is achieved. A read is performed after each pulse. This cycle is continued until the cell is programmed. Refer to the Programming Timing Diagram and Programming Specifications for Current-Pulse Programming.
National originally developed a self adjusting current ramp programming technique which delivers the optimum current needed to program each individual cell. With the self adjust-
ing technique a steadily increasing current ramp is applied to a cell until a shorted junction is detected. The exact moment when the junction actually shorts can be sensed by a sharp drop in the voltage across the cell. This voltage drop occurs because the reverse biases E-B diode is no longer in series with the programming path.
Once the moment of programming has been detected, National incorporates the use of a programming ramp "post hold time". The rise in programming current is halted at the level which was required to cause a blow, held for a precise time interval, and then turned off. This means that the amount of additional energy applied to a cell is totally gov-
erned by the amount of current required to program that cell, which is in turn dependent upon cell size. Therefore each cell's additional energy pulse is custom tailored for that specific cell. Experimental data shows that a carefully chosen post hold time can insure a very uniform cell resistance regardless of cell size. The self adjusting current ramp programming scheme allows consistent, repeatable programming and uniform cell resistance, overcoming any effects of process variations on a particular product or differences in cell sizes across product lines. Refer to the Programming Timing Diagram and Programming Specifications for Current-Ramp Programming.

| Symbol | Parameter | Characteristics | MIn | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | Typical Icc at $6.5 \mathrm{~V}=250 \mathrm{~mA}$ | 6.4 | 6.5 | 6.6 | V |
| $t_{r} v_{C C}$ | Power Supply Rise Time (Note 3) |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| $t_{f} V_{C C}$ | Power Supply Fall Time |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| ton | $V_{c c}$ ON Time | See Programming Timing Diagram | (Note 1) |  |  |  |
| toff | $\mathrm{V}_{\text {cc }}$ OFF Time |  | (Note 2) |  |  |  |
|  | Duty Cycle for $V_{\text {CC }}$ | $\mathrm{ton}^{\prime} /\left(\mathrm{t}_{\text {OFF }}+t_{\text {ON }}\right)$ |  |  | 50 | \% |
| READ STROBE |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dRBP }}$ | Read Delay before Programming | Initial Check |  | 3.0 |  | $\mu \mathrm{s}$ |
| $t_{w}$ | Fuse Read Time |  |  | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{d} v_{c c}$ | Delay to $\mathrm{V}_{\text {cc }}$ OFF |  |  | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dRAP }}$ | Delay to Read after Programming | Verify |  | 3.0 |  | $\mu \mathrm{s}$ |
| CHIP SELECT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CSP }}$ | Chip Select Programming Voltage |  | 20.0 | 20.0 | 22.0 | V |
| ICsp | Chip Select Program Current Limit |  | 175 | 180 | 185 | mA |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage LOW |  | 0 | 0 | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage HIGH |  | 2.4 | 5.0 | 5.0 | V |
| $t_{\text {dCs }}$ | Delay to Chip Deselect |  |  | 1.0 |  | $\mu \mathrm{S}$ |
| $\mathrm{trcs}^{\text {che }}$ | Chip Select Pulse Rise Time |  | 3.0 | 4.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {dAP }}$ | Delay to Chip Select Time |  | 0.2 | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f} C S}$ | Chip Select Pulse Fall time |  | 0.1 | 0.1 | 1.0 | $\mu \mathrm{s}$ |
| CURRENT RAMP |  |  |  |  |  |  |
| loplp | Programming Current Linear Point | Point after Which the Programming Current Ramp Must Rise at a Linear Slew Rate |  | 10 | 20 | mA |
| lop (Max) | Output Programming Current Limit | Apply Current Ramp to Selected Output | 155 | 160 | 165 | mA |
| $\mathrm{V}_{\mathrm{OP} \text { (Max) }}$ | Output Programming Voltage Limit |  | 24 | 25 | 26 | V |
| $\mathrm{SR}_{\text {IOP }}$ | Current Slew Rate | Constant after Linear Point | 0.9 | 1.0 | 1.1 | $\mathrm{mA} / \mu \mathrm{s}$ |
| $V_{\text {PS }}$ | Blow Sense Voltage |  | 0.7 |  |  | V |
| $t_{\text {dBP }}$ | Delay to Programming Ramp | VCSP Must be at Minimum | 2.0 | 3.0 |  | $\mu \mathrm{s}$ |
| tLP | Time to Reach Linear Point |  | 0.2 | 1.0 | 10 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{ss}}$ | Program Sense Inhibit |  | 2.0 | 3.0 | 10 | $\mu \mathrm{s}$ |
| $t_{\text {tp }}$ | Time to Program Fuse |  | 3.0 |  | 150 | $\mu \mathrm{S}$ |
| $t_{\text {hap }}$ | Programming Ramp Hold Time | After Fuse Programs | 1.4 | 1.5 | 1.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{flOP}}$ | Program Ramp Fall Time |  |  | 0.1 | 0.2 | $\mu \mathrm{s}$ |
| Note 1: Total time $\mathrm{V}_{\mathrm{CC}}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and <br> Note 2: toff is equal to or greater than $t_{0 N}$. <br> Note 3: Rise and fall times are from $10 \%$ to $90 \%$. <br> Note 4: Recommended programming temperature $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$. |  |  |  |  |  |  |

CURRENT-PULSE PROGRAMMING SPECIFICATIONS (Note 4)

| Symbol | Parameter | Characteristics | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $V_{\text {CC }}$ | Power Supply Voltage | Typical $\mathrm{ICC}^{\text {at }} 6.5 \mathrm{~V}=250 \mathrm{~mA}$ | 6.4 | 6.5 | 6.6 | V |
| $\mathrm{t}_{\mathrm{r}} \mathrm{v}_{\mathrm{CC}}$ | Power Supply Rise Time (Note 3) |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| $t_{f} v_{C C}$ | Power Supply Fall Time |  | 0.2 | 2.0 |  | $\mu \mathrm{s}$ |
| ton | $V_{\text {CC }}$ ON Time | See Programming Timing Diagram | (Note 1) |  |  |  |
| toff | $V_{C C}$ OFF Time |  | (Note 2) |  |  |  |
|  | Duty Cycle for $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{tON}^{\prime}\left(\right.$ (tOFF $\left.+\mathrm{t}_{\text {ON }}\right)$ |  |  | 50 | \% |

READ STROBE (Note 5)

| $t_{d R B P}$ | Read Delay before Programming | Initial Check |  | 3.0 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $t_{w}$ | Fuse Read Time |  |  | 1.0 |  | $\mu \mathrm{~s}$ |
| $t_{d} V_{C C}$ | Delay to $V_{C C}$ OFF |  |  | 1.0 |  | $\mu \mathrm{~s}$ |
| $t_{d R A P}$ | Delay to Read after Programming | Verify |  | 3.0 | $\mu \mathrm{~s}$ |  |

CHIP SELECT

| $V_{\text {CSP }}$ | Chip Select Programming Voltage |  | 20.0 | 20.0 | 22.0 | $V$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\text {CSP }}$ | Chip Select Program Current Limit |  | 175 | 180 | 185 | mA |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Voltage LOW |  | 0 | 0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input Voltage HIGH |  | 2.4 | 5.0 | 5.0 | V |
| $\mathrm{t}_{\text {dCS }}$ | Delay to Chip Deselect |  |  | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {rCS }}$ | Chip Select Pulse Rise Time |  | 3.0 | 4.0 |  | $\mu \mathrm{~s}$ |
| $t_{\text {dAP }}$ | Delay to Chip Select Time |  | 0.2 | 1.0 |  | $\mu \mathrm{~s}$ |
| $t_{\text {fCS }}$ | Chip Select Pulse Fall Time |  | 0.1 | 0.1 | 1.0 | $\mu \mathrm{~s}$ |

## PROGRAMMING CURRENT-PULSE TRAIN

| IIOP | Initial Current Pulse | 937565 |  | 40.0 | 40.0 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOP (Max) | Output Programming Current Limit | Apply Current Pulse to Selected Output | 155 | 160 | 165 | mA |
| $\mathrm{V}_{\text {OP (Max) }}$ | Output Programming Voltage Limit |  | 24 | 25 | 26 | V |
| $\mathrm{t}_{\text {RIOP }}$ | Programming Pulse Rise Time |  | 160 | 100 | 100 | $\mathrm{mA} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{dBP}}$ | Delay to Initial Programming Pulse | $\mathrm{V}_{\text {CSP }}$ Must be at Minimum | 2.0 | 3.0 |  | $\mu \mathrm{s}$ |
| tpw | Programming Pulse Widths |  | 8.0 | 9.0 | 10.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {flop }}$ | Programming Pulse Fall Time (Note 3) |  | 0.1 | 0.1 | 0.2 | $\mu \mathrm{s}$ |
| $\Delta l_{\text {OP }}$ | Current Pulse Step Increase |  | 5.0 | 10.0 | 10.0 | mA |
|  | Duty Cycle for Programming Pulses | Each Successive Pulse is Increased by lop | 10 | 50 | 50 | \% |

Note 1: Total time $V_{C C}$ is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
Note 2: toff is equal to or greater than toN.
Note 3: Rise and fall times are from $10 \%$ to $90 \%$.
Note 4: Recommended programming temperature $T_{C}=+25^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$.
Note 5: Proceed to next address after read strobe indicates programmed cell.

Section 5
ECL I/O Static RAMs

## Section 5 Contents

ECL I/O SRAM Selection Guide ..... 5-3
100K SERIES ECL ..... 5-4
$10014516 \times 4$-Bit Register File (RAM) ..... 5-4
$1004151024 \times 1$-Bit RAM ..... 5-10
$100422256 \times 4$-Bit RAM ..... 5-16
10K SERIES ECL
10145A $16 \times 4$-Bit Register File (RAM) ..... 5-22
$1040216 \times 4$-Bit Register File (RAM) ..... 5-27
$104151024 \times 1$-Bit Static RAM ..... 5-32
$10422256 \times 4$-Bit Static RAM ..... 5-38
BICMOS SRAMS (ECL I/O)
NM100500 ECL I/O 256k BiCMOS SRAM 262,144 x 1-Bit ..... 5-44
NM5100 ECL I/O 256k BiCMOS SRAM 262, $144 \times 1$-Bit ..... 5-52
NM100494/NM4494 64k BiCMOS SRAM 16k x 4 ..... 5-59
NM100504/NM5104 256k BiCMOS SRAM 64k x 4 ..... 5-60
NM100490/NM4490 64k BiCMOS SRAM 64k x 1 ..... 5-61

## ECL I/O Static RAM Selection Guide

| Part Number | Organization <br> (Word x Bit) | Pins | Access (ns) | Temperature Range |
| :---: | :---: | :---: | :---: | :---: |
| 100K LEVEL: |  |  |  |  |
| 100145DC | $16 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100145FC | $16 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100415DC10 | $1 \mathrm{~K} \times 4$ | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100415FC10 | $1 \mathrm{~K} \times 4$ | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100415LC10 | 1K× 4 | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422DC5 | $256 \times 4$ | 24 | 5 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $100422 \mathrm{DC7}$ | $256 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422 DC10 | $256 \times 4$ | 24 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422FC5 | $256 \times 4$ | 24 | 5 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422FC7 | $256 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422FC10 | $256 \times 4$ | 24 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 100422 LC10 | $256 \times 4$ | 24 | 10 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 10K LEVEL: |  |  |  |  |
| 10145ADC | $16 \times 4$ | 16 | 9 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10145AFC | $16 \times 4$ | 16 | 9 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10402DC | $16 \times 4$ | 16 | 6 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10402FC | $16 \times 4$ | 16 | 6 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10415ADC | $1 \mathrm{~K} \times 1$ | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10415DC10 | $1 \mathrm{~K} \times 1$ | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10415FC10 | $1 \mathrm{~K} \times 1$ | 16 | 10 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422DC5 | $256 \times 4$ | 24 | 5 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422DC7 | $256 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422DC10 | $256 \times 4$ | 24 | 10 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422FC5 | $256 \times 4$ | 24 | 5 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422FC7 | $256 \times 4$ | 24 | 7 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| 10422FC10 | $256 \times 4$ | 24 | 10 | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

## $10014516 \times 4$-Bit Register File Random Access Memory

## General Description

The 100145 is a 64-bit register file organized as 16 words of four bits each. Separate address inputs for Read $\left(A R_{n}\right)$ and Write (AW $n$ ) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable ( $\overline{\mathrm{WE}}$ ) inputs are LOW, the circuit is in the Write mode and the latches are in a Hold mode. When either WE input is HIGH, the circuit is in the Read mode, but the outputs can
be forced LOW by a HIGH signal on either of the Output Enable ( $\overline{\mathrm{OE}}$ ) inputs. This makes it possible to tie one WE input and one $\overline{\mathrm{OE}}$ input together to serve as an active-LOW Chip Select ( $\overline{\mathrm{CS}}$ ) input. When this wired $\overline{\mathrm{CS}}$ input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the $\overline{\mathrm{CS}}$ signal goes LOW, provided that the other $\overline{\mathrm{OE}}$ input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.

## Connection Diagrams

24-Pin Ceramic Dual-In-Line Package


Top View
Order Number 100145DC
See NS Package Number J24E*
Optional Processing QR = Burn-In
*For most current package information, contact product marketing.
Logic Symbol

24-Pin Ceramic Flatpak


TL/D/9638-2
Top View
Order Number 100145FC See NS Package Number W24B*

Optional Processing QR = Burn-In
*For most current package information, contact product marketing.

Pin Names

| $A R_{0}-A R_{3}$ | Read Address Inputs |
| :--- | :--- |
| $A W_{0}-A W_{3}$ | Write Address Inputs |
| $\overline{W E}_{1}, \overline{W E}_{2}$ | Read Enable Inputs (Active LOW) |
| $\overline{O E}_{1}, \overline{O E}_{2}$ | Output Enable Inputs (Active LOW) |
| $D_{0}-D_{3}$ | Data Inputs |
| $M R$ | Master Reset Input |
| $Q_{0}-Q_{3}$ | Data Outputs |

## Absolute Maximum Ratings

Storage Temperature
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
Supply Voltage Range
Input Voltage (DC)

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
+175^{\circ} \mathrm{C} \\
-7 \mathrm{~V} \text { to }+0.5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{EE}} \text { to }+0.5 \mathrm{~V}
\end{array}
$$

| Output Current (DC Output High) | -50 mA |
| :--- | ---: |
| Operating Range (Note 1) | -5.7 V to -4.2 V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{\mathrm{IL}(\min )} \end{aligned}$ | Loading is$50 \Omega \text { to }-2 V$ | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L(\max )} \end{aligned}$ |  | -1035 |  | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Low Voltage |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1810 | -1475 | mV |
| I/L | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |  | 0.5 |  | $\mu \mathrm{A}$ |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{v}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)
Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may äffect device reliability.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H}(\max ) \\ & \text { or } V_{\mathrm{IL}(\min )} \end{aligned}$ | Loading with $50 \Omega$ to $-2 V$ | -1020 |  | -870 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | -1810 |  | -1605 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L(\max )} \end{aligned}$ |  | -1030 |  |  | mV |
| $V_{\text {OLC }}$ | Output Low Voltage |  |  |  |  | -1595 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1150 |  | -870 | mV |
| V IL | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1810 |  | -1475 | mV |
| I/L | Input Low Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL(min) }}$ |  | 0.5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current All Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |  |  |  | 240 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current | Inputs Open |  | -247 | -170 |  | mA |

Note 1: Parametric values specified at -4.8 V to -4.2 V .
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
Note 3: The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Tур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{I L(\min )} \end{aligned}$ | Loading with $50 \Omega$ to $-2 V$ | -1035 |  | -880 | mV |
| V OL | Output Low Voltage |  |  | -1830 |  | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H}(\text { min }) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  | -1045 |  |  | mV |
| Volc | Output Low Voltage |  |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1165 |  | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1830 |  | -1490 | mV |
| I/L | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |  | 0.5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current All Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |  |  |  | 240 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current | Inputs Open |  | -247 | -170 |  | mA |

Notes on preceding page.
AC Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameters | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCESS/RECOVERY TIMING |  |  |  |  |  |
| $\begin{aligned} & t_{A A} \\ & t_{O R} \\ & t_{O D} \end{aligned}$ | Address Access (Note 3) <br> Output Recovery <br> Output Disable | Figures 3 and 5a <br> Figures 3 and 50 | $\begin{aligned} & 2.20 \\ & 1.00 \\ & 1.00 \end{aligned}$ | $\begin{aligned} & 7.00 \\ & 3.20 \\ & 3.20 \end{aligned}$ | ns <br> ns <br> ns |
| READ TIMING |  |  |  |  |  |
| trasa1 <br> tweQ | Address Setup Output Delay | Figures 3 and 5b | $\begin{gathered} 1.0 \\ 2.00 \\ \hline \end{gathered}$ | 5.5 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| OUTPUT LATCH TIMING |  |  |  |  |  |
| $t_{\text {tha }}$ <br> $t_{\text {RHA }}$ | Address Setup Address Hold | Figures 3 and 5c Figures 3 and 5d | $\begin{aligned} & 5.50 \\ & 0.10 \\ & \hline \end{aligned}$ |  | ns <br> ns |
| WRITE TIMING |  |  |  |  |  |
| twsA <br> twHA <br> twSD <br> twhD <br> tw | Address Setup <br> Address Hold <br> Data Setup <br> Data Hold <br> Write Pulse Width, LOW | $t_{W}=6.0 \mathrm{~ns}$ <br> Figures 3 and 6 | $\begin{gathered} 0.10 \\ 1.0 \\ 1.0 \\ 1.0 \\ 5.5 \end{gathered}$ |  | ns <br> ns <br> ns <br> ns <br> ns |
| MASTER RESET TIMING |  |  |  |  |  |
| $t_{M}$ <br> $t_{\text {MHW }}$ | Reset Pulse Width, LOW WE Hold to Write | Figures 3 and 7 | $\begin{aligned} & 5.0 \\ & 7.0 \\ & \hline \end{aligned}$ |  | ns <br> ns |
| $t_{M Q}$ | Output Disable | Figures 3 and 7 | 3.0 |  | ns |
| ${ }^{t}$ TLH <br> ${ }_{\text {t }}^{\text {THL }}$ | Transition Time 20\% to $80 \%, 80 \%$ to $20 \%$ |  | 0.50 | 2.30 | ns |

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.


FIGURE 1. Logic Diagram
Note: This diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

## AC Test Conditions



TL/D/9638-6
FIGURE 3. Input Levels

## FIGURE 2. AC Test CIrcuit

## Notes:

All Timing Measurements Referenced to $50 \%$ of Input Levels.
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance.
$R_{L}=50 \Omega$ to -2.0 V .
TL/D/9638-5

## Timing Diagrams



TL/D/9638-7
4a. Address Access Time $\left(\overline{W E}_{1}\right.$ or $\overline{W E}_{2}=H I G H ;$ $\left.\overline{\mathbf{O E}}_{1}=\overline{\mathbf{O E}}_{2}=\mathrm{LOW}\right)$


TL/D/9638-8
4b. Address Setup Time before $\overline{\text { WE, }}$, to Ensure Minimum Delay (Unpulsed $\overline{W E}=\overline{O E}_{1}=\overline{O E}_{2}=L O W$ )


4e. Output Recovery/Disable Times, $\overline{O E}$ to $\mathbf{Q}_{\mathbf{n}}$ (Unpulsed $\overline{\mathrm{OE}}=\mathrm{LOW}$ )
FIGURE 4. Read Timing

Timing Diagrams (Continued)


Address and Data Setup and Hold Times:
Write Pulse Width (Unpulsed WE = LOW) FIGURE 5. Write TIming


TL/D/9638-13
6a. Reset Pulse WIdth; WE Hold Time for Subsequent Writing (Address Already Setup, Unpulsed $\overline{\text { WE }}=$ LOW)


6b. Output Reset Delay, MR to $\mathbf{Q}_{\mathbf{n}}$ FIGURE 6. Master Reset Timing

## $1004151024 \times 1$ 1-Bit Random Access Memory

## General Description

The 100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data Input and non-inverting Data Output lines, as well as an active-LOW Chip Select line.

## Features

- Address access time-10 ns max
- Chip select access time- 5.0 ns max
- Open-emitter output for easy memory expansion

■ Power dissipation- $0.79 \mathrm{~mW} /$ bit typ

- Power dissipation decreases with increasing temperature
- Polyamide die coat for alpha immunity


## Connection Diagrams



Top View
Order Number 100415FC10
See NS Package Number W16A*

16-Pin Ceramic Dual-In-Line Package


Top View
Order Number 100415DC10
See NS Package Number J16A*
-For most current package information, contact product marketing.
Optional Processing QR = Burn-In
Pin Names

| $\overline{\text { WE }}$ | Write Enable Input (Active LOW) |
| :--- | :--- |
| $\overline{C S}$ | Chip Select Input (Active LOW) |
| $A_{0}-A_{9}$ | Address Inputs |
| $D$ | Data Input |
| $O$ | Data Output |


| Absolute Maximum Ratings <br> Above which the useful life may be impaired (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. | Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation |
| Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | of the device at these or any other conditions above those |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $\quad+175^{\circ} \mathrm{C}$ | indicated in the operational sections of this specification is |
| Supply Voltage Range $\quad-7 \mathrm{~V}$ to +0.5 V | tions for extended periods may affect device reliability. |
| Input Voltage (DC) VEE to +0.5 V |  |
| Output Current (DC Output High) -50 mA |  |
| Operating Range (Note 1) -5.7V to -4.2V |  |
| Lead Temperature (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$ |  |

DC Electrical Characteristics $V_{E E}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H}(\max ) \\ & \text { or } V_{I L(\min )} \end{aligned}$ | Loading is$50 \Omega \text { to }-2 \mathrm{~V}$ | -1025 | -880 | mV |
| VOL | Output Low Voltage |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\min )} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\max )} \end{aligned}$ |  | -1035 |  | mV |
| Volc | Output Low Voltage |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1810 | -1475 | mV |
| IIL | Input Low Current | $V_{\text {IN }}=V_{\text {ILI }}($ min $)$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max })}$ |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | Inputs and Output Open |  | -200 |  | mA |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{\mathrm{IL}(\text { min })} \end{aligned}$ | Loading is$50 \Omega \text { to }-2 V$ | -1020 | -870 | mV |
| V OL | Output Low Voltage |  |  | -1810 | -1605 | mV |
| VOHC | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H}(\min ) \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  | -1030 |  | mV |
| $V_{\text {OLC }}$ | Output Low Voltage |  |  |  | -1595 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1150 | -870 | mV |
| $V_{\text {IL }}$ | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1810 | -1475 | mV |
| $\mathrm{IIL}^{\text {L }}$ | Input Low Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\mathrm{min})$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |  |  | 220 | $\mu \mathrm{A}$ |
| lee | Power Supply Current | Inputs and Output Open |  | -200 |  | mA |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{I L(\min )} \end{aligned}$ | Loading with$50 \Omega \text { to }-2 V$ | -1035 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | -1830 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{\mathrm{IL}(\max )} \end{aligned}$ |  | -1045 |  | mV |
| Volc | Output Low Voltage |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1165 | -880 | mV |
| $V_{\text {IL }}$ | Input Low Voltage | Guaranteed Low Signal for All Inputs |  | -1830 | -1490 | mV |
| ILL | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL( }}^{\text {min }}$ ) |  | 0.5 |  | $\mu \mathrm{A}$ |
| 1 lH | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |  |  | 220 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Supply Current | Inputs and Output Open |  | -200 |  | mA |

## AC Performance Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$, Output Load $=50 \Omega$ and 3 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ TIMING |  |  |  |  |  |  |
| $t_{\text {ACS }}$ <br> $t_{\text {RCS }}$ <br> $t_{A A}$ | Chip Select Access Time <br> Chip Select Recovery Time <br> Address Access Time (Note 3) | Figures 5a, 5b |  |  | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & \hline \end{aligned}$ | ns <br> ns <br> ns |
| WRITE TIMING |  |  |  |  |  |  |
| twSD <br> twhD <br> twSA <br> twha <br> twses <br> $t^{\text {WHCS }}$ <br> tws <br> twR | Write Pulse Width <br> to Guarantee Writing (Note 4) <br> Data Setup Time prior to Write <br> Data Hold Time after Write <br> Address Setup Time <br> Prior to Write (Note 4) <br> Address Hold Time after Write <br> Chip Select Setup Time <br> Prior to Write <br> Chip Select Hold Time <br> after Write <br> Write Disable Time <br> Write Recovery Time | Figure 6 | 7 <br> 1.0 <br> 2.0 <br> 1.0 <br> 2.0 <br> 1.0 <br> 2.0 |  | $\begin{gathered} 5.0 \\ 10 \end{gathered}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| $\begin{aligned} & t_{r} \\ & t_{f} \end{aligned}$ | Output Rise Time Output Fall Time | Measured between 20\% and $80 \%$ or $80 \%$ and $20 \%$ |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{C}_{\mathrm{IN}}$ Cout | Input Pin Capacitance Input Pin Capacitance | Measured with a Pulse Technique |  | $\begin{aligned} & 4.0 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

Note 1: Parametric values specified at -4.8 V to -4.2 V .
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating range.
Note 3: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 4: $t_{W}$ measured at $t_{W S A}=M_{i n}, t_{W S A}$ measured at $t_{W}=M i n$.

## Logic Diagram



## Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
$V_{E E}=\operatorname{Pin} 8$


FIGURE 2

AC Test Conditions


TL/D/9639-5
FIGURE 4. Input Levels

TL/D/9639-4
FIGURE 3. AC Test Circult
Notes:
All Timing Measurements Referenced to $\mathbf{5 0 \%}$ of Input Levels.
$C_{L}=3 \mathrm{pF}$ including Fixture and Stray Capacitance.
$R_{L}=50 \Omega$ to -2.0 V .

## Read Mode



TL/D/9639-6
5a. Read Mode Propagation Delay for Chip Select


TL/D/9639-7 5b. Read Mode Propagation Delay from Address

FIGURE 5. Read Mode TIming

## Write Mode



FIGURE 6. Write Mode TIming

## Note:

Timing Diagram represents on solution which results in an optimun cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

## Functional Description

The 100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10 -bit address, $A_{0}$ through Ag.
One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, ( $\overline{\mathrm{CS}}$ ) from the address without affecting system performance.
The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW and the chip selected, the data at $D$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least tWSD(min) plus $t_{W(\text { min })}$ plus $t_{W H D(m i n)}$ to insure a valid write. To read, WE is heid HIGH and the chip selected. Non-inverted data is then presented at the output ( 0 ).
The output of the 100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output
connection configurations. In many applications it is desirable to tie the outputs of several 100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.
Truth Table

| Inputs |  |  | Output |  |
| :--- | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\text { WE }}$ | $\mathbf{D}$ | $\mathbf{O}$ |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
$L=$ LOW Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
X = Don't Care
Data $=$ Previously stored data

## Typical Application



TL/D/9639-9
FIGURE 7. 4096-Word $x$ n-Bit System

## $100422256 \times 4$-Bit Static RAM $10 \mathrm{~ns}, 7 \mathrm{~ns}, 5 \mathrm{~ns}$

## General Description

The 100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device features full on-chip address decoding, separate Data Input and non-inverting Data Output lines, as well as four active-LOW Bit Select lines.

## Features

- Address access time-5 ns/7 ns/10 ns max

■ Bit select access time-4 ns/5 ns/5 ns max

- Four bits can be independently selected
- Open-emitter outputs for easy memory expansion
- Polyimide die coat for alpha immunity


## Connection Diagrams



TL/D/9643-2
Top Vlew
Order Number 100422DC5, $100422 \mathrm{DC7}$ or 100422DC10
See NS Package Number J24E*


TL/D/9643-3
Top View
Order Number 100422FC5, 100422FC7 or 100422FC10 See NS Package Number W24B*

For most current package information, contact product marketing.
Optional Processing, $\mathbf{Q R}=$ Burn-In

## Pin Names

| $\overline{W E}$ | Write Enable Input (Active LOW) |
| :--- | :--- |
| $\overline{\mathrm{BS}}-\overline{\mathrm{BS}}_{3}$ | Bit Select Inputs (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |

[^9]Absolute Maximum Ratings
Above which the useful life may be impaired

| Supply Voltage Range | -7 V to +0.5 V |
| :--- | ---: |
| Input Voltage（DC） | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current（DC Output High） | -50 mA |
| Operating Range（Note 1） | -5.7 V to -4.2 V |
| Lead Temperature（Soldering， 10 seconds） | $300^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$（ （ Note 2）

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{I L(\min )} \end{aligned}$ | Loading is$50 \Omega \text { to }-2 \mathrm{~V}$ | －1025 | －880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | －1810 | －1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L(\max )} \end{aligned}$ |  | －1035 |  | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output LOW Voltage |  |  |  | －1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed High Signal for All Inputs |  | －1165 | －880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | Guaranteed Low Signal for All Inputs |  | －1810 | －1475 | mV |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { max }}$ |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current（5ns）$\)\begin{tabular}{c} \((7 \mathrm{~ns})\) \\ \((10 \mathrm{~ns})\) \end{tabular}$ | All Inputs and Outputs Open |  | $\begin{aligned} & -230 \\ & -200 \\ & -200 \end{aligned}$ | －－－－ | mA |

Note 1：Parametric values specified at -4.8 V to -4.2 V ．
Note 2：The specified limits represent the＂worst case＂value for the parameter．Since these＂worst case＂values normally occur at the temperature extremes， additional noise immunity and guard banding can be achieved by decreasing the allowable system operating range．
Note 3：The maximum address access time is guaranteed to be for the worst－case single bit in the memory using a pseudorandom testing pattern．
Note 4： $\mathrm{t}_{\mathrm{W}}$ measured at $\mathrm{t}_{\mathrm{WSA}}=\mathrm{min}, \mathrm{t}_{\mathrm{WSA}}$ measured at $\mathrm{t}_{\mathrm{W}}=\mathrm{min}$ ．
DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{v}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$（Note 2）

| Symbol | Parameter | Condltions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H(\text { max })} \\ & \text { or } V_{I L(\text { min })} \end{aligned}$ | Loading is $50 \Omega$ to $-2 V$ | －1020 | －870 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | －1810 | －1605 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  | －1030 |  | mV |
| Volc | Output LOW Voltage |  |  |  | －1595 | mV |
| $\mathrm{V}_{1 H}$ | Input HIGH Voltage | Guaranteed High Signal for All Inputs |  | －1150 | －870 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Low Signal for All Inputs |  | －1810 | －1475 | mV |
| ILL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| 1 IH | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\max )}$ |  |  | 220 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Supply Current（5ns） $(7 \mathrm{~ns})$ $(10 \mathrm{~ns})$ | All Inputs and Outputs Open |  | $\begin{aligned} & -230 \\ & -200 \\ & -200 \end{aligned}$ |  | mA |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 2)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{I L}(\text { min }) \end{aligned}$ | Loading with$50 \Omega \text { to }-2 V$ | -1035 |  | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | -1830 |  | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \quad \text { or } V_{I L(\min )} \end{aligned}$ |  | -1045 |  |  | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Low Voltage |  |  |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed High Signal for All Inputs |  | -1165 |  | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | Guaranteed Low Signal for All inputs |  | -1830 |  | -1490 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\mathrm{min})}$ |  | 0.5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Current All Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max }}$ |  |  |  | 240 | $\mu \mathrm{A}$ |
| $V_{\text {EE }}$ | Power Supply Current | Inputs Open |  | -247 | -170 |  | mA |

## AC Performance Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$, Output Load. See Figure $1, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol |  | Parameter | 5 ns |  | 7 ns |  | 10 ns |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | Common |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |  |
| tbsLQV ${ }^{\text {t }}$ BSHQL $t_{\text {AVQV }}$ | $\begin{aligned} & t_{\mathrm{ABS}} \\ & \mathrm{t}_{\mathrm{RBS}} \\ & \mathrm{t}_{\mathrm{AA}} \end{aligned}$ | Bit Select Access Time Bit Select Recovery Time Address Access Time (Note 3) |  | $\begin{aligned} & 4.0 \\ & 4.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 7.0 \end{aligned}$ |  | $\begin{gathered} 5.0 \\ 5.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | Figure 3 |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |  |
| twLWH <br> tDVWL <br> twhDx <br> $t_{\text {AVWL }}$ <br> twhax <br> ${ }^{\text {t BSLWL }}$ <br> $t_{\text {WHBSH }}$ <br> ${ }^{\text {twLQL }}$ <br> twhav | tw <br> twSD <br> $t_{\text {WHD }}$ <br> tWSA <br> twha <br> twSBS <br> twHBS <br> tws <br> tWR | Write Pulse Width <br> (Note 4) <br> Data Setup Time <br> Data Hold Time <br> Address Setup Time <br> (Note 4) <br> Address Hold Time <br> Bit Select Setup Time <br> Bit Select Hold Time <br> Write Disable Time <br> Write Recovery Time | $\begin{aligned} & 3.5 \\ & 2.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ | ns <br> ns <br> ns ns <br> ns ns ns ns ns | Figure 4 |

Note 1: Parametric values specified at -4.8 V to -4.2 V .
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating range.
Note 3: The maximum address access time is guaranteed to be for the worst-case single bit in the memory using a pseudorandom testing pattern.
Note 4: $t_{W}$ measured at $t_{W S A}=m i n, t_{W S A}$ measured at $t_{W}=m i n$.

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

## Functional Description

The 100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, $A_{0}$ through $\mathrm{A}_{7}$.
Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.
The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{W E}$ ) input. With $\overline{W E}$ held LOW and the bit selected, the data at $D_{0}-D_{3}$ is written into the address location. Since the write function is level triggered, data must be held stable for at least $\mathrm{t}_{\mathrm{WSD}(\mathrm{min})}$ plus $t_{W(\min )}$ plus $\mathrm{t}_{\mathrm{WHD}(\min )}$ to insure a valid write. To read, WE is held HIGH and the bit selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.
The outputs are inactive (LOW) during that portion of the write cycle when Write Enable and Bit Select are true (LOW).

## Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{B S}}_{\boldsymbol{n}}$ | $\overline{\mathrm{WE}}$ | $\mathbf{D}_{\mathbf{n}}$ | $\mathbf{O}_{\mathbf{n}}$ |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

Each bit has independent $\overline{B S}, D$ and $O$, but all have common $\overline{W E}$
$H=H I G H$ Voltage Level $=-0.9 \mathrm{~V}$ (Nominal)
$\mathrm{L}=$ LOW Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
X = Don't Care
Data $=$ Previously Stored Data
The outputs of the 100422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In may applications it is desirable to tie the outtputs of several 100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

## Logic Diagram



FIGURE 1. Logic Dlagram

## AC Test Conditions



TL/D/9643-6
Notes:
All Timing Measurements Referenced to 50\% of Input Levels
$C_{L} \leq 5 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
FIGURE 2. AC Test Circult


TL/D/9643-7
FIGURE 3. Input Levels

## Read Mode



FIGURE 4. Read Mode Propagation Delay
Write Mode


FIGURE 5. Write Mode Timing

National Semiconductor

## 10145A

$16 \times 4$ Register File (Random Access Memory)

## General Description

The 10145A is a high-speed 64-bit Random Access Memory organized as a 16 -word by 4 -bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WS) inputs.
A HIGH signal on $\overline{C S}$ prevents read and write operations and forces the outputs to the LOW state. When $\overline{\mathrm{CS}}$ is LOW,
the $\overline{\text { WE }}$ input controls chip operations. A HIGH signal on WE disables the Data input $\left(D_{n}\right)$ buffers and enables readout from the memory location determined by the Address ( $A_{n}$ ) inputs. A LOW signal on $\overline{W E}$ forces the $Q_{n}$ outputs LOW and allows data on the $\mathrm{D}_{\mathrm{n}}$ inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, i.e., the memory is non-inverting.

## Connection Diagram

## 16-PIn Ceramic Dual-in-Line Package



Top View
Order Number 10145ADC
See NS Package Number J16A*
*For most current package information, contact product marketing.
Optlonal Processing
QR = Burn-In

Pin Names

| $\overline{C S}$ | Chip Select |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address |
| $D_{0}-D_{3}$ | Data Inputs |
| $\overline{W E}$ | Write Enables |
| $Q_{0}-Q_{3}$ | Data Outputs |

Absolute Maximum Ratings<br>Above which the useful life may be impaired<br>Storage Temperature<br>Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )<br>$\mathrm{V}_{\mathrm{EE}}$ Pin Potential to Ground Pin<br>Input Voltage (DC)<br>Output Current (DC Output HIGH)<br>Lead Temperature<br>(Soldering, 10 seconds)<br>$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$<br>$$
+175^{\circ} \mathrm{C}
$$<br>$$
-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V}
$$<br>$$
V_{E E} \text { to }+0.5 \mathrm{~V}
$$<br>$$
-30 \mathrm{~mA} \text { to }+0.1 \mathrm{~mA}
$$<br>$300^{\circ} \mathrm{C}$

## Guaranteed Operating Ranges

|  | Min | Typ | Max |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 V | -5.2 V | -4.94 V |
| Case Temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ | $0^{\circ} \mathrm{C}$ |  | $+75^{\circ} \mathrm{C}$ |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{v}, \mathrm{v}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Note)

| Symbol | Parameter | Conditions |  | Min | Max | Unit | TC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H}(\max ) \\ & \text { or } V_{I L(\min )} \end{aligned}$ | Loading is $50 \Omega$ to -2.0 V | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L(\max )} \end{aligned}$ |  | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\text {OLC }}$ | Output LOW Voltage |  |  | - | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Voltage HIGH for All Inputs |  | $-1145$ <br> -1105 <br> - 1045 | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Voltage LOW for All Inputs |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | -1490 <br> -1475 <br> $-1450$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ (min) |  | 0.5 | 170 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current $\begin{aligned} & \overline{C S}, A_{0}-A_{3} \\ & \overline{W E}, D_{0}-D_{3} \end{aligned}$ | $V_{I N}=V_{I H(\text { max }}$ |  |  | $\begin{aligned} & 200 \\ & 220 \end{aligned}$ | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | Inputs and Outputs OPEN |  | -150 |  | mA |  |

Note: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

## Logic Diagrams




FIGURE 2. Input Levels

FIGURE 1. AC Test Circult

## Notes:

All Timing Measurements Referenced to $50 \%$ of Input Levels
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance
$R_{L}=50 \Omega$ to -2.0 V
Logic Symbol


$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 16 \\
& V_{\mathrm{EE}}=\operatorname{Pin} 8
\end{aligned}
$$

AC Performance Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ACS}} \\ & \mathrm{t}_{\mathrm{RCS}} \\ & \mathrm{t}_{\mathrm{AA}} \end{aligned}$ | Access/Recovery Times <br> Chip Select Access <br> Chip Select Recovery <br> Address Access (Note) | Figures 1 and 4 |  | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \\ & 9.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| twSD <br> twses <br> twsa <br> twhD <br> twhes <br> twha | Write Setup TImes <br> Data <br> Chip Select <br> Address <br> Write Hold Times <br> Data <br> Chip Select <br> Address | Figures 1 and 3 | $\begin{gathered} 4.5 \\ 4.5 \\ 3.5 \\ 0 \\ 0.5 \\ 0.5 \\ 1.0 \end{gathered}$ | $\begin{gathered} 3.0 \\ 2.5 \\ 1.5 \\ -0.5 \\ 0 \\ -1.0 \end{gathered}$ |  | ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| $t_{W R}$ <br> tws | Write Recovery Time Write Disable Time | Figures 1 and 4 |  | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tw | Write Pulse Width, Min | Figures 1 and 3 | 4.0 | 2.5 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Pulse Width, Min |  | 4.0 | 2.5 |  | ns |
| ${ }^{\text {t T L }}$ H <br> $t_{\text {THL }}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | Figures 1 and 4 | 0.5 | 2.5 | 3.9 | ns |

Note: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

Write Modes


Chip Select Set-Up and Hold Times


TL/D/9742-8
FIGURE 3

## Read Modes

Address Input to Data Output ( $\overline{\mathrm{WE}}=$ HIGH, $\overline{\mathrm{CS}}=$ LOW ) Address Access Time


TL/D/9742-9
Chip Select Input to Data Output ( $\overline{\mathrm{WE}}=\mathrm{HIGH}$ ) Chip Select Access and Recovery Times


Write Enable Input to Data Output ( $\overline{\mathbf{C S}}=$ LOW) Write Recovery, Disable Times


FIGURE 4

## $1040216 \times 4$-Bit Register File (Random Access Memory)

## General Description

The 10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16 -word by 4 -bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select ( $\overline{\mathrm{CS}}$ ) and Write Enable ( $\overline{W E}$ ) inputs.
A HIGH signal on $\overline{\mathrm{CS}}$ prevents read and write operations and forces the outputs to the LOW state. When $\overline{\mathrm{CS}}$ is LOW,
the $\overline{W E}$ input controls chip operations. A HIGH signal on $\overline{W E}$ disables the Data input ( $D_{n}$ ) buffers and enables readout from the memory location determined by the Address ( $A_{n}$ ) inputs. A LOW signal on $\overline{W E}$ forces the $Q_{n}$ outputs LOW and allows data on the $D_{n}$ inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, i.e., the memory is non-inverting.

## Connection Diagrams

16-Pin Ceramic Dual-In-Line Package


TL/D/9640-2
Top View
Order Number 10402DC
See NS Package Number J16A*
*For most current package information, contact product marketing.

Optional Processing $\mathbf{Q R}=$ Burn-In

16-Pin Flatpack


TL/D/9640-3
Top View
Order Number 10402FC See NS Package Number W16A*
*For most current package information, contact product marketing.

Optional Processing QR $=$ Burn-In


$$
V_{C C}=\operatorname{Pin} 16
$$

$V_{E E}=\operatorname{Pin} 8$

Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address Inputs |
| $D_{0}-D_{3}$ | Data Inputs |
| $\overline{W E}$ | Write Enable Input |
| $Q_{0}-Q_{3}$ | Data Outputs |


| Absolute Maximum Ratings |  |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ | $+175^{\circ} \mathrm{C}$ |
| V $_{\text {EE }}$ Pin Potential to Ground Pin | -7.0 V to +0.5 V |
| Input Voltage (DC) | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |
| Output Current (DC Output High) | -30 mA to +0.1 mA |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

Guaranteed Operating Ranges

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | -5.46 | -4.94 | V |
| Case Temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Note)

| Symbol | Parameter | Conditions |  | Tc | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\max )} \\ & \text { or } V_{I L}(\text { min }) \end{aligned}$ | Loading is $50 \Omega$ to $-2 V$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage | $\begin{aligned} & V_{I N}=V_{I H(\min )} \\ & \text { or } V_{I L}(\max ) \end{aligned}$ |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Low Voltage |  |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ |  | $\begin{array}{r} -1645 \\ -1630 \\ -1605 \\ \hline \end{array}$ | mV |
| $V_{\text {IH }}$ | Input High Voltage | Guaranteed Input Voltage High for All Inputs |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $-1145$ <br> $-1105$ <br> -1045 | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VIL | Input Low Voltage | Guaranteed Input Voltage Low for All Inputs |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}(\text { min })}$ |  | $+25^{\circ} \mathrm{C}$ | 0.5 | 170 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current All Inputs | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max })}$ |  | $0^{\circ} \mathrm{C}$ |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{IEE}^{\text {E }}$ | Power Supply Current | Inputs Open |  | $0^{\circ} \mathrm{C}$ | -170 | -70 | mA |

Note: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.

## AC Performance Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=$ GND, Applies to Flatpack and DIP Packages

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |

## ACCESS/RECOVERY TIMING

| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access | Figures 3 and 6 |  | 3.30 |  | 3.50 |  | 3.80 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{RCS}}$ | Chip Select Recovery |  |  | 3.30 |  | 3.50 |  | 3.80 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access (Note) |  |  | 5.00 |  | 5.30 |  | 6.00 | ns |

## WRITE TIMING, SETUP

| $t_{\text {WSD }}$ | Data | Figures 3 and 5 | 0.50 |  | 0.50 |  | 0.80 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {WSCS }}$ | Chip Select | $T_{W}=6 \mathrm{~ns}$ | 1.50 |  | 1.50 |  | 1.50 |  | ns |
| $t_{\text {WSA }}$ | Address |  | 1.00 |  | 1.00 |  | 1.00 |  | ns |

WRITE TIMING, HOLD

| $t^{\text {WHD }}$ <br> twhes <br> twha | Data <br> Chip Select <br> Address | Figures 3 and 5 $T_{W}=6 \mathrm{~ns}$ | $\begin{aligned} & 0.50 \\ & 0.50 \\ & 2.50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.50 \\ & 0.50 \\ & 2.50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.50 \\ & 0.50 \\ & 2.50 \\ & \hline \end{aligned}$ |  | ns ns $n$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{W R}$ tws | Write Recovery Time Write Disable Time | Figures 3 and 6 |  | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.00 \\ & 3.00 \end{aligned}$ |  | $\begin{aligned} & 4.50 \\ & 3.50 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tw | Write Pulse Width, (LOW) | Figures 3 and 5 | 2.50 |  | 2.50 |  | 3.00 |  | ns |
| tcs | Chip Select Pulse Width, (LOW) |  | 2.50 |  | 2.50 |  | 3.00 |  | ns |
| $\begin{array}{r} -\mathrm{t}_{\mathrm{TLH}} \\ \mathrm{t}_{\mathrm{THL}} \\ \hline \end{array}$ | Transition Time $20 \%$ to $80 \%, 80 \%$ to $20 \%$ | Figures 3 and 6 | 0.50 | 1.70 | 0.50 | 1.70 | 0.50 | 1.70 | ns |

Note: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.


FIGURE 2. Logic Dlagram

AC Test Circuit


## Input Levels



FIGURE 4

## TL/D/9640-5

Notes:
All timing measurements referenced to $50 \%$ of input levels
$C_{L}=3 \mathrm{pF}$ including fixture and stray capacitance
$R_{L}=50 \Omega$ to -2.0 V
FIGURE 3

## Write Modes

## Write Enable Strobe



TL/D/9640-8 FIGURE 5a. Chip Select Setup and Hold TImes

FIGURE 5. Address and Data Input
Setup and Hold Times ( $\overline{\mathbf{C S}}=$ LOW)


## $104151024 \times 1$-Bit Static Random Access Memory

## General Description

The 10415 is a 1024 -bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

## Features

- Address access time-10 ns max
- Chip select access time- 5 ns max
- Open-emitter output for easy memory expansion
- Power dissipation- $0.92 \mathrm{~mW} /$ Bit Typ
- Power dissipation decreases with increasing temperature
- Polyimide die coat for alpha immunity


## Connection Diagrams

16-Pin Ceramic Dual-In-Line Package


Top View
Order Number 10415DC10 See NS Package Number J16A*
*For most current package information, contact product marketing.
Optional Processing QR = Burn-In

## 16-Pin Ceramic Flatpack



Top View
Order Number 10415FC10 See NS Package Number W16A*
*For most current package information, contact product marketing.
Optional Processing QR = Burn-In


AC Performance Characteristics
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$, Output Load $=50 \Omega$ and 3 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Conditions |  | 10415 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  |  |  | Figures 5a, 5b |  |  | 5.0 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  |  | 5.0 |  |  | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 2) |  |  | 10 |  |  | ns |
| WRITE TIMING |  |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing (Note 3) |  | Figure 6 |  | 7.0 |  | ns |
| twSD | Data Setup Time Prior to Write |  |  |  | 1.0 |  | ns |
| ${ }^{\text {WHHD }}$ | Data Hold Time after Write |  |  |  | 2.0 |  | ns |
| twSA | Address Setup Time Prior to Write (Note 3) |  |  |  | 1.0 |  | ns |
| $t_{\text {WHA }}$ | Address Hold Time after Write |  |  |  | 2.0 |  | ns |
| twscs | Chip Select Setup Time Prior to Write |  |  |  | 1.0 |  | ns |
| twHCS | Chip Select Hold Time after Write |  |  |  | 2.0 |  | ns |
| tws | Write Disable Time |  |  |  |  | 5.0 | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  |  |  |  | 10 | ns |
|  |  |  |  |  |  |  |  |
| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| $\begin{aligned} & t_{r} \\ & t_{f} \\ & \hline \end{aligned}$ | Output Rise Time Output Fall Time | Measured between 20\% and $80 \%$ or $80 \%$ and $20 \%$ |  |  | $\begin{aligned} & 0.7 \\ & 0.7 \\ & \hline \end{aligned}$ |  | ns ns |
| $\mathrm{C}_{\mathrm{IN}}$ COUT | Input Pin Capacitance Output Pin Capacitance | Measured with a Pulse Technique |  |  | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpack are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.
Note 1: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
Note 2: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 3: $T_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.

## Functional Description

The 10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, $A_{0}$ through Ag.
One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, ( $\overline{\mathrm{CS}}$ ) from the address without affecting system performance.
The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{W E}$ ) input. With WE held LOW and the chip selected, the data at $D$ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $\mathrm{I}_{\mathrm{WSD}(\mathrm{min})}$ plus $t_{W(\min )}$ plus $\mathrm{t}_{\mathrm{WHD}(\mathrm{min})}$ to insure a valid write. To read, WE is held HIGH and the chip selected. Non-inverted data is then presented at the output ( O ).
The output of the 10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output con-
nection configurations. In many applications it is desirable to tie the outputs of several 10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

## Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\text { WE }}$ | D | O |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

$H=$ HIGH Voltage Levels $=0.9 \mathrm{~V}$ (Nominal)
$\mathrm{L}=$ LOW Voltage Levels $=1.7 \mathrm{~V}$ (Nominal)
$X=$ Don't Care
Data $=$ Previously stored data

## Logic Symbol



FIGURE 1

## Logic Diagram



DECODER

TL/D/9641-3

FIGURE 2

Pin Names

| $\overline{\text { WE }}$ | Write Enable Input (Active LOW) |
| :--- | :--- |
| $\overline{C S}$ | Chip Select Input (Active LOW) |
| $A_{0-A 9}$ | Address Inputs |
| $D$ | Data Input |
| O | Data Output |

## AC Test Conditions




TL/D/9641-5
FIGURE 4. Input Levels

TL/D/9641-4
Notes:
All Timing Measurements Referenced to $50 \%$ of Input Levels.
$\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ including Fixture and Stray Capacitance.
$R_{L}=50 \Omega$ to -2.0 V .
FIGURE 3. AC Test CIrcuit


FIGURE 6. Write Mode Timing
Nute: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.


FIGURE 7. 4096-Word $\times$ n-Bit System

## 10422256 x 4-Bit Static RAM 10 ns, 7 ns, 5 ns

## General Description

The 10422 is a 1024 -bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control, and buffer storage applications. The device features full on-chip address decoding, separate Data Input and non-inverting Data Output lines, as well as four active-LOW Bit Select lines.

## Features

■ Address access time- $5 \mathrm{~ns} / 7 \mathrm{~ns} / 10 \mathrm{~ns}$ Max ■ Bit select access time-4 ns/5 ns/5 ns Max - Four bits can be independently selected - Open-emitter outputs for easy memory expansion - Polyimide die coat for alpha immunity

## Connection Diagrams

24-Pin Ceramic Dual-In-Line Package


Top View
Order Number 10422DC5, 10422DC7 or 10422DC10 See NS Package Number J24E*
*For most current package information, contact product marketing.
Optional Processing
QR = Burn-in


TL/D/9642-3
Top View
Order Number 10422FC5, 10422FC7 or 10422FC10 See NS Package Number W24B*
*For most current package information, contact product marketing.
Optional Processing QR = Burn-in

## Logic Symbol


$V_{C C}=\operatorname{Pin} 6(9)$
$V_{C C A}=\operatorname{Pin} 7(10)$
$V_{E E}=\operatorname{Pin} 18(21)$
( ) = Flatpak

Pin Names

| Symbol | Description |
| :--- | :--- |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| $\overline{\mathrm{BS}}_{0}-\overline{\mathrm{BS}}_{3}$ | Bit Select Inputs (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Address Inputs |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Data Outputs |

Absolute Maximum Ratings<br>Above which the useful life may be impaired<br>Storage Temperature<br>Maximum Junction Temperature（ $\mathrm{T}_{\mathrm{J}}$ ）<br>$\mathrm{V}_{\mathrm{EE}}$ Pin Potential to Ground Pin<br>Input Voltage（DC）<br>Output Current（DC Output High）<br>Lead Temperature<br>（Soldering， 10 seconds） $300^{\circ} \mathrm{C}$

## Guaranteed Operating Ranges

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -5.2 | -4.94 | V |
| Case Temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ | 0 |  | +75 | ${ }^{\circ} \mathrm{C}$ |

Note：Stresses greater than those listed under＂Absolute Maximum Ratings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied．Exposure to absolute maximum rating condi－ tions for extended periods may affect device reliability．

DC Electrical Characteristics $\mathrm{V}_{\text {EE }}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$（Note）

| Symbol | Parameter | Conditions |  | $\mathrm{T}_{\mathrm{c}}$ | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { max })} \\ & \text { or } \mathrm{V}_{\mathrm{IL}(\text { min })} \end{aligned}$ | Loading is $50 \Omega$ to -2.0 V | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{gathered} -1000 \\ -960 \\ -900 \end{gathered}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\text {OHC }}$ | Output High Voltage | $\begin{aligned} & V_{\mathbb{I N}}=V_{I H(\min )} \\ & \text { or } V_{\mathrm{IL}(\max )} \end{aligned}$ |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| Volc | Output Low Voltage |  |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | Guaranteed Input Voltage High for All Inputs |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \\ & \hline \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | Guaranteed Input Voltage Low for All Inputs |  | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} -1870 \\ -1850 \\ -1830 \\ \hline \end{array}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| ILL | Input Low Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{LL} \text {（min）}}$ |  | $+25^{\circ} \mathrm{C}$ | 0.5 | 170 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL（max }}$ |  |  |  | 220 | $\mu \mathrm{A}$ |
| IEE | ```Power Supply Current ( 5 ns ) (7 ns) ( 10 ns )``` | All Inputs and Outputs Open |  |  | $\begin{aligned} & -230 \\ & -200 \\ & -200 \end{aligned}$ |  | mA |

Note：The specified limits represent the＂worst case＂value for the parameter．Since these＂worst case＂values normally occur at the temperature extremes， additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges．

## AC Performance Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND}$, Output Load-See Figure $1, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol |  | Parameter | 5 ns |  | 7 ns |  | 10 ns |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | Common |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {BSLQV }}$ | $t_{\text {ABS }}$ | Bit Select Access Time |  | 4.0 |  | 5.0 |  | 5.0 | ns | Figure 3 |
| $t_{\text {BSHQL }}$ | $t_{\text {RBS }}$ | Bit Select Recovery Time |  | 4.0 |  | 5.0 |  | 5.0 | ns |  |
| $\mathrm{t}_{\text {AVQV }}$ | $t_{\text {AA }}$ | Address Access Time (Note 1) |  | 5.0 |  | 7.0 |  | 10.0 | ns |  |

## WRITE TIMING

| $t_{\text {WLWH }}$ | $t_{W}$ | Write Pulse Width (Note 2) | 3.5 |  | 5.0 |  | 7.0 |  | ns |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {DVWL }}$ | $t_{\text {WSD }}$ | Data Setup Time | 1.0 |  | 1.0 |  | 1.0 |  | ns |  |
| $t_{\text {WHDX }}$ | $t_{\text {WHD }}$ | Data Hold Time | 1.0 |  | 1.0 |  | 1.0 |  | ns |  |
| $t_{\text {AVWL }}$ | $t_{\text {WSA }}$ | Address Setup Time (Note 2) | 1.0 |  | 1.0 |  | 1.0 |  | ns |  |
| $t_{\text {WHAX }}$ | $t_{\text {WHA }}$ | Address Hold Time | 1.0 |  | 1.0 |  | 1.0 |  | ns |  |
| $t_{\text {BSLWL }}$ | $t_{\text {WSBS }}$ | Bit Select Setup Time | 1.0 |  | 1.0 |  | 1.0 |  | ns |  |
| $t_{\text {WHBSH }}$ | $t_{\text {WHBS }}$ | Bit Select Hold Time |  | 1.0 |  | 1.0 |  | 1.0 |  | ns |
| $t_{\text {WLQL }}$ | $t_{\text {WS }}$ | Write Disable Time | 4.0 |  |  | 5.0 |  | 5.0 | ns |  |
| $t_{\text {WHQV }}$ | $t_{\text {WR }}$ | Write Recovery Time | 5.0 |  |  | 7.0 |  | 7.0 | ns |  |

All ECL RAM products (except for Register File RAMs) in ceramic packages: dual-in-line, and flatpak are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the pack-
age.
Note 1: The maximum address access time is guaranteed to be for the worst-case single bit in the memory using a pseudorandom testing pattern.
Note 2: $t_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=$ Min.

## Functional Description

The 10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8 -bit address, $A_{0}$ through A7.
Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.
The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{W E}$ ) input. With $\overline{W E}$ held LOW and the bit selected, the data at $D_{0}-D_{3}$ is written into the address location. Since the write function is level triggered, data must be held stable for at least $\mathrm{t}_{\mathrm{WSD}(\mathrm{Min})}$ plus $t_{W(M i n)}$ plus $t_{\text {WHD(Min) }}$ to insure a valid write. To read, WE is held HIGH and the bit selected. Non-inverted data is then presented at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$.
The outputs are inactive (LOW) during that portion of the write cycle when Write Enable and Bit Select are true (LOW).
The outputs of the 10422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In many applications it is desirable to
tie the outputs of several 10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external $50 \Omega$ pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

## Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{W E}$ | $\mathbf{D}_{\mathbf{n}}$ | $\mathbf{O}_{\mathbf{n}}$ |  |
| $H$ | $X$ | $X$ | L | Not Selected |
| L | L | L | L |  |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |

Each bit has independent $\overline{B S}, D$, and $O$, but all have common $\overline{W E}$
$H=H I G H$ Voltage Levels $=-0.9 \mathrm{~V}$ (Nominal)
$\mathrm{L}=$ LOW Voltage Levels $=-1.7 \mathrm{~V}$ (Nominal)
X = Don't Care
Data $=$ Previously Stored Data

## AC Test Conditions



TL/D/9642-5
Notes:
All Timing Measurements Referenced to $50 \%$ of Input Levels.
$C_{L} \leq 5 \mathrm{pF}$ including Fixture and Stray Capacitance.
$R_{\mathrm{L}}=50 \Omega$ to -2.0 V .
FIGURE 2. AC Test Circuit


TL/D/9642-6
FIGURE 3. Input Levels

## Read Mode



FIGURE 4. Read Mode Propagation Delay


## NM100500 ECL I/O 256k BiCMOS SRAM

## 262,144 x 1 Bit

## General Description

The NM100500 is a 262,144-bit fully static, asyncronous, random access memory organized as 262,144 words by 1 bit. The device is based on National's advanced one micron BiCMOS ill process. This process utilizes advanced lithography and processing techniques with double polysilicon and double metal bringing high density CMOS to performance driven ECL designs. National's combination of high performance technology and speed optimized circuit designs results in a very high speed memory device.
Reading the memory is accomplished by pulling the chip select $(\overline{\mathrm{S}})$ pin LOW while the write enable $(\bar{W})$ pin remains HIGH allowing the memory contents to be displayed on the output pin (Q). The output pin will remain inactive (LOW) if either the chip select $(\overline{\mathrm{S}})$ pin is HIGH or the write enable $(\bar{W})$ pin is LOW.
Writing to the device is accomplished by having the chip select ( $\overline{\mathrm{S}}$ ) and the write enable ( $\overline{\mathrm{W}}$ ) pins LOW. Data on the input pin will then be written into the memory address specified on the address pins (AO-A17).

## Features

- $15 \mathrm{~ns} / 18 \mathrm{~ns}$ speed grades over the commercial temperature range
- Balanced read and write cycle times
- Write cycle timing allows $33 \%$ of cycle time for system skews
- Temperature compensated F100k ECL I/O
- Power supply -4.2 V to -4.8 V
- Low power dissipation <1W
- Soft error rate less than 100 FIT
- Over 2000V ESD protection
- One micron BiCMOS III process technology

■ Over 200 mA latch-up immunity

- Low inductance, high density 24-pin flatpak


## Connection Diagrams

## 400 Mil Ceramic DIP



Top View


#### Abstract

Absolute Maximum Ratings Above which useful life may be impaired If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature $$
\begin{array}{r} -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ -7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EE}} \text { to }+0.5 \mathrm{~V} \end{array}
$$ $$
>2001 \mathrm{~V}
$$ $$
+150^{\circ} \mathrm{C}
$$ $$
-50 \mathrm{~mA}
$$ $$
>200 \mathrm{~mA}
$$ Latch-Up Current $\quad>200 \mathrm{~mA}$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.


## AC Test Conditions

Input Pulse Levels
Figure 1
Input Rise and Fall Times
0.7 ns

Output Timing Referrence Levels
AC Test Circuit
$50 \%$ of Input
Figure 2
Capacitance tested by Sample Basis

| Symbol | Parameter | Max | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | 5.0 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Pin Capacitance | 8.0 | pF |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\text { Max })}$ or $\mathrm{V}_{\mathrm{IL}(\text { Min }}$ ) | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | Loading with $50 \Omega$ to -2.0 V | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $V_{I N}=V_{I H(\text { Min })} \text { or } V_{I L(M a x)} \text {, }$ | -1025 |  | mV |
| VOLC | Output LOW Voltage - | Loading with $50 \Omega$ to -2.0 V | -. --...--. | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | -1165 | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | $-1810$ | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{Min})}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL(Max }}$ | -50 | 170 | $\mu \mathrm{A}$ |
| $\mathrm{IEE}^{\text {E }}$ | Power Supply Current | $\mathrm{f}_{0}=50 \mathrm{MHz}$ | -200 |  | mA |

All voltages are referenced to $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}=\mathrm{OV}$.

$\mathrm{t}_{\mathrm{r}}=$ Rise Time
TL/D/9708-3
$\mathbf{t}_{\mathrm{f}}=$ Fall Time
$50 \%=$ Timing Reference Levels
FIGURE 1. Input Levels


TL/D/9708-4

## Truth Table

|  | $\overline{\mathbf{W}}$ | D | Q | Mode |
| :--- | :---: | :---: | :---: | :--- |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Q | Read |

## Logic Diagram



## Read Cycles

AC Timing Characteristics $\mathrm{v}_{\mathrm{EE}}=-4.2 \mathrm{v}$ to $-4.8 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM100500-15 |  | NM100500-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid | 15 |  | 18 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid |  | 15 |  | 18 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid | 3 |  | 3 |  | ns |
| 4 | TSLSH | TRC | Chip Select LOW to Chip Select HIGH | 7 |  | 7 |  | ns |
| 5 | TSLQV | TACS | Chip Select LOW to Output Valid |  | 5 |  | 5 | ns |
| 6 | TSHQL | TRCS | Chip Select HIGH to Output LOW |  | 4 |  | 4 | ns |

## Read Cycle 1

Where $\overline{\mathrm{S}}$ is active prior to or within TAVQV-TSLQV after address valid.


TL/D/9708-6

## Read Cycle 2

Where address is valid a minimum of TAVQV-TSLQV prior to $\overline{\mathrm{S}}$ becoming active.


## Write Cycle 1

This write cycle is $\bar{W}$ controlled, where $\bar{S}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data out (Q) may become active and requires observance of TWLQL to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{S}$ becoming inactive (HIGH).
AC Timing Characteristics $\mathrm{v}_{\text {EE }}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{v}_{\mathrm{CC}}=$ Ground, $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM100500-15 |  | NM100500-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TWC | Address Valid to Address Invalid | 15 |  | 18 |  | ns |
| 7 | TWLSH |  | Write Enable LOW to Chip Select HIGH | 10 |  | 12 |  | ns |
| 8 | TWHAX | TWHA | Write HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 9 | TWLWH | TW | Write LOW to Write HIGH | 10 |  | 12 |  | ns |
| 10 | TAVWL | TWSA | Address Valid to Write LOW | 0 |  | 2 |  | ns |
| 11 | TDVWH |  | Data Valid to Write HIGH | 10 |  | 14 |  | ns |
| 12 | TWHDX | TWHD | Write HIGH to Data Don't Care | 0 |  | 3 |  | ns |
| 13 | TWLQL | TWS | Write LOW to Output LOW |  | 5 |  | 5 | ns |
| 14 | TWHQV | TWR | Write HIGH to Output Valid |  | 15 |  | 18 | ns |



TL/D/9708-8

## Write Cycle 2

This write cycle is $\overline{\mathrm{S}}$ controlled, where $\bar{W}$ is active prior to, or coincident with, $\overline{\mathrm{S}}$ becoming active (LOW). Write cycle 2 has identical specifications to write cycle 1 with the exceptions of $\bar{W}$ and $\bar{S}$ being interchanged. This write cycle may be more convenient for common I/O applications because data bus restrictions are alleviated.
AC Timing Characteristics $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground} . \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM100500-15 |  | NM100500-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | M $/ \mathrm{n}$ | Max | Min | Max |  |
| 15 | TAVSL | TWSA | Address Valid to Chip Select LOW | 0 |  | 2 |  | ns |
| 16 | TSLSH |  | Chip Select LOW to Chip Select HIGH | 10 |  | 12 |  | ns |
| 17 | TSHAX | TWHA | Chip Select HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 18 | TSLWH |  | Chip Select LOW to Write Enable HIGH | 10 |  | 12 |  | ns |
| 19 | TDVSH |  | Data Valid to Chip Select HIGH | 10 |  | 14 |  | ns |
| 20 | TSHDX | TWHD | Chip Select HIGH to Data Don't Care | 0 |  | 3 |  | ns |



## Consecutive Write Cycles

AC Timing Characteristics $\mathrm{v}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM100500-15 |  | NM100500-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 21 | TWHWL | ITWP | Write Enable HIGH to Write Enable LOW | 4 |  | 4 |  | ns |
| 22 | TSHSL | /TSP | Chip Select HIGH to Chip Select LOW | 4 |  | 4 |  | ns |

Minimum Write Pulse Disable


Minimum Select Puise Disable


## Standard Timing Parameter Abbreviations



TL/D/9708-12
The transition definitions used in this data sheet are.
$H=$ Transition to HIGH State
$\mathrm{L}=$ Transition to LOW State
$V=$ Transition to Valid State
$X=$ Transition to Invalid or Don't Care Condition

## TIMING EXPLANATIONS

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for a device parameter. Those timing parameters which show a minimum value do so because the system must supply at least that much time, even though most devices do not need the full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory devices (i.e., access times) are specified as a maximum time because the device will never provide the data later than this stated value, and usually, much sooner.
 can occur during this period
$1777 \begin{aligned} & \text { Transition from low to high } \\ & \text { can occur during this period }\end{aligned}$

## Ordering Information

| Part Number | Temperature Range | Package Type | Ordering Code |
| :---: | :---: | :---: | :---: |
| NM100500 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Pin Ceramic DIP | NM100500D15/18 |
| NM100500 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Pin Flatpak | NM100500F15/18 |

## NM5100 ECL I/O 256k BiCMOS SRAM <br> 262,144 x 1 Bit

## General Description

The NM5100 is a 262,144-bit fully static, asyncronous, random access memory organized as 262,144 words by 1 bit. The device is based on National's advanced one micron BiCMOS III process. This process utilizes advanced lithography and processing techniques with double polysilicon and double metal bringing high density CMOS to performance driven ECL designs. National's combination of high performance technology and speed optimized circuit designs results in a very high speed memory device.
The NM5100 operates with a supply voltage of -5.2 V $\pm 5 \%$, yet the input and output voltage levels are temperature compensated 100k ECL compatible.
Reading the memory is accomplished by pulling the chip select $(\overline{\mathrm{S}})$ pin LOW while the write enable $(\overline{\mathrm{W}})$ pin remains HIGH allowing the memory contents to be displayed on the output pin (Q). The output pin will remain inactive (LOW) if either the chip select ( $\overline{\mathbf{S}}$ ) pin is HIGH or the write enable ( $\overline{\mathrm{W}}$ ) pin is LOW.
Writing to the device is accomplished by having the chip select $(\overline{\mathrm{S}})$ and the write enable $(\overline{\mathrm{W}})$ pins LOW. Data on the input pin will then be written into the memory address specified on the address pins (A0-A17).

## Features

- $15 \mathrm{~ns} / 18 \mathrm{~ns}$ speed grades over the commercial temperature range
- Balanced read and write cycle times
- Write cycle timing allows $33 \%$ of cycle time for system skews
- Temperature compensated F100k ECL I/O
- Power supply $-5.2 \mathrm{~V} \pm 5 \%$
- Low power dissipation <1.1W
- Soft error rate less than 100 FIT
- Over 2000 V ESD protection
- One micron BiCMOS III process technology
- Over 200 mA latch-up immunity
- Low inductance, high density 24-pin flatpack


## Connection Diagrams



Top View
$365 \times 535$ Ceramic Flatpack
(30 Mil Lead Pitch)


| Pin Names |  |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 17$ | Address Inputs |
| $\overline{\mathrm{S}}$ | Chip Select |
| $\overline{\mathrm{W}}$ | Write Enable |
| Q | Data Out |
| D | Data In |
| $\mathrm{V}_{\mathrm{CC}}$ | Ground |
| $\mathrm{V}_{\mathrm{EE}}$ | Power |

## Absolute Maximum Ratings

Above which useful life may be impaired
If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{EE}}$ Pin Potential to Ground Pin Input Voltage (DC)

$$
\begin{array}{r}
-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{EE}} \text { to }+0.5 \mathrm{~V}
\end{array}
$$

Static Discharge Voltage (Per MIL-STD 883)
$>2001 \mathrm{~V}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $+150^{\circ} \mathrm{C}$

$$
-50 \mathrm{~mA}
$$

Latch-Up Current $>200 \mathrm{~mA}$
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.

## AC Test Conditions

Input Pulse Levels
Figure 1
Input Rise and Fall Times
Output Timing Referrence Levels
AC Test Circuit
0.7 ns
$50 \%$ of Input
Figure 2
Capacitance Tested by Sample Basis

| Symbol | Parameter | Max | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | 5.0 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Pin Capacitance | 8.0 | pF |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}(\text { Max })}$ or $\mathrm{V}_{\mathrm{IL}(\text { Min })}$, Loading with $50 \Omega$ to -2.0 V | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $V_{I N}=V_{I H(\text { Min })}$ or $V_{I L(M a x)}$, Loading with $50 \Omega$ to -2.0 V | -1025 |  | mV |
| VOLC | Output LOW Voltage |  |  | -1620 | mV |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | -1165 | -880 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -1810 | -1475 | mV |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH(Min) }}$ |  | 220 | $\mu \mathrm{A}$ |
| I/L | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL(Max }}$ | -50 | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current | $\mathrm{f}_{0}=50 \mathrm{MHz}$ | -200 |  | mA |

All voltages are referenced to $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}=\mathrm{OV}$.

$\mathrm{t}_{\mathrm{R}}=$ Rise Time
$t_{F}=$ Fall Time
$50 \%=$ Timing Reference Levels
FIGURE 1. Input Levels


TL/D/9451-4

FIGURE 2. AC Test Circuit

Truth Table

| $\overline{\mathbf{S}}$ | $\bar{W}$ | D | Q | Mode |
| :--- | :---: | :---: | :---: | :--- |
| $H$ | $X$ | $X$ | $L$ | Not Selected |
| $L$ | $L$ | $L$ | $L$ | Write "0" |
| $L$ | $L$ | $H$ | $L$ | Write "1" |
| $L$ | $H$ | $X$ | $Q$ | Read |

## Logic Diagram



TL/D/9451-5

## Read Cycles

AC Timing Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=$ Ground, $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM5100-15 |  | NM5100-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid | 15 |  | 18 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid |  | 15 |  | 18 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid | 3 |  | 3 |  | ns |
| 4 | TSLSH | TRC | Chip Select LOW to Chip Select HIGH | 7 |  | 7 |  | ns |
| 5 | TSLQV | TACS | Chip Select LOW to Output Valid |  | 5 |  | 5 | ns |
| 6 | TSHQL | TRCS | Chip Select HIGH to Output LOW |  | 4 |  | 4 | ns |

## Read Cycle 1

Where $\overline{\mathbf{S}}$ is active prior to or within TAVQV-TSLQV after address valid.


## Read Cycle 2

Where address is valid a minimum of TAVQV-TSLQV prior to $\overline{\mathrm{S}}$ becoming active.


## Write Cycle 1

This write cycle is $\bar{W}$ controlled, where $\bar{S}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data out (Q) may become active and requires observance of TWLQL to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if $\bar{W}$ becomes inactive (HIGH) prior to $\overline{\mathbf{S}}$ becoming inactive (HIGH).

AC Timing Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground} \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM5100-15 |  | NM5100-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TWC | Address Valid to Address Invalid | 15 |  | 18 |  | ns |
| 7 | TWLSH |  | Write Enable LOW to Chip Select HIGH | 10 |  | 12 |  | ns |
| 8 | TWHAX | TWHA | Write HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 9 | TWLWH | TW | Write LOW to Write HIGH | 10 |  | 12 |  | ns |
| 10 | TAVWL | TWSA | Address Valid to Write LOW | 0 |  | 2 |  | ns |
| 11 | TDVWH |  | Data Valid to Write HIGH | 10 |  | 14 |  | ns |
| 12 | TWHDX | TWHD | Write HIGH to Data Don't Care | 0 |  | 3 |  | ns |
| 13 | TWLQL | TWS | Write LOW to Output LOW |  | 5 |  | 5 | ns |
| 14 | TWHQV | TWR | Write HIGH to Output Valid |  | 15 |  | 18 | ns |



## Write Cycle 2

This write cycle is $\bar{S}$ controlled, where $\bar{W}$ is active prior to, or coincident with, $\overline{\mathrm{S}}$ becoming active (LOW). Write cycle 2 has identical specifications to write cycle 1 with the exceptions of $\bar{W}$ and $\bar{S}$ being interchanged. This write cycle may be more convenient for common I/O applications because data bus restrictions are alleviated.

AC Timing Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM5100-15 |  | NM5100-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 15 | TAVSL | TWSA | Address Valid to Chip Select LOW | 0 |  | 2 |  | ns |
| 16 | TSLSH |  | Chip Select LOW to Chip Select HIGH | 10 |  | 12 |  | ns |
| 17 | TSHAX | TWHA | Chip Select HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 18 | TSLWH |  | Chip Select LOW to Write Enable HIGH | 10 |  | 12 |  | ns |
| 19 | TDVSH |  | Data Valid to Chip Select HIGH | 10 |  | 14 |  | ns |
| 20 | TSHDX | TWHD | Chip Select HIGH to Data Don't Care | 0 |  | 3 |  | ns |



Consecutive Write Cycles
AC Timing Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | NM5100-15 |  | NM5100-18 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 21 | TWHWL | /TWP | Write Enable HIGH to Write Enable LOW | 4 |  | 4 |  | ns |
| 22 | TSHSL | /TSP | Chip Select HIGH to Chip Select LOW | 4 |  | 4 |  | ns |

Minimum Write Pulse Disable


TL/D/9451-10

Minimum Select Pulse Disable


## Standard Timing Parameter Abbreviations

Signal name from which interval is defined
 Signal name to which interval is defined Transition direction for second signal

TL/D/9451-12
The transition definitions used in this data sheet are.
$H=$ Transition to HIGH State
$\mathrm{L}=$ Transition to LOW State
$V=$ Transition to Valid State
$X=$ Transition to Invalid or Don't Care Condition

## TIMING EXPLANATIONS

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for a device parameter. Those timing parameters which show a minimum value do so because the system must supply at least that much time, even though most devices do not need the full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory devices (i.e., access times) are specified as a maximum time because the device will never provide the data later than this stated value, and usually, much sooner.
 can occur during this period

Transition from low to high can occur during this period

TL/D/9451-13

## Ordering Information

| Part Number | Temperature Range | Package Type | Ordering Code |
| :---: | :---: | :---: | :---: |
| NM5100 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Pin Ceramic DIP | NM5100D15/18 |
| NM5100 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Pin Flatpack | NM5100F15/18 |

## National Semiconductor <br> NM100494/NM4494 64k BiCMOS SRAM 16k x 4

## ADVANCE INFORMATION

## General Description

The NM100494/NM4494 are 65,536-bit fully static, asynchronous random access memories organized as 16,384 words by 4 bits. The NM100494/NM4494 are based on National's advanced one micron BiCMOS process. This process utilizes advanced lithography and processing techniques with double polysilicon and double metal bringing high density CMOS to performance driven ECL designs. National's combination of this high performance technology and a speed optimized circuit design results in a very highspeed memory device.

## Features

- $12 \mathrm{~ns} \mathrm{~T}_{\mathrm{AA}}, \mathrm{T}_{\mathrm{WC}}$ over the commercial temperature range
- Balanced read and write cycle times
- Write cycle timing allows $33 \%$ of cycle time for system skews
■ Temperature compensated 100k ECL I/O
- Low power dissipation-less than 1 W @ 50 MHz
- Soft error rates less than 100 FIT
- Over 2000V ESD protection
- One micron BiCMOS process technology
- 200 mA latch-up immunity
- 28-pin ceramic DIP/28-pin ceramic flatpak

■ NM100494: power supply $=-4.2 \mathrm{~V}$ to -4.8 V

- NM4494: power supply $=-5.2 \mathrm{~V} \pm 5 \%$


## Connection Diagrams



28-Pin Ceramic Flatpak
(30 Mil Lead Pitch)


## ADVANCE INFORMATION

## Features

- 15 ns $T_{A A}$, TWC over the commercial temperature range
- Balanced read and write cycle times
- Write cycle timing allows $33 \%$ of cycle time for system skews
- Temperature compensated F100k ECL I/O
- Low power dissipation < 1W @ 50 MHz
- Soft error rates less than 100 FIT
- Over 2000V ESD protection
- One micron BiCMOS process technology
- 200 mA latch-up immunity
- 28-pin ceramic DIP/28-pin ceramic flatpak
- NM100504: power supply $=-4.2 \mathrm{~V}$ to -4.8 V
n NM5104: power supply $=-5.2 \mathrm{~V} \pm 5 \%$


## Connection Diagrams



Top View

28-Pin Ceramic Flatpak
(30 Mil Lead Pitch)


## National Semiconductor <br> NM100490/NM4490 <br> 64k BiCMOS SRAM 64k x 1

## General Description

The NM100490/NM4490 are 65,536-bit fully static, asynchronous, random access memories organized as 65,536 words by 1 bit. The NM100490/NM4490 are based on National's advanced one micron BiCMOS process. This process utilizes advanced lithography and processing techniques with double polysilicon and double metal bringing high density CMOS to performance driven ECL designs. National's combination of this high performance technology and a speed optimized circuit design results in a very highspeed memory device.

## Features

- $12 \mathrm{~ns} \mathrm{~T}_{\mathrm{AA}}$, TWC over the commercial temperature range
- Balanced read and write cycles.
- Write cycle timing allows for $33 \%$ of cycle time for system skew.
- Temperature compensated F100k ECL I/O
- Low power dissipation < 1W
- Soft error rate less than 100 FIT
- Over 2000 V ESD protection
m One micron BiCMOS process technology
- 200 mA latch-up immunity
- 22-pin ceramic DIP
- NM100490: Power supply $=-4.2 \mathrm{~V}$ to -4.8 V

■ NM4490: Power supply $=-5.2 \mathrm{~V}$ to $\pm 5 \%$

## Connection Diagram



Section 6 TTL I/O Static RAMs
Section 6 Contents
TTL I/O-MOS SRAM Selection Guide ..... 6-3
BIPOLAR STATIC RAMS
DM54S189/DM74S189 64-Bit ( $16 \times 4$ ) TRI-STATE RAM ..... 6-6
DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 6-6
DM74S289 64-Bit ( $16 \times 4$ ) Open Collector RAM ..... 6-13
93415/93L415 $1024 \times 1$-Bit Static Random Access Memory ..... 6-17
93L415A $1024 \times 1$-Bit Static Random Access Memory ..... 6-24
$93422256 \times 4$-Bit Static Random Access Memory ..... 6-25
93L422 $256 \times 4$-Bit Static Random Access Memory ..... 6-31
93L422A $256 \times 4$-Bit Static Random Access Memory ..... 6-37
93425/93L425 $1024 \times 1$-Bit Static Random Access Memory ..... 6-38
93L425A $1024 \times 1$-Bit Static Random Access Memory ..... 6-45
93479256 x 9-Bit Static Random Access Memory ..... 6-46
MOS STATIC RAMS
MM54/74C89 65-Bit TRI-STATE Random Access Read/Write Memory ..... 6-53
MM54/74C200 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-58
MM54/74C910 256-Bit TRI-STATE Random Access Read/Write Memory ..... 6-62
MM54/74C989 64-Bit ( $16 \times 4$ ) TRI-STATE Random Access Memory ..... 6-67
NMC2147H $4096 \times 1$-Bit Static RAM ..... 6-71
NMC2148H $1024 \times 4$-Bit Static RAM ..... 6-76
NM1600/NM1601 65,536 $\times$ 1-Bit Static RAM ..... 6-81
1600A/1601A 65,536 x 1-Bit Static RAM Military Temperature Range ..... 6-89
NM1620/NM1621 16,384 x 4-Bit Static RAM ..... 6-97
1620/1621 65,536-Bit Static RAM Military Temperature Range ..... 6-106
NM1624/NM1625 16,384 x 4-Bit Static RAM ..... 6-115
1624/1625 16,384 x 4-Bit Static RAM Military Temperature Range ..... 6-125
EDGE TRIGGERED REGISTERS
DM75S68/68A/85S68/68A $16 \times 4$ Edge Triggered Registers ..... 6-134
TTL FIFOS
DM75/85X431 $64 \times 8$ No-Fall-Through FIFO Memories ..... 6-138
DM75/85X432 $128 \times 4$ No-Fall-Through FIFO Memories ..... 6-144
DM75/85X433 $128 \times 5$ No-Fall-Through FIFO Memories ..... 6-144

|  | al <br> onduc <br> L I/O-M | Static | N S |  | de |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | Organization | Outputs | Pins | Access Time | Temperature Range |
| TTL I/O STATIC RAMS |  |  |  |  |  |
| DM54S189 | $16 \times 4$ | TS | 16 | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM54S189A | $16 \times 4$ | TS | 16 | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM74S189 | $16 \times 4$ | TS | 16 | 35 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DM74S189A | $16 \times 4$ | TS | 16 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DM74S289 | $16 \times 4$ | OC | 16 | 35 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 93415 | 1 kx 1 | OC | 16 | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93415A | 1 kx 1 | OC | 16 | $\begin{aligned} & \hline 30 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| 93415-25 | $1 \mathrm{kx1}$ | OC | 16 | 25 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 93415-20 | 1kx1 | OC | 16 | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 93L415 | $1 \mathrm{k} \times 1$ | OC | 16 | $\begin{aligned} & 60 \\ & 70 \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93L415A | $1 \mathrm{kx1}$ | OC | 16 | $\begin{aligned} & 45 \\ & 50 \end{aligned}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| 93L415-25 | $1 \mathrm{kx1}$ | OC | 16 | 25 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 93L415-20 | 1kx 1 | OC | 16 | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 93422 | $256 \times 4$ | TS | 22 | $\begin{aligned} & 45 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93422A | $256 \times 4$ | TS | 22 | $\begin{aligned} & 35 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93L422 | $256 \times 4$ | TS | 22 | $\begin{aligned} & 60 \\ & 75 \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93L422A | $256 \times 4$ | TS | 22 | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| 93L422-30 | $256 \times 4$ | TS | 22 | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 93L422-25 | $256 \times 4$ | TS | 22 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 93425 | $1 \mathrm{k} \times 1$ | TS | 16 | $\begin{aligned} & \hline 45 \\ & 60 \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93425A | 1kx 1 | TS | 16 | $\begin{aligned} & 30 \\ & 40 \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| 93425-25 | 1 kx 1 | TS | 16 | 25 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 93425-20 | $1 \mathrm{k} \times 1$ | TS | 16 | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 93L425 | 1 kx 1 | TS | 16 | $\begin{aligned} & 60 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |

TTL I/O-MOS Static RAM Selection Guide (Continued)

| Part Number |
| :--- |
| Org I/O STATIC RAMS (Continued) |
| 93 F 425 A |
| $93 \mathrm{~L} 425-25$ |

## MOS STATIC RAMS

| NMC2147H | 4 kx 1 | TS | 18 | 70 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NMC2147H-3 | $4 \mathrm{k} \times 1$ | TS | 18 | 55 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2147H-2 | 4 kx 1 | TS | 18 | 45 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2147H-1 | $4 \mathrm{k} \times 1$ | TS | 18 | 35 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2147H-3L | 4 kx 1 | TS | 18 | 55 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2148H | 1 kx 4 | TS | 18 | 70 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2148H-3 | 1 kx 4 | TS | 18 | 55 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2148H-2 | 1 kx 4 | TS | 18 | 45 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2148H-1 | 1 kx 4 | TS | 18 | 70 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NMC2148H-3L | 1 kx 4 | TS | 18 | 55 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1600A-55 | $64 \mathrm{k} \times 1$ | TS | 22 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 1600A-45 | $64 \mathrm{k} \times 1$ | TS | 22 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1600-35 } \\ & \text { 1600A-35 } \end{aligned}$ | $64 \mathrm{k} \times 1$ | TS | 22 | 35 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { NM1600-30 } \\ & \text { 1600A-30 } \end{aligned}$ | $64 \mathrm{k} \times 1$ | TS | 22 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| NM1600-25 | $64 \mathrm{k} \times 1$ | TS | 22 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1601A-55 | 64 kx 1 | TS | 22 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 1601A-45 | $64 \mathrm{k} \times 1$ | TS | 22 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1601-35 } \\ & \text { 1601A-35 } \\ & \hline \end{aligned}$ | 64 kx 1 | TS | 22 | 35 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| $\begin{aligned} & \text { NM1601-30 } \\ & \text { 1601A-30 } \\ & \hline \end{aligned}$ | 64 kx 1 | TS | 22 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| NM1601-25 | 64 kx 1 | TS | 22 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1620-55 | 16 kx 4 | TS | 22 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 1620-45 | 16 kx 4 | TS | 22 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1620-35 } \\ & 1620-35 \end{aligned}$ | 16kx 4 | TS | 22 | 35 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { NM1620-30 } \\ & 1620-30 \\ & \hline \end{aligned}$ | 16k x 4 | TS | 22 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| NM1620-25 | $16 \mathrm{k} \times 4$ | TS | 22 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1621-55 | 16k x 4 | TS | 22 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

TTL I/O-MOS Static RAM Selection Guide (Continued)

| Part Number | Organization | Outputs | Pins | Access Time | Temperature Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MOS STATIC RAMS (Continued) |  |  |  |  |  |
| 1621-45 | $16 \mathrm{k} \times 4$ | TS | 22 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1621-35 } \\ & 1621-35 \\ & \hline \end{aligned}$ | 16 kx 4 | TS | 22 | 35 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| $\begin{aligned} & \text { NM1621-30 } \\ & 1621-30 \\ & \hline \end{aligned}$ | $16 \mathrm{k} \times 4$ | TS | 22 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| 1621-25 | $16 \mathrm{k} \times 4$ | TS | 22 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1624-55 | 16 kx 4 | TS | 24 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 1624-45 | 16 kx 4 | TS | 24 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1624-35 } \\ & \text { 1624-35 } \\ & \hline \end{aligned}$ | 16 kx 4 | TS | 24 | 35 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { NM1624-30 } \\ & 1624-30 \end{aligned}$ | $16 \mathrm{k} \times 4$ | TS | 24 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| NM1624-25 | $16 \mathrm{k} \times 4$ | TS | 24 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 1625-55 | 16k $\times 4$ | TS | 24 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 1625-45 | 16 kx 4 | TS | 24 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { NM1625-35 } \\ & .1625-35 \ldots . . . . \end{aligned}$ | 16k $\times 4$ | TS | 24 | 35 | $\begin{gathered} \\ \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ - \\ 55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { NM1625-30 } \\ & 1625-30 \end{aligned}$ | $16 \mathrm{k} \times 4$ | TS | 24 | 30 | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| NM1625-25 | 16 kx 4 | TS | 24 | 25 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| EDGE-TRIGGERED REGISTERS |  |  |  |  |  |
| DM75S68 | 16kx 4 | TS | 16 | 55 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM75S68A | 16k $\times 4$ | TS | 16 | 45 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM85S68 | $16 \mathrm{k} \times 4$ | TS | 16 | 40 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DM85S68A | $16 \mathrm{k} \times 4$ | TS | 16 | 24 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

# DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE ${ }^{\circledR}$ RAM DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM 

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA , only one-eighth that of a DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.
The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM74S289.
Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM74S189 outputs are bus connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.
Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is
available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.
The fast access time of the DM74S189A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns . The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM74S189A outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

## Features

- Schottky-clamped for high speed applications (S189A) Access from chip-enable input 17 ns max Access from address inputs 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads (S189, S189A)
- DM74S289 are functionally equivalent and have opencollector outputs
- DM54SXXX is guaranteed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Compatible with most TTL circuits

E Chip-enable input simplifies system decoding

## Connection Diagram



## Truth Table

| Function | Inputs |  | Output |
| :--- | :---: | :---: | :--- |
|  | Chip- <br> Enable | Read/ <br> Write |  |
| Write (Store <br> Complement of Data) | L | L | High-Impedance |
| Read | L | H | Stored Data |
| Inhibit | H | X | High-Impedance |

[^10]Order Number DM54S189J, DM54S189AJ, DM74S189J, DM74S189AJ, DM74S189N or DM74S189AN
See NS Package Number J16A or N16E

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage, VCC
7.0V

Input Voltage
5.5 V

Output Voltage 5.5 V
Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $+300^{\circ} \mathrm{C}$

Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  |  |  |
| DM54S189 | 4.5 | 5.5 | V |
| DM74S189 | 4.75 | 5.25 | V |
| Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| DM54S189 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM74S189 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |


| Symbol | Parameter |  | Conditions | DM54S189 |  |  | DM74S189 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ <br> (Note 2) | Max | Min | Typ (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 25 | 50 |  | 25 | 35 | ns |
| ${ }_{\text {t }} \mathrm{CzH}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {t C Z }}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {tw }}$ WH | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }}$ WZL | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 12 | 25 |  | 12 | 17 | ns |
| tCLZ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| twhz | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| twLz | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| twp | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $t_{\text {ASW }}$ <br> tDSW <br> tcsw | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> tDHW <br> tchw | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |



DM54S189A, DM74S189A Switching Characteristics
over recommended operating ranges of $\mathrm{T}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{CC}}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM54S189A |  |  | DM74S189A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \\ \hline \end{gathered}$ | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \end{gathered}$ | Max |  |
| $t_{A A}$ | Access Time from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 20 | 30 |  | 20 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CZ} \mathrm{H}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 11 | 25 |  | 11 | 17 | ns |
| ${ }^{\text {t }} \mathrm{CzL}$ | Output Enable Time to Low Level |  |  |  | 11 | 25 |  | 11 | 17 | ns |
| twzH | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {twzL }}$ | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHz}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }_{\text {t }}^{\text {CLZ }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| tWHz | Output Disable Time from High Leve! | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| ${ }^{\text {tw }}$ LZ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| twP | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 20 |  |  | ns |
| $t_{\text {ASW }}$ <br> tosw <br> tcsw | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 20 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {AHW }}$ <br> tDHW <br> tchw | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 54 \mathrm{~S} 189(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM74S189(A). All typicals are given for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: Icc is measured with all inputs grounded; and the outputs open.


FIGURE 1
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}}=\approx 50 \Omega$.

Block Diagram


TL/D/9232-5
FIGURE 3

## AC Test Circuits



FIGURE 4

## National Semiconductor

## DM74S289

## 64-Bit (16 x 4) Open-Collector RAM TRI-STATE ${ }^{\circledR}$ RAM

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -25 mA , only one-eighth that of a DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.
Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the highimpedance state. When a number of the DM74S289
outputs are bus connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pullup if desired.
Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.

## Features

- Commercial address access time 25 ns

■ Features open-collector output

- Compatible with most TTL circuits
- Chip-enable input simplifies system decoding

Connection Diagram


## Truth Table

| Function | Inputs |  | Output |
| :--- | :---: | :---: | :--- |
|  | Chip- <br> Enable | Read/ <br> Write |  |
| Write (Store <br> Complement of Data) | L | L | High-Impedance |
| Read | L | H | Stored Data |
| Inhibit | H | X | High-Impedance |

$H=$ High Level, $L=$ Low Level, $X=$ Don't Care

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

| Supply Voltage, VCC | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 Sec. ) | $+300^{\circ} \mathrm{C}$ |

Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ <br> DM74S289 | 4.75 | 5.25 | V |
| Temperature $\left(T_{A}\right)$ <br> DM74S289 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

DM74S289 Electrical Characteristics
Over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1} \mathrm{H}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
| $I_{\text {CEX }}$ | High Level Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 100 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.45 | V |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=0.45 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| Icc | Supply Current (Note 4) | $V_{C C}=M a x$ |  |  | 75 | 110 | mA |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ |  |  | 4.0 |  | pF |
| $\mathrm{C}_{0}$ | Output Capacitance | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \text {, Output "Off" } \end{aligned}$ |  |  | 6.0 |  | pF |

## DM74S289 Switching Characteristics

Over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM74S289 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Time from Address |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \\ & \mathrm{R}_{\mathrm{L} 2}=600 \Omega \\ & \text { (Figure 4) } \end{aligned}$ |  | 25 | 35 | ns |
| ${ }^{\text {t }}$ CHL | Enable Time from Chip-Enable |  |  |  | 12 | 17 | ns |
| ${ }^{\text {twhL }}$ | Enable Time from Read/Write | Sense Recovery Time from Read/Write |  |  | 12 | 25 | ns |
| ${ }_{\text {t }}$ | Disable Time from Chip-Enable |  |  |  | 12 | 20 | ns |
| tWLH | Disable Time from Read/Write |  |  |  | 13 | 25 | ns |
| $t_{\text {WP }}$ | Width of Enable Pulse (Read/Write Low) |  |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {ASW }}$ | Setup Time (Figure 2) | Address to Read/Write |  | 0 |  |  | ns |
| tosw |  | Data to Read/Write |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {cSW }}$ |  | Chip-Enable to Read/Write |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ | Hold Time (Figure 2) | Address from Read/Write |  | 0 |  |  | ns |
| toHw $^{\text {d }}$ |  | Data from Read/Write |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {CHW }}$ |  | Chip-Enable from Read/Write |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed Except for "Operating Temperature Range they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics provides conditions for actual device operation.

Note 2: Uniess otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DM 54 S 189 and across the $0^{\circ} \mathrm{C}$ to $-70^{\circ} \mathrm{C}$ range for the DM74S189/289. All typicals are given for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: $I_{C C}$ is measured with all inputs grounded, and the outputs open.

## DM74S289 Switching Time Waveforms



FIGURE 2
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable is low and the read/write input is high
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. PRR $\leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}}=50 \Omega$.

## Block Diagram



TL/D/9693-5
FIGURE 3

## AC Test Circuit



## National Semiconductor

## 93415／93L415 $1024 \times 1$－Bit Static Random Access Memory

## General Description

The 93415 is a 1024－bit read write Random Access Memory RAM，organized 1024 words by one bit．It is designed for high speed cache，control and buffer storage applications． The device includes full on－chip decoding separate Data in－ put and non－inverting Data output，as well as an active LOW Chip Select line．

## ．Features

－Commercial address access time 93415－25 ns to 60 ns max
－Military address access time 93415－30 to 70 ns max
－Low power version also available（93L415）
－Features open collector output
－Power dissipation decreases with increasing tempera－ ture

## Connection Diagrams



Logic Symbol
$V_{C C}=\operatorname{Pin} 16$


Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input <br> Active LOW |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 9$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable Input <br> Active LOW |
| D | Data Input |
| O | Data Output |

DC Characteristics over operating temperature ranges (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.1 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs (Notes 4, 5 \& 6) |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V | Guaranteed Input LOW Voltage for Ali Inputs (Notes 4, 5 \& 6) |
| IIL | Input LOW Current |  | -180 | $-300$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {IHB }}$ | Input Breakdown Current |  |  | 1.0 | mA | $V_{C C}=M a x, V_{\text {IN }}=V_{C C}$ |
| $\mathrm{V}_{\text {IC }}$ | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $V_{C C}=M a x, \mathrm{I}_{\text {N }}=-10 \mathrm{~mA}$ |
| $I_{\text {CEX }}$ | Output Leakage Current |  | 1.0 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ |
| ICC | Power Supply Current |  | 65 | $\begin{gathered} 65 \\ 75 \\ 125 \\ 135 \end{gathered}$ | mA <br> mA <br> mA <br> mA | 93L415-Commercial 93L415-Military 93415-Commercial 93415-Military |

## Absolute Maximum Ratings

Above which the useful life may be impaired

Storage Temperature
Supply Voltage Range
Input Voltage (DC) (Note 1)
Voltage Applied to Outputs (Note 2)
Lead Temperature (Soldering 10 sec .)
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ )
Output Current
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to +5.5 V
$300^{\circ} \mathrm{C}$
$+175^{\circ} \mathrm{C}$
$+20 \mathrm{~mA}$
-12 mA to +5.0 mA
Truth Table

| Inputs |  |  | Output | Mode |
| :--- | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | D | O |  |
| H | X | X | H | Not Selected |
| L | L | L | H | Write "0" |
| L | L | H | H | Write "1" |
| L | H | X | DOUT | Read |

$\mathrm{H}=$ HIGH Voltage Level (2.4V)
$\mathrm{L}=$ LOW Voltage Level ( 0.45 V )
X = Don't Care (HIGH or LOW)

## Guaranteed Operating Ranges

Supply Voltage (VCC) Commercial $5.0 \mathrm{~V} \pm 5 \%$ Military $\quad 5.0 \mathrm{~V} \pm 10 \%$
Case Temperature ( $\mathrm{T}_{\mathrm{C}}$ ) Commercial $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Commercial

AC Electrical Characteristics (Note 6 ) $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | 93415-25 |  | $\begin{gathered} 93415-30 \\ 93415 \mathrm{~A} \end{gathered}$ |  | $\begin{gathered} 93415-45 \\ 93415 \end{gathered}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 15 |  | 20 |  | 35 | ns | Figures 3a,$3 b$ |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  | 15 |  | 20 |  | 35 | ns |  |
| $t_{\text {AA }}$ | Address Access Time (Note 7) |  | 25 |  | 30 |  | 45 | ns |  |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing (Note 8) | 20 |  | 20 |  | 35 |  | ns | Figure 4 |
| ${ }^{\text {twSD }}$ | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| ${ }^{\text {twhD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| twSA | Address Setup Time Prior to Write (Note 8) | 5 |  | 5 |  | 5 |  | ns |  |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| twHCS | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| tws | Write Enable to Output Disable |  | 15 |  | 20 |  | 35 | ns |  |
| twr | Write Recovery Time |  | 15 |  | 20 |  | 40 | ns |  |
| tWR | Write Recovery Time (93415A) |  |  |  | 25 |  |  | ns |  |

## Military

AC Electrical Characteristics(Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | 93415-30 |  | $\begin{gathered} 93415-40 \\ 93415 A \end{gathered}$ |  | $\begin{gathered} 93415-60 \\ 93415 \end{gathered}$ |  | Units | Condlitions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 20 |  | 25 |  | 40 | ns | Figures 3a,$3 b$ |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  | 20 |  | 25 |  | 50 | ns |  |
| $t_{A A}$ | Address Access Time (Note 7) |  | 30 |  | 40 |  | 60 | ns |  |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing (Note 8) | 25 |  | 25 |  | 40 |  | ns | Figure 4 |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| tWHD | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| twSA | Address Setup Time Prior to Write (Note 8) | 5 |  | 10 |  | 15 |  | ns |  |
| tWHA | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| twhes | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| tws | Write Enable to Output Disable |  | 20 |  | 25 |  | 45 | ns |  |
| twR | Write Recovery Time |  | 20 |  | 25 |  | 50 | ns |  |

Note 1: Either input voltage limit or input current limit is sufficient to protect the inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $V_{C C}=5.0 \mathrm{~V}, T_{C}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Tested under static condition only.
Note 5: Functional testing done at input levels $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OL}(\mathrm{Max})}(0.45 \mathrm{~V})$ and $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH}(\mathrm{Min})}(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $V_{I H}=3 V, V_{I L}=0 V$.
Note 7: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 8: $t_{W}$ measured at $t_{W S A}=M i n, t_{W S A}$ measured at $t_{W}=M i n$.

## Commercial

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | 93L415-35 |  | $\begin{aligned} & \text { 93L415-45 } \\ & \text { 93L415A } \end{aligned}$ |  | $\begin{gathered} 93 \mathrm{~L} 415-60 \\ 93 \mathrm{~L} 415 \\ \hline \end{gathered}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 25 |  | 30 |  | 40 | ns | Figures 3a, $3 b$ |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  | 25 |  | 30 |  | 40 | ns |  |
| $t_{\text {ta }}$ | Address Access Time (Note 7) |  | 25 |  | 45 |  | 60 | ns |  |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing (Note 8) | 20 |  | 35 |  | 45 |  | ns | Figure 4 |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| twhD | Data Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| IWSA | Address Setup Time Prior to Write (Note 4) | 5 |  | 5 |  | 10 |  | ns |  |
| twha | Address Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| twscs | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 5 |  | ns |  |
| twhCS | Chip Select Hold Time after Write | 5 |  | 5 |  | 5 |  | ns |  |
| tws | Write Enable to Output Disable |  | 20 |  | 25 |  | 45 | ns |  |
| twr | Write Recovery Time |  | 30 |  | 35 |  | 45 | ns |  |

## Military

AC Electrical Characteristics (Note 6 ) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | 93L415-40 |  | $\begin{gathered} \text { 93L415-50 } \\ \text { 93L415A } \end{gathered}$ |  | $\begin{gathered} 93 L 415-70 \\ 93 L 415 \end{gathered}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 30 |  | 35 |  | 45 | ns | Figures 3a, $3 b$ |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  | 25 |  | 30 |  | 50 | ns |  |
| $t_{\text {AA }}$ | Address Access Time (Note 7) |  | 40 |  | 50 |  | 70 | ns |  |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing (Note 8) | 35 |  | 40 |  | 50 |  | ns | Figure 4 |
| twSD | Data Setup Time Prior to Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WHD }}$ | Data Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| twSA | Address Setup Time Prior to Write (Note 8) | 10 |  | 10 |  | 10 |  | ns |  |
| $t_{\text {WHA }}$ | Address Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WSCS }}$ | Chip Select Setup Time Prior to Write | 5 |  | 5 |  | 10 |  | ns |  |
| twhCS | Chip Select Hold Time after Write | 5 |  | 5 |  | 10 |  | ns |  |
| $t_{\text {WS }}$ | Write Enable to Output Disable |  | 25 |  | 30 |  | 45 | ns |  |
| twR | Write Recovery Time |  | 30 |  | 40 |  | 55 | ns |  |
|  |  |  |  |  |  |  |  |  |  |
| Note 2: Output current limit required. |  |  |  |  |  |  |  |  |  |
| Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading. |  |  |  |  |  |  |  |  |  |
| Note 5: Functional testing done at input levels $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OL}(\mathrm{Max})}(0.45 \mathrm{~V})$ and $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH}(\mathrm{Min})}(2.4 \mathrm{~V})$. |  |  |  |  |  |  |  |  |  |
| Note 7: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern. |  |  |  |  |  |  |  |  |  |

## Logic Diagram



TL/D/9671-4

## Functional Description

The 93415 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A0 through A9.
One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.
The read and write functions of the 93415 are controlled by the state of the active LOW Write Enable (WE) input. When $\overline{W E}$ is held LOW and the chip is selected, the data at $D$ is written into the location specified by the binary address present at AO through A9. Since the write function is level triggered, data must be held stable at the data input for at least $\mathrm{t}_{\mathrm{WSD}(\mathrm{min})}$ plus $\mathrm{t}_{\mathrm{W}(\mathrm{min})}$ plus $\mathrm{t}_{\mathrm{WHD}(\mathrm{min})}$ to insure a valid write. When WE is held HIGH and the chip selected, data is read from the addressed location and presented at the output ( O ).

An open collector output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415 s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of $R_{L}$ value must be used to provide a HIGH at the output when it is off. Any $R_{L}$ value within the range specified below may be used.

$$
\frac{V_{C C}(\operatorname{Max})}{I_{O L}-F O(1.6)} \leq R_{L} \leq \frac{V_{C C}(M i n)-V_{O H}}{n\left(I_{C E X}\right)+F O(0.04)}
$$

$R_{L}$ is in $k \Omega$
$\mathrm{n}=$ number of wired-OR outputs tied together
FO = number of TTL Unit Loads (UL) driven
$I_{\text {CEX }}=$ Memory Output Leakage Current
$\mathrm{V}_{\mathrm{OH}}=$ Required Output HIGH Level at Output Node $\mathrm{I}_{\mathrm{OL}}=$ Output LOW Current
The minimum $R_{L}$ value is limited by the output current sinking ability. The maximum $R_{L}$ value is determined by the output and input leakage current which must be supplied to hold the output at $\mathrm{V}_{\mathrm{OH}}$.
One Unit Load $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
$\mathrm{FO}_{\mathrm{MAX}}=5 \mathrm{UL}$.


TL／D／9671－5
＊Includes jig and probe capacitance FIGURE 1．AC Test Circuit


TL／D／9671－6
FIGURE 2．AC Test Input Levels

TL／D／9671－9
FIGURE 4．Write Mode Timing
Notes：
Timing Diagram represents one solution which results in an optimum cycle time．Timing may be changed to fit various applications as long as the worst case limits are not violated．
Input voltage levels for worst case AC test are 3．0／0．0V．
a．Read Mode Propagation Delay from Chip Select


TL／D／9671－7
b．Read Mode Propagation Delay from Address


FIGURE 3．Read Mode Timing


## 93L415A $1024 \times 1$-Bit <br> Static Random Access Memory

## General Description

The 93L415A is a 1024-bit read write Random Access Memory RAM, organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

## Features

■ New design to replace old 93415/93L415

- Improved ESD thresholds
- Alpha hard without die coat
- Commercial address access time 93L415A 25 ns max
- Military address access time 93L415A

30 ns max

- Features open collector output
- Power dissipation decreases with increasing temperature


## Connection Diagrams

16-Pin DIP


Top View
Order Number 93L415ADC, 93L415ADMQB or 93L415APC
See NS Package Number J16A* and N16E*
*For most current package information, contact product marketing.


Top View
Order Number 93L415AFMQB
See NS Package Number W16A*
-For most current package information, contact product marketing.

## Logic Symbol



Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input <br> Active LOW |
| :--- | :--- |
| A0-A9 | Address Inputs |
| $\overline{\text { WE }}$ | Write Enable Input <br> Active LOW |
| D | Data Input |
| O | Data Output |

TL/D/10003-3

[^11]
## National Semiconductor

## 93422

## $256 \times 4$－Bit Static Random Access Memory

## General Description

The 93422 is a 1024－bit read／write Random Access Memo－ ry（RAM），organized 256 words by four bits．It is designed for high speed cache，control and buffer storage applications． The 93422 is available in two speeds，＂standard＂speed and an＂$A$＂grade．The device includes full on－chip decod－ ing，separate Data inputs and non－inverting Data outputs，as well as two Chip Select lines．

## Features

－Commercial address acces time

$$
-93422-35 \mathrm{~ns} \text { to } 45 \mathrm{~ns} \operatorname{Max}
$$

$$
-93422 A
$$

－Military address access time
－93422－45 to 60 ns Max
－93422A
－Fully TTL compatible
－Features TRI－STATE ${ }^{\text {© }}$ outputs
－Power dissipation decreases with increasing temperature

## Connection Diagrams



Order Number 93422DC，93422ADC， 93422PC，93422APC，93422DMQB or 93422ADMQB
See NS Package Numbers
J22A and N22A＊
Logic Symbol


TL／D／9672－2
Top View
Order Number 93422FMQB or 93422AFMQB
See NS Package Number W24C＊

24－Pin Leadless Chip Carrier


TL／D／9672－4
Top Vlew
Order Number 93422LMQB or 93422ALMQB NS Package Number E24B＊
＊For most current package information，contact product marketing． Optional Processing QR＝Burn－In
Pin Names

| $\mathrm{A} 0-\mathrm{A} 7$ | Address Inputs |
| :--- | :--- |
| DO 0 D 3 | Data Inputs |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select Input（Active LOW） |
| $\mathrm{CS}_{2}$ | Chip Select Input（Active HIGH） |
| $\overline{\mathrm{WE}}$ | Write Enable Input（Active LOW） |
| $\overline{\mathrm{OE}}$ | Output Enable Input（Active LOW） |
| $\mathrm{O} 0-\mathrm{O} 3$ | Data Outputs |

$V_{C C}=\operatorname{Pin} 22(24)$
$\mathrm{GND}=\mathrm{Pin} 8$
（）＝Flatpak

1810121415
（20）（10）（14）（16）（18）
TL／D／9672－3

```
Absolute Maximum Ratings:
Above which the useful life may be impaired
```

Storage Temperature
Supply Voltage Range
Input Voltage (DC) (Note 1)
Voltage Applied to Outputs (Note 2)
Lead Temp. (Soldering, 10 sec.$)$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
Output Current
Input Current (DC)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to +5.5 V
$300^{\circ} \mathrm{C}$
$+175^{\circ} \mathrm{C}$
$+20 \mathrm{~mA}$
-12 mA to +5.0 mA

## Guaranteed Operating Ranges

Supply Voltage (VCC)

| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | ---: |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ |
| Case Temperature $\left(T_{\mathrm{C}}\right)$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| $\quad$ Commercial | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics over operating temperature ranges (Note 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.3 | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage for All Inputs (Notes 4, 5 \& 6) |  | 2.1 |  |  | V |
| $V_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs (Notes 4, 5 \& 6) |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| $\mathrm{IIL}^{\text {L }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -150 | -300 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{HB}}$ | Input Breakdown Current | $V_{C C}=$ Max, $V_{I N}=V_{C C}$ |  |  |  | 1.0 | mA |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Diode Clamp Voltage | $V_{C C}=M a x, \mathrm{I}_{\mathbb{N}}=-10 \mathrm{~mA}$ |  |  | -1.0 | -1.5 | V |
| $\begin{aligned} & \mathrm{l}_{\mathrm{OZH}} \\ & \mathrm{l}_{\mathrm{OZL}} \end{aligned}$ | Output Current (HIGH Z) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{OUT}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{~V}_{\mathrm{OUT}}=0.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{gathered} 50 \\ -50 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| los | Output Current <br> Short Circuit to Ground | $\mathrm{V}_{\text {CC }}=\mathrm{Max}$ ( Note 7) |  | -10 |  | -70 | mA |
| ICC | Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> All Inputs GND <br> All Outputs Open | Commercial |  |  | 120 | mA |
|  |  |  | Military |  |  | 130 |  |

## Commercial

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | A |  | Std |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b, 3c) |  | 30 |  | 30 | ns |
| $t_{\text {tres }}$ | Chip Select to HIGH Z |  |  | 30 |  | 30 | ns |
| $t_{\text {AOS }}$ | Output Enable Access Time |  |  | 30 |  | 30 | ns |
| ${ }^{\text {t }}$ RROS | Output Enable to HIGH Z |  |  | 30 |  | 30 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  |  | 35 |  | 45 | ns |
| WRITE TIMING |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing (Note 9) | (Figure 4) | 25 |  | 30 |  | ns |
| ${ }^{\text {twSD }}$ | Data Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| ${ }^{\text {twHD }}$ | Data Hold Time after Write |  | 5 |  | 5 |  | ns |
| twsA | Address Setup Time Prior to Write (Note 9) |  | 5 |  | 5 |  | ns |
| ${ }^{\text {twha }}$ | Address Hold Time after Write |  | 5 |  | 5 |  | ns |
| twscs | Chip Select Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold Time after Write |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGH Z |  |  | 35 |  | 35 | ns |
| twR | Write Recovery Time |  |  | 35 |  | 40 | ns |

## Military

AC Electrical Characteristics $\left(\right.$ Note 6 ) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=\mathrm{OV}, \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | A |  | Std |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b, 3c) |  | 35 |  | 45 | ns |
| $t_{\text {ZRCS }}$ | Chip Select to HIGH Z |  |  | 35 |  | 45 | ns |
| ${ }^{\text {taOS }}$ | Output Enable Access Time |  |  | 35 |  | 45 | ns |
| ${ }^{\text {tzros }}$ | Output Enable to HIGH Z |  |  | 35 |  | 45 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  |  | 45 |  | 60 | ns |

WRITE TIMING

| ${ }^{\text {tw }}$ | Write Pulse Width to Guarantee Writing (Note 9) | (Figure 4) | 35 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twSD | Data Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| ${ }^{\text {twHD }}$ | Data Hold Time after Write |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t WSA }}$ | Address Setup Time Prior to Write (Note 9) |  | 5 |  | 5 |  | ns |
| tWHA | Address Hold Time after Write |  | 5 |  | 5 |  | ns |
| twscs | Chip Select Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| twhes | Chip Select Hold Time after Write |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGHZ |  |  | 40 |  | 45 | ns |
| twn | Write Recovery Time |  |  | 40 |  | 50 | ns |

Note 1: Either input voltage limit or input current limit sufficient to protecting inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=-5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Static condition only.
Note 5: Functional testing done at input levels $V_{I L}-V_{O L}(\max )(0.45 \mathrm{~V}), \mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{OH} \text { (min) }}(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $V_{I H}=3 V, V_{I L}=0 \mathrm{~V}$.
Note 7: Short circuit to ground not to exceed one second.
Note 8: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 9: $t_{W}$ measured at $t_{W S A}=$ Min. $t_{W S A}$ measured at $t_{W}=$ Min.

## Logic Diagram



TL/D/9672-5

Truth Table

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\mathbf{C S}}_{\mathbf{1}}$ | $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\text { WE }}$ | TRI-STATE | Mode |
| X | H | X | X | HIGH Z | Not Selected |
| X | X | L | X | HIGHZ | Not Selected |
| L | L | H | H | DOUT | READ |
| X | L | H | L | HIGHZ | WRITE |
| H | X | X | X | HIGH Z | Output Disabled |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level (2.4V)
L = LOW Voltage Level ( 0.45 V )
X = Don't Care (HIGH or LOW)
HIGH Z $=$ High-Impedance

## Functional Description

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8 -bit address, A0-A7.
Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.
The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. When $\overline{\mathrm{WE}}$ is held

LOW and the chip is selected, the data at DO-D3 is written into the addressed location. Since the write function is leveltriggered, data must be held stable for at least twSD (Min) plus ${ }_{W}$ (Min) plus twhD $^{(M i n)}$ ) to insure a valid write. To read, WE is held HIGH and the chip selected. Non-inverted data is then presented at the outputs $(\mathrm{OO}-\mathrm{O} 3)$.
The 93422 has TRI-STATE outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.


Load A
TL/D/9672-6


FIGURE 2. AC Test Input Levels


FIGURE 3. Read Mode Timing


TL/D/9672-12
Note 1: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
Note 2: Input voltage levels for worst case AC test are 3.0V/0.0V.
FIGURE 4. Write Mode Timing

## 93L422

$256 \times 4$-Bit Static Random Access Memory

## General Description

The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

## Features

- Commercial address access time 93L422-45 ns to 60 ns max
- Military address access time 93L422-55 ns to 75 ns max
- Fully TTL compatible
- Features TRI-STATE ${ }^{\circledR}$ outputs
- Power dissipation decreases with increasing temperature
■ Standard processing includes burn-in


## Connection Diagrams



Top View
Order Number 93L422DC, 93L422ADC, 93L422PC, 93L422APC, 93L422DMQB or 93L422ADMQB See NS Package Number J22A* or N22A*

## Logic Symbol <br> Logic



Order Number 93L422FMQB or 93L422AFMQB
See NS Package Number W24C*

24-Pin Leadless Chip Carrier


TL/D/9673-4
Top Vlew
Order Number 93L422LMQB or 93L422ALMQB
See NS Package Number E24B*
-For most current package information, contact product marketing.
Optional Processing
QR = Burn-In


[^12]GND $=\operatorname{Pin} 8$
() = Flatpak

(20)(10)(14)(16)(18)

Absolute Maximum Ratings
Above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage Range | -0.5 V to +7.0 V |
| Input Voltage (DC) (Note 1) | -0.5 V to VCC |
| Voltage Applied to Outputs (Note 2) | -0.5 V to +5.5 V |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (TJ) | $+175^{\circ} \mathrm{C}$ |
| Output Current | +20 mA |
| Input Current (DC) | -12 mA to +5.0 mA |

## Guaranteed Operating Ranges

Supply Voltage (VCC)

| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | ---: |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ |
| Case Temperature $\left(T_{\mathrm{C}}\right)$ | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| $\quad$ Commercial | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

DC Electrical Characteristics Over operating temperature ranges (Note 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input HIGH Voltage for All Inputs (Notes 4, 5 \& 6) |  | 2.1 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input LOW Voltage for All Inputs (Notes 4, 5 \& 6) |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| I/L | Input LOW Current | $V_{C C}=M a x, V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -150 | -300 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Curent | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 10 | 40 | $\mu \mathrm{A}$ |
| IIHE | Input Breakdown Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  | 10 | mA |
| $\mathrm{V}_{10}$ | Input Diode Cramp Voltage | $V_{C C}=M a x, l_{\text {IN }}=-10 \mathrm{~mA}$ |  |  | -1.0 | -1.5 | V |
| $\begin{aligned} & \mathrm{IOZH} \\ & \mathrm{I}_{\mathrm{OZL}} \end{aligned}$ | Output Current HIGH Z | $\begin{aligned} & V_{C C}=\operatorname{Max}, V_{\text {OUT }}=2.4 V \\ & V_{C C}=\text { Max, } V_{\text {OUT }}=0.5 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{gathered} 50 \\ -50 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| los | Output Current <br> Short Circuit to Ground | $V_{C C}=\operatorname{Max}$ (Note 7) |  | -10 |  | -70 | mA |
| Icc | Power Supply Current | Commercial Military | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \\ & \text { All Inputs GND } \\ & \text { All Outputs Open } \end{aligned}$ |  | 65 | $\begin{aligned} & 80 \\ & 90 \end{aligned}$ | mA |

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}_{1} \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

## Commercial

| Symbol | Parameter | Conditions | A |  | STD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | Figures 3a, 3b, 3c |  | 30 |  | 35 | ns |
| tzRCS | Chip Select to HIGH Z |  |  | 30 |  | 35 | ns |
| $t_{\text {AOS }}$ | Output Enable Access Time |  |  | 30 |  | 35 | ns |
| ${ }^{\text {t }}$ ZROS | Output Enable to HIGH Z |  |  | 30 |  | 35 | ns |
| $t_{A A}$ | Address Access Time (Note 8) |  |  | 45 |  | 60 | ns |

Note 1: Either input voltage limit or input current limit is sufficient to protect the inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Static condition only.
Note 5: Functional testing done at input levels $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OL}(\max )}(0.45 \mathrm{~V})$ and $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH} \text { (min) }}(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $V_{I H}=3 V, V_{I L}=0 \mathrm{~V}$.
Note 7: Short circuit to ground not to exceed one second.
Note 8: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 9: $\mathrm{t}_{\mathrm{W}}$ measured at $\mathrm{t}_{\text {WSA }}$ Min IWSA measured at $\mathrm{t}_{\mathrm{W}}$ Min.

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Continued)

## Commercial (Continued)

| Symbol | Parameter | Conditions | A |  | STD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| WRITE TIMING |  |  |  |  |  |  |  |
| tw | Write Pulse Width to Guarantee Writing (Note 9) | Figure 4 |  | 30 | 45 |  | ns |
| twSD | Data Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| twho | Data Hold Time after Write |  | 5 |  | 5 |  | ns |
| twSA | Address Setup Time Prior to Write (Note 9) |  | 5 |  | 5 |  | ns |
| twha | Address Hold Time after Write |  | 5 |  | 5 |  | ns |
| twscs | Chip Select Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| twhcs | Chip Select Hold Time after Write |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGHZ |  |  | 35 |  | 40 | ns |
| twr | Write Recovery Time |  |  | 40 |  | 45 | ns |

AC Electrical Characteristics (Note 6) $\mathrm{V}_{C \mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Military

| Symbol | Parameter | Conditions | A |  | STD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | Figures 3a, 3b, 3c |  | 40 |  | 45 | ns |
| tzRCS | Chip Select to HIGH Z |  |  | 40 |  | 45 | ns |
|  | Output Enable Access Time |  |  | 40 |  | 45 | ns |
| ${ }_{\text {tzros }}$ | Output Enable to HIGH Z |  | - | 40 |  | 45 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  |  | 55 |  | 75 | ns |
| WRITE TIMING |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ W | Write Pulse Width to Guarantee Writing (Note 9) | Figure 4 | 40 |  | 55 |  | ns |
| ${ }_{\text {twSD }}$ | Data Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| ${ }_{\text {twh }}$ | Data Hold Time after Write |  | 5 |  | 5 |  | ns |
| twSA | Address Setup Time Prior to Write (Note 9) |  | 5 |  | 5 |  | ns |
| twha | Address Hold Time after Write |  | 5 |  | 5 |  | ns |
| twscs | Chip Select Setup Time Prior to Write |  | 5 |  | 5 |  | ns |
| ${ }^{\text {twhes }}$ | Chip Select Hold Time after Write |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGH Z |  |  | 45 |  | 45 | ns |
| twr | Write Recovery Time |  |  | 50 |  | 50 | ns |

Note 1: Either input voltage limit or input current limit is sufficient to protect the inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Static condition only.
Note 5: Functional testing done at input levels $V_{I H}=V_{O L}(\max )(0.45 \mathrm{~V})$ and $V_{I H}=V_{O H}$ (min) $(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $\mathrm{V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$.
Note 7: Short circuit to ground not to exceed one second.
Note 8: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 9: tw measured at twSA Min twSA measured at $t_{W}$ Min.

## Logic Diagram



TL/D/9673-5
Truth Table

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\mathbf{C S}}_{\mathbf{1}}$ | $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\mathrm{WE}}$ | TRI-STATE | Mode |
| X | H | X | X | HIGHZ | Not Selected |
| X | X | L | X | HIGHZ | Not Selected |
| L | L | H | H | DOUT | READ |
| X | L | H | L | HIGHZ | WRITE |
| H | X | X | X | HIGH Z | Output Disabled |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level 2.4 V
$\mathrm{L}=$ LOW Voltage Level 0.45V
X = Don't Care HIGH or LOW
HIGH Z = High-Impedance

## Functional Description

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8 -bit address A0-A7.
Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.
The read and write operations are controlled by the state of the active LOW Write Enable $\overline{W E}$ input. When WE is held

LOW and the chip is selected, the data at D0-D3 is written into the address location. Since the write function is leveltriggered, data must be held stable for at least tWSD (Min) plus tw (Min) plus twHD (Min) to insure a valid write. To read, WE is held HIGH and the chip selected Non-inverted data is then presented at the outputs ( $\mathrm{OO}-\mathrm{O} 3$ ).
The 93L422 has TRI-STATE outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.


TL/D/9673-6
Load A


TL/D/9673-8
FIGURE 2. AC Test Input Levels


TL/D/9673-7
Load B
*Includes jig and probe capacitance
Note: Load $\mathbf{A}$ is used for all production testing
FIGURE 1. AC Test Output Load

3a. Read Mode Propagation Delay from Address

3b. Read Mode Propagation Delay from Chip Select


FIGURE 3. Read Mode Timing


3c. Read Mode Propagation Delay from Output Enable



Figure 4．Write Mode Timing
Note 1：Timing Diagram represents one solution which results in an optimum cycle time Timing may be changed to fit various applications as long as the worst case limits are not violated．
Note 2：Input voltage levels for worst case AC test are 3．0V－0V．

National Semiconductor

## 93L422A

## 256 x 4-Bit Static Random Access Memory

## General Description

The 93L422A is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

## Features

- New design to replace old 93422/93L422
- Improved ESD threshold
- Alpha hard without die coat
- Commercial address access time 93L422A

25 ns max
■ Military address access time 93L422A

30 ns max

- Fully TTL compatible
- Features TRI-STATE® outputs

■ Power dissipation decreases with increasing temperature

## Connection Diagrams


*For most current package information, contact product marketing

## Logic Symbol



Pin Names

| $\mathrm{A} 0-\mathrm{A} 7$ | Address Inputs |
| :--- | :--- |
| $\mathrm{DO}-\mathrm{D} 3$ | Data Inputs |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select Input (Active LOW) |
| $\mathrm{CS}_{2}$ | Chip Select Input (Active HIGH) |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{OO-O3}$ | Data Outputs |

## 93425/93L425

$1024 \times 1$-Bit Static Random Access Memory

## General Description

The 93425 is a 1024-bit read write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output as well as an active LOW Chip Select line.

## Features

- Commercial address access time 953425-20 to 60 ns max
- Military address access time 93425-30 to 70 ns max
- Low power version also available (93L425)
- Features TRI-STATE ${ }^{\circledR}$ output
- Power dissipation decreases with increasing temperature
- Standard processing includes burn-in


## Connection Diagram



TL/D/9674-1
Top View
Order Number 93425DC, 93425ADC, 93425DC25, 93425DMQB, 93425DMQB40, 93425DMQB50, 93425PC, 93425APC, 93425PC25, 93L425DC, 93L425ADC, 93L425DC25, 93L425DMQB, 93L425DMQB40, 93L425DMQB50, 93L425PC, 93L425APC or 93L425PC25 See NS Package Number J16A* or N16E*
*For most current package information, contact product marketing. Optional Processing QR = Burn-In

TL/D/9674-2
Top View
Order Number 93425FMQB, 93425AFMQB, 93L425FMQB40, 93L425FMQB, 93L425AFMQB or 93L425FMQB50
See NS Package Number W16A*
*For most current package information, contact product marketing.
Optional Processing QR = Burn-In


$V_{\mathrm{cc}}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

| Absolute Maximum Ratings |  |
| :--- | ---: |
| Above which the useful life may be impaired |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage Range | -0.5 V to +7.0 V |
| Input Voltage (DC) (Note 1) | -0.5 V to VCC |
| Voltage Applied to Outputs |  |
| (Note 2) -0.5 V to +5.5 V <br> Lead Temperature (Soldering, 10 sec.$)$ $300^{\circ} \mathrm{C}$ <br> Maximum Junction Temperature (TJ) $+175^{\circ} \mathrm{C}$ <br> Output Current +20 mA <br> Input Current (DC) -12 mA to +5.0 mA |  |

Absolute Maximum Ratings
Storage Temperature
Supply Voltage Range
Input Voltage (DC) (Note 1)
oltage Applied to Outputs

Lead Temperature (Soldering, 10 sec .)

Output Current
-12 mA to +5.0 mA

## Guaranteed Operating Ranges

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )

| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | ---: |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ |
| Case Temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ |  |
| $\quad$ Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

DC Electrical Characteristics Over operating temperature ranges (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.1 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs (Notes 4, 5 \& 6) |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V | Guaranteed input LOW Voltage for All Inputs (Notes 4, 5 \& 6) |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |
| ILL | Input LOW Current |  | -180 | $-300$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  | 1.0 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |
| $\underline{1 / 4 B}$ | Input Breakdown Current | -- | - | ---1.0--- | $\ldots \mathrm{mA}$ | $V_{C C}=M_{\text {Max }}, V_{\text {IN }}=V_{\text {CC }}$ |
| $V_{\text {IC }}$ | Input Diode Clamp Voltage |  | -1.0 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=-10 \mathrm{~mA}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OZH}} \\ & \mathrm{I}_{\mathrm{OZL}} \end{aligned}$ | Output Current (HIGH Z) |  |  | $\begin{gathered} 50 \\ -50 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=\text { Max, } V_{\text {OUT }}=2.4 \mathrm{~V} \\ & V_{C C}=\mathrm{Max}, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \end{aligned}$ |
| Ios | Output Current <br> Short Circuit to Ground (Note 7) |  |  | -100 | mA | $\mathrm{V}_{\mathrm{CC}}=$ Max, (Note 7) |
| ICC | Power Supply Current |  | 60 | $\begin{gathered} 65 \\ 75 \\ 125 \\ 135 \end{gathered}$ | mA <br> mA <br> mA <br> mA | 93L425 Commercial 93L425 Military <br> 93425 Commercial 93425 Military |

Note 1: Either input voltage limit or input current limit is sufficient to protect the inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$. $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Static condition only.
Note 5: Functional testing done at input levels $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{OL}} \operatorname{Max}(0.45 \mathrm{~V}), \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH} \text { Min }}(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $V_{I H}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$.
Note 7: Short circuit to ground not to exceed one second.
Note 8: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 9: $t_{W}$ measured at $t_{W S A}=$ Min. $t_{W S A}$ measured at $t_{W}=$ Min.

## Logic Diagram



## Functional Description

The 93425 is a fully decoded 1024－bit read write Random Access Memory organized 1024 words by one bit．Bit selec－ tion is achieved by means of a 10－bit address A0－A9．
One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding．For larger memories the fast chip select access time permits direct address decoding without an increase in overall memory access time．
The read and write functions of the 93425 are controlled by the state of the active LOW Write Enable $\overline{W E}$ input．When $\overline{W E}$ is held LOW and the chip is selected，the data at $D$ is written into the location specified by the binary address present at A0 through A9．Since the write function is level triggered，data must be held stable at the data input for at least $t_{W S D(\min )}$ plus $t_{W(m i n)}$ plus $t_{W H D(m i n)}$ to insure a valid write．When WE is held HIGH and the chip selected，data is read from the addressed location and presented at the out－ put 0 ．

The 93425 has a three－state output which provides an ac－ tive pull－up or pull－down when enabled and a high imped－ ance（HIGH Z）state when disabled．The active pull－up pro－ vides drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems．

## Truth Table

| Inputs |  |  | Output | Mode |
| :--- | :---: | :---: | :---: | :--- |
| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | D | O |  |
| H | H | X | HIGH Z | Not Selected |
| L | L | L | HIGHZ | Write 0 |
| L | L | H | HIGH Z | Write 1 |
| L | H | X | DOUT | Read |

H＝HIGH Voltage Level：2．4V
$L=$ LOW Voltage Level： 0.45 V
$X=$ Don＇t Care HIGH or LOW
HIGH Z $=$ High Impedance State

## Commercial

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, G \mathrm{ND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$


## READ TIMING

| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b) | 15 | 20 | 35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tzRCS | Chip Select to HIGH Z |  | 15 | 20 | 35 | ns |
| $t_{A A}$ | Address Access Time (Note 8) |  | 25 | 30 | 45 | ns |

## WRITE TIMING

| $t_{W}$ | Write Pulse Width to Guarantee Writing <br> (Note 9) |
| :--- | :--- |
| $t_{\text {WSD }}$ | Data Setup Time prior to Write |
| $t_{\text {WHD }}$ | Data Hold Time after Write |
| $t_{\text {WSA }}$ | Address Setup Time prior to Write <br> (Note 9) |
| $t_{\text {WHA }}$ | Address Hold Time after Write |
| $t_{\text {WSCS }}$ | Chip Select Setup Time prior to Write |
| $t_{\text {WHCS }}$ | Chip Select Hold Time after Write |
| t $_{\text {ZWS }}$ | Write Enable to HIGH Z |
| $t_{\text {WR }}$ | Write Recovery Time |
| $t_{\text {WR }}$ | Write Recovery Time (93425A) |

(Figure 4)

| 20 |  | 20 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | $n s$ |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
|  | -15 |  | 20 |  | 35 | $n s$ |
|  | 15 |  | 20 |  | 40 | $n s$ |
|  |  |  | 25 |  |  | $n s$ |

## Military

AC Electrical Characteristics (Note 6 ) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=\mathrm{OV}, \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | 93425-25 |  | $\begin{gathered} 93425-40 \\ 93425 A \end{gathered}$ |  | $\begin{gathered} 93425-60 \\ 93425 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |

## READ TIMING

| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b) | 20 | 25 | 45 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tzRCS | Chip Select to HIGH Z |  | 20 | 25 | 50 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  | 30 | 40 | 60 | ns |

## WRITE TIMING

| $t_{W}$ | Write Pulse Width to Guarantee Writing <br> (Note 9) |
| :--- | :--- |
| $t_{\text {WSD }}$ | Data Setup Time prior to Write |
| $t_{\text {WHD }}$ | Data Hold Time after Write |
| $t_{\text {WSA }}$ | Address Setup Time prior to Write <br> (Note 9) |
| $\mathbf{t}_{\text {WHA }}$ | Address Hold Time after Write |
| $\mathbf{t}_{\text {WSCS }}$ | Chip Select Setup Time prior to Write |
| $\mathbf{t}_{\text {WHCS }}$ | Chip Select Hold Time after Write |
| $\mathbf{t}_{\text {ZWS }}$ | Write Enable to HIGH Z |
| $t_{\text {WR }}$ | Write Recovery Time |

(Figure 4)

| 25 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 10 |  | 15 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
| 5 |  | 5 |  | 5 |  | ns |
|  | 20 |  | 25 |  | 45 | ns |
|  | 20 |  | 25 |  | 50 | ns |

Notes on preceding page.

## Commercial

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | 93L425-35 |  | $\begin{gathered} \text { 93L425-45 } \\ \text { 93L425A } \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { 93L425-60 } \\ \text { 93L425 } \\ \hline \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b) |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {ZRCS }}$ | Chip Select to HIGH Z |  |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time (Note 8) |  |  | 35 |  | 45 |  | 60 | ns |
| WRITE TIMING |  |  |  |  |  |  |  |  |  |
| $t_{W}$ | Write Pulse Width to Guarantee Writing (Note 9) | (Figures 4a, 4b) | 30 |  | 35 |  | 45 |  | ns |
| $t_{\text {WSD }}$ | Data Setup Time prior to Write |  | 5 |  | 5 |  | 5 |  | ns |
| twHD | Data Hold Time after Write |  | 5 |  | 5 |  | 5 |  | ns |
| twSA | Address Setup Time prior to Write (Note 9) |  | 5 |  | 5 |  | 10 |  | ns |
| tWHA | Address Hold Time after Write |  | 5 |  | 5 |  | 5 |  | ns |
| twscs | Chip Select Setup Time prior to Write |  | 5 |  | 5 |  | 5 |  | ns |
| twHCS | Chip Select Hold Time after Write |  | 5 |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGH Z |  |  | 20 |  | 25 |  | 45 | ns |
| ${ }^{\text {t }}$ WR | Write Recovery Time |  |  | 30 |  | 35 |  | 45 | ns |

Military
AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | 93L425-40 |  | $\begin{aligned} & \text { 93L425-50 } \\ & \text { 93L425A } \end{aligned}$ |  | $\begin{gathered} \hline 93 L 425-70 \\ 93 L 425 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |

READ TIMING

| $t_{\text {ACS }}$ | Chip Select Access Time | (Figures 3a, 3b) | 30 | 35 | 45 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tzRCS | Chip Select to HIGH Z |  | 25 | 30 | 50 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  | 40 | 50 | 70 | ns |

## WRITE TIMING

| tw | Write Pulse Width to Guarantee Writing (Note 9) | (Figures 4a, 4b) | 35 |  | 40 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tWSD | Data Setup Time prior to Write |  | 5 |  | 5 |  | 10 |  | ns |
| $t_{\text {WHD }}$ | Data Hold Time after Write |  | 5 |  | 5 |  | 10 |  | ns |
| twSA | Address Setup Time prior to Write (Note 9) |  | 10 |  | 10 |  | 10 |  | ns |
| tWHA | Address Hold Time after Write |  | 5 |  | 5 |  | 10 |  | ns |
| twscs | Chip Select Setup Time prior to Write |  | 5 |  | 5 |  | 10 |  | ns |
| twHCS | Chip Select Hold Time after Write |  | 5 |  | 5 |  | 5 |  | ns |
| tzws | Write Enable to HIGH Z |  |  | 25 |  | 30 |  | 45 | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  |  | 25 |  | 40 |  | 55 | ns |



FIGURE 2. AC Test Input Levels


TL/D/9674-10
Note 1: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
Note 2: Input voltage levels for worst case AC test are 3.0/0.0V.
FIGURE 4. Write Mode Timing

## 93L425A

## $1024 \times 1$－Bit Static Random Access Memory

## General Description

The 93L425A is a 1024－bit read write Random Access Memory（RAM），organized 1024 words by one bit．It is de－ signed for high speed cache control and buffer storage ap－ plications．The device includes full on－chip decoding，sepa－ rate Data input and non－inverting Data output as well as an active LOW Chip Select line．

## Features

－New design to replace old 93L425／93425
－Improved ESD thresholds
－Alpha hard without die coat
－Commercial address access time 93L425A

25 ns max
－Military address access time 93L425A

30 ns max
－Features TRI－STATE ${ }^{\circledR}$ output
－Power dissipation decreases with increasing tempera－ ture

## Connection Diagram



Top View
Order Number 93L425ADC， 93L425ADMQB or 93L425APC See NS Package Number J16A＊or N16E＊
＊For most current package information，contact product marketing．

Logic Symbol


Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select（Active LOW） |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A} 9$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable Input（Active LOW） |
| D | Data Input |
| $O$ | Data Output |

National Semiconductor

## 93479

## $256 \times 9$-Bit Static Random Access Memory

## General Description

The 93479 is a 2304-bit read/write Random Access Memory (RAM), organized as 256 words by nine bits per word. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can be used to provide parity for 8 -bit word systems.

## Connection Diagrams



TL/D/9675-1
Top View
Order Number 93479DC, 93479ADC, 93479DMQB or 93479ADMQB See NS Package Number J22A*
-For most current package information, contact product marketing
Optional Processing QR = Burn In

Pin Names

| A0-A7 | Address Inputs |
| :--- | :--- |
| DQ0-DQ8 | Data Input Outputs |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $\overline{\text { WE }}$ | Write Enable Input (Active LOW) |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) |
| NC | No Connect |

 B
-

## Features

- Commercial address time 93479-45 ns max 93479A-35 ns max
- Military address access time 93479-60 ns max 93479A-45 ns max
- Common data input/output
- Features TRI-STATE ${ }^{\circledR}$ output


## Absolute Maximum Ratings

Above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage Range | -0.5 V to +7.0 V |
| Input Voltage (DC) (Notes 1, 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ (RAMs) <br> -1.5 V to $\mathrm{V}_{\mathrm{CC}}$ (PROMs) |
| Voltage Applied to Outputs (Notes 2, 3) (Output HIGH) | $\begin{array}{r} -0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text { (RAMs) } \\ -1.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text { (PROMs) } \end{array}$ |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+175^{\circ} \mathrm{C}$ |
| Output Current | + 20 mA |
| Input Current (DC) | -12 mA to +5.0 mA |

Guaranteed Operating Ranges
Supply Voltage (VCC)

| Commercial | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | ---: |
| Military | $5.0 \mathrm{~V} \pm 10 \%$ |
| Case Temperature (TC) | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| $\quad$ Commercial | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
Note 2: Output current limit required.
Note 3: Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and maximum loading.
Note 4: Static condition only.
Note 5: Functional testing done at input levels $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{OL}}(\operatorname{Max})(0.45 \mathrm{~V}), \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH} \text { (Min) }}(2.4 \mathrm{~V})$.
Note 6: $A C$ testing done at input levels $V_{I H}=3 V, V_{I L}=0 V$.
Note 7: Short circuit to ground not to exceed one second.
Note 8: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
Note 9: $t_{W}$ measured at $t_{W S A}=$ Min. $t_{W S A}$ measured at $t_{W}=$ Min.

## Logic Diagram



## Functional Description

The 93479 is a fully decoded 2304-bit random access memory organized 256 words by nine bits. Word selection is achieved by means of an 8-bit address A0-A7.
The Chip Select input provides for memory array expansion. For larger memories the fast chip select access time permits decoding without an increase in overall memory access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{\mathrm{WE}}$ ) input. With $\overline{\mathrm{WE}}$ held LOW, the chip selected and the output disabled, the data at DQ0-DQ8 is written into the addressed location. Since the write function is level triggered, data must be held stable for at least tWSD(min) plus tWHD(min) to insure a valid write. To read, WE is held HIGH, the chip selected and the output enabled. Non-inverted data is then presented at the outputs DQ0-DQ8.

The 93479 has TRI-STATE outputs which provide an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-ups provide drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

## Truth Table

| Inputs |  |  | Data In/Out <br> DQO-DQ8 | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ |  |  |
| X | H | X | HIGH Z | Output Disabled |
| H | X | X | HIGH Z | R W Disabled |
| L | L | H | Data Out | Read |
| L | H | L | Data In | Write |

[^13]| DC Electrical Characteristics Over operating temperature ranges (Note 3) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | tions | Min | Typ | Max | Units |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}$ | . 8.0 mA |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min, I | $=-5.2 \mathrm{~mA}$ | 2.4 |  |  | v |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed for All Inputs | HIGH Voltage es 4,5 \& 6) | 2.1 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed for All Inputs | LOW Voltage es 4,5 \& 6) |  |  | 0.8 | V |
| ILL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, | $=0.4 \mathrm{~V}$ |  | -250 | -400 | $\mu \mathrm{A}$ |
| $\mathrm{IH}_{\mathrm{H}}$ | Input HiGH Current | $V_{\text {CC }}=$ Max, | $=4.5 \mathrm{~V}$ |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 \mathrm{HB}}$ | Input Breakdown Current | $V_{\text {CC }}=$ Max, | $=V_{C C}$ |  |  | 1.0 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OZH}} \\ & \mathrm{l}_{\mathrm{OZL}} \\ & \hline \end{aligned}$ | Output Current (HIGH Z) | $\begin{aligned} & V_{C C}=M a x, \\ & V_{C C}=M a x, \end{aligned}$ | $\begin{aligned} & J T=2.4 V \\ & J T=0.5 V \end{aligned}$ |  | -50 | $\begin{array}{r} 50 \\ -400 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\mathrm{C}}$ | Input Diode Clamp Voltage | $V_{\text {CC }}=$ Max, | $=-10 \mathrm{~mA}$ |  | -1.0 | -1.5 | V |
| los | Output Current Short Circuit to Ground | $\mathrm{V}_{\mathrm{CC}}=$ Max, | 7) |  |  | -70 | mA |
| Icc | Power Supply Current | Commercial Military | $\begin{aligned} & V_{C C}=M a x \\ & \text { All Inputs GND } \end{aligned}$ |  |  | $\begin{array}{r} \hline 185 \\ 200 \\ \hline \end{array}$ | mA |

## Commercial

AC Electrical Characteristics (Note 6) $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | A |  | Std |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |

READ timing

| $t_{\text {ACS }}$ | Chip Select Access Time |  | 25 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tzRCs | Chip Select to HIGH Z |  | 25 | 25 | ns |
| $\mathrm{t}_{\mathrm{AOS}}$ | Output Enable Access Time | (Figures 3a, 3b, 3d) | 25 | 25 | ns |
| ${ }^{\text {tzros }}$ | Output Enable to HIGH Z |  | 25 | 25 | ns |
| $t_{\text {AA }}$ | Address Access Time (Note 8) |  | 35 | 45 | ns |

## WRITE TIMING

| ${ }^{\text {tw }}$ | Write Pulse Width to Guarantee Writing (Note 9) |  | 25 | 25 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ So | Output Enable Setup Time |  | 5 | 5 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Data Enable Hold Time |  | 5 | 5 | ns |
| twsd | Data Setup Time Prior to Write | (Figure 4) | 25 | 25 | ns |
| ${ }_{\text {tw }}$ W | Data Hold Time after Write | (Figure 4) | 5 | 5 | ns |
| twSA | Address Setup Time Prior to Write (Note 9) |  | 5 | 5 | ns |
| twha | Address Hold Time after Write |  | 5 | 5 | ns |
| twscs | Chip Select Setup Time Prior to Write |  | 5 | 5 | ns |
| twHCS | Chip Select Hold Time after Write |  | 5 | 5 | ns |

## Military

AC Electrical Characteristics $($ Note 6$) \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% . \mathrm{GND}=0 \mathrm{~V} . \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | A |  | Std |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| READ TIMING |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ <br> tzRCS <br> $t_{\text {AOS }}$ <br> tzRos <br> $t_{A A}$ | Chip Select Access Time <br> Chip Select to HIGH Z <br> Output Enable Access Time <br> Output Enable to HIGH Z <br> Address Access Time (Note 8) | (Figures 3a, 3b, 3d) |  | $\begin{aligned} & 30 \\ & 30 \\ & 30 \\ & 30 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 40 \\ & 40 \\ & 40 \\ & 60 \\ & \hline \end{aligned}$ |  |
| WRITE TIMING |  |  |  |  |  |  |  |
| tw <br> ${ }^{\text {tso }}$ <br> $t_{\mathrm{HO}}$ <br> twSD <br> twhD <br> twSA <br> tWHA <br> twscs <br> twhes | Write Pulse Width to Guarantee Writing <br> (Note 9) <br> Output Enable Setup Time <br> Data Enable Hold Time <br> Data Setup Time Prior to Write <br> Data Hold Time after Write <br> Address Setup Time Prior to Write <br> (Note 9) <br> Address Hold Time after Write <br> Chip Select Setup Time Prior to Write <br> Chip Select Hold Time after Write | (Figure 4) | $\begin{gathered} 40 \\ 5 \\ 5 \\ 50 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ \hline \end{gathered}$ |  | 40 5 5 50 10 10 10 10 10 |  |  |



TL/D/9675-5


* Includes jig and probe capacitance

Note: Load A is used for all production testing.
FIGURE 1. AC Test Load Output Load

a. Read Mode Propagation Delay from Chip Select to Output


FIGURE 3. Read Mode Timing


TL/D/9675-10
c. Read Mode Propagation Delay from Output Enable FIGURE 3. Read Mode Timing (Continued)


TL/D/9675-11
*These timing parameters are only necessary to guarantee High Z state during the entire write cycle.
FIGURE 4. Write Mode Timing
Note 1: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
Note 2: Input voltage levels for worst case AC test are 3.0/0.0V .

## 捲

National Semiconductor

## MM54C89／MM74C89 64－Bit TRI－STATE ${ }^{\text {® }}$ Random Access Read／Write Memory

## General Description

The MM54C89／MM74C89 is a 16 －word by 4－bit random ac－ cess read／write memory．Inputs to the memory consist of four address lines，four data input lines，a write enable line and a memory enable line．The four binary address inputs are decoded internally to select each of the 16 possible word locations．An internal address register latches the ad－ dress information on the positive to negative transition of the memory enable input．The four TRI－STATE data output lines working in conjunction with the memory enable input provide for easy memory expansion．
Address Operation：Address inputs must be stable tsA pri－ or to the positive to negative transition of memory enable．It is thus not necessary to hold address information stable for more than $t_{H A}$ after the memory is enabled（positive to neg－ ative transition of memory enable）．
Note：The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected．

Read Operation：The complement of the information which was written into the memory is non－destructively read out at the four outputs．This is accomplished by selecting the de－ sired address and bringing memory enable low and write enable high．
When the device is writing or disabled the output assumes a TRI－STATE（Hi－z）condition．

## Features

－Wide supply voltage range
3.0 V to 15 V
－Guaranteed noise margin
－High noise immunity
$0.45 \mathrm{~V}_{\mathrm{CC}}$（typ．）
－Low power
TTL compatibility
fan out of 2 driving 74L
$100 \mathrm{nW} /$ package（typ．）
－Low power consumption
130 ns （typ．）at $\mathrm{V}_{\mathrm{cc}}=10 \mathrm{~V}$
－TRI－STATE output

Write Operation：Information present at the data inputs is written into the memory at the selected address by bringing $\overline{\text { write }} \overline{\text { enable and memory enable low．}}$

## Logic and Connection Diagrams




Order Number MM54C89＊ or MM74C89＊
＊Please look into Section 8，Appendix D for availability of various package types．

Power Dissipation (PD)
Dual-In-Line
700 mW 500 mW
Operating $\mathrm{V}_{\mathrm{CC}}$ Range 3.0 V to 15 V 18 V
Absolute Maximum VCC
Lead Temperature ( $T_{L}$ )
(Soldering, 10 seconds)
$260^{\circ} \mathrm{C}$

DC Electrical Characteristics Min/Max limits apply across temperature range, unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS TO CMOS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IN}(0)}$ | Logical "0" Input Voltage | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vout (1) | Logical "1" Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 9.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vout(0) | Logical "0" Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{l}_{\mathrm{O}}=+10 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{l}_{\mathrm{O}}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}(1)}$ | Logical "1" Input Current | $\mathrm{V}_{C C}=15 \mathrm{~V}, \mathrm{~V}_{I N}=15 \mathrm{~V}$ |  | -0.005 | 1.0 | $\mu \mathrm{A}$ |
| $\ln (0)$ | Logical "0" Input Current | $\mathrm{V}_{\text {CC }}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| loz | Output Current in High Impedance State | $\begin{aligned} & V_{C C}=15 \mathrm{~V}, \mathrm{~V}=15 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V}, V_{O}=0 \mathrm{~V} \end{aligned}$ | -1.0 | $\begin{gathered} 0.005 \\ -0.005 \\ \hline \end{gathered}$ | 1.0 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| ICC | Supply Current | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 0.05 | 300 | $\mu \mathrm{A}$ |

CMOS/LPTTL INTERFACE

| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{C C}-1.5 \\ & V_{C C}-1.5 \end{aligned}$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}(0)}$ | Logical "0" Input Voltage | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | V |
| Vout (1) | Logical "1" Output Voltage | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IO}_{\mathrm{O}}=-360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \\ & \hline \end{aligned}$ | : |  | V |
| V OUT(0) | Logical "0" Output Voltage | $\begin{aligned} & 54 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A} \\ & 74 \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=+360 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | V |

OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)

| ISOURCE | Output Source Current <br> (P-Channel) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -1.75 | -3.3 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ISOURCE | Output Source Current <br> (P-Channel) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -8.0 | -15 | mA |
| ISINK | Output Sink Current <br> (N-Channel) | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.75 | 3.6 | mA |
| $\mathrm{I}_{\text {SINK }}$ | Output Sink Current <br> (N-Channel) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 8.0 | 16 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics* $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay from Memory Enable | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 270 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 500 \\ & 220 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $t_{\text {ACC }}$ | Access Time from Address Input | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline 350 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 650 \\ & 280 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }_{\text {t }}$ S | Address Setup Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 150 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {HA }}$ | Address Hold Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {ME }}$ | Memory Enable Pulse Width | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{gathered} 250 \\ 90 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

AC Electrical Characteristics ${ }^{*} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise noted (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ SR | Write Enable Setup Time for a Read | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=10 V \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tws | Write Enable Setup Time for a Write | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  |  | $t_{M E}$ $\mathrm{t}_{\mathrm{ME}}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| twe | Write Enable Pulse Width | $\begin{aligned} & V_{C C}=5 V, t_{W S}=0 \\ & V_{C C}=10 V, t_{W S}=0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{gathered} 160 \\ 60 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| ${ }^{\text {thD }}$ | Data Input Hold Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {t }}$ SD | Data Input Setup | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{1} \mathrm{H}, \mathrm{t}_{\mathrm{OH}}$ | Propagation Delay from a Logical " 1 " or Logical " 0 " to the High Impedance State from Memory Enable | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \end{aligned}$ |  | $\begin{gathered} 180 \\ -85 \end{gathered}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{1 H}, t_{0 H}$ | Propagation Delay from a Logical " 1 " or Logical " 0 " to the High Impedance State from Write Enable | $\begin{aligned} & V_{C C}=50 \mathrm{~V}, C_{L}=5 \mathrm{pF}, R_{\mathrm{L}}=10 \mathrm{k} \\ & V_{C C}=10 \mathrm{~V}, C_{\mathrm{L}}=5 \mathrm{pF}, R_{\mathrm{L}}=10 \mathrm{k} \end{aligned}$ |  | $\begin{gathered} 180 \\ 85 \end{gathered}$ | $\begin{aligned} & 300 \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacity | Any Input (Note 2) |  | 5 |  | pF |
| COUT | Output Capacity | Any Output (Note 2) |  | 6.5 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacity | (Note 3) |  | 230 |  | pF |

*AC Parameters are guaranteed by DC correlated testing.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{\text {PD }}$ determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## AC Electrical Characteristics* Guaranteed across the specified temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Parameter | Conditions | $\begin{gathered} \text { MM54C89 } \\ T_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { MM74C89 } \\ T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {PD }}$ | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=10 V \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 700 \\ & 310 \\ & 250 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 265 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{\text {ACC }}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 910 \\ & 400 \\ & 320 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 780 \\ 345 \\ 270 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| ${ }^{\text {t }}$ A | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 210 \\ 90 \\ 70 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 180 \\ 80 \\ 60 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 80 \\ & 55 \\ & 45 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 70 \\ & 50 \\ & 40 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {ME }}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 560 \\ & 210 \\ & 170 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 480 \\ & 180 \\ & 150 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| twe | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 420 \\ 140 \\ 110 \\ \hline \end{array}$ |  | $\begin{aligned} & 360 \\ & 120 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {thD }}$ | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=10 V \\ & V_{C C}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 70 \\ & 35 \\ & 30 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \\ & 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |

*AC Parameters are guaranteed by DC correlated testing.

## AC Electrical Characteristics*

Guaranteed across the specified temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (Continued)

| Parameter | Conditions | $\begin{gathered} \text { MM54C89 } \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { MM74C89 } \\ T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| ${ }^{\text {t }}$ SD | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=10 V \\ & V_{C C}=15 V \end{aligned}$ | $\begin{aligned} & 70 \\ & 35 \\ & 30 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \\ & 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{1 H}, t_{0 H}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ & V_{C C}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 420 \\ & 170 \\ & 135 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 360 \\ & 145 \\ & 115 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |

-AC Parameters are guaranteed by DC correlated testing.

## Truth Table

| ME | WE | Operation | Condition of Outputs |
| :---: | :---: | :--- | :--- |
| L | L | Write | TRI-STATE |
| L | H | Read | Complement of Selected Word |
| H | L | Inhibit, Storage | TRI-STATE |
| H | H | Inhibit, Storage | TRI-STATE |

## AC Test Circuits



TL/F/5888-3
TL/F/5888-4

## Switching Time Waveforms



Switching Time Waveforms (Continued)


## MM54C200/MM74C200 256-Bit TRI-STATE® Random Access Read/Write Memory

## General Description

The MM54C200/MM74C200 is a 256 -bit random access read/write memory. Inputs consist of eight address lines and three chip enables. The eight binary address inputs are decoded internally to select each of the 256 locations. The internal address register, latches, and address information are on the positive to negative edge of $\overline{\mathrm{CE}}_{3}$. The TRISTATE data output line, working in conjunction with $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ inputs, provides for easy memory expansion.
Address Operation: Address inputs must be stable tsA prior to the positive to negative transition of $\mathrm{CE}_{3}$. It is therefore unnecessary to hold address information stable for more than tha $^{\text {a }}$ after the memory is enabled (positive to negative transition).
Note: The timing is different from the DM74200 in that a positive to negative transition of the $\mathrm{CE}_{3}$ must occur for the memory to be selected.
Read Operation: The data is read out by selecting the proper address and bringing $\overline{\mathrm{CE}}_{3}$ low and $\overline{\mathrm{WE}}$ high.

Holding either $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$, or $\overline{\mathrm{CE}}_{3}$ at a high level forces the output into TRI-STATE. When used in bus-organized systems, $\overline{\mathrm{CE}}_{1}$, or $\overline{\mathrm{CE}}_{2}$, a TRI-STATE control provides for fast access times by not totally disabling the chip.
Write Operation: Data is written into the memory with $\overline{\mathrm{CE}}_{3}$ low and $\overline{W E}$ low. The state of $\overline{C E}_{1}$ or $\overline{\mathrm{CE}}_{2}$ has no effect on the write cycle. The output assumes TRI-STATE with WE low.

## Features

- Wide supply voltage range 3 V to 15 V
- Guaranteed noise margin

1V

- High noise immunity
- TTL compatibility
- Low power
$0.45 \mathrm{~V}_{\mathrm{CC}}$ (typ.)
Fan out of 1 driving standard TTL 500 nW (typ.)

■ Internal address register

## Logic and Connection Diagrams




Order Number MM54C200* or MM74C200*
*Please look into Section 8, Appendix D for availability of various package types.

| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specifled contact the Natlonal Semico Distributors for avallablility and | evices are required, uctor Sales Office/ ecifications. |
| Voltage at Any Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range ( |  |
| MM54C200 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MM74C200 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range ( $\mathrm{T}_{\mathrm{s}}$ ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |


| Power Dissipation (PD) |  |
| :--- | ---: |
| Dual-ln-Line | 700 mW |
| Small Outline | 500 mW |
| Operating $V_{\mathrm{CC}}$ Range | 3 t to 15 V |
| Absolute Maximum $V_{\mathrm{CC}}$ | 18 V |
| Lead Temperature (T) |  |
| (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## CMOS TO CMOS

| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 3.5 \\ 8 \end{gathered}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(0) }}$ | Logical "0" Input Voltage | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 1.5 \\ 2 \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| V OUT(1) | Logical "1" Output Voltage | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 4.5 \\ 9 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| V OUT(0) | Logical "0" Output Voltage | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, I_{O}=+10 \mu \mathrm{~A} \\ & V_{C C}=10 \mathrm{~V}, I_{O}=+10 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 0.5 \\ 1 \end{gathered}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\underline{1 N(1)}$ | Logical "1" Input Current | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=15 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I} \mathrm{IN}(0)$ | Logical "0" Input Current | $V_{C C}=15 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | -1 | -0.005 |  | $\mu \mathrm{A}$ |
| Icc | Supply Current | $V_{C C}=15 \mathrm{~V}$ |  | 0.1 | 600 | $\mu \mathrm{A}$ |

## CMOS/TTL INTERFACE

| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage | $\begin{aligned} & 540 \\ & 740 \end{aligned}$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \\ & V_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{C C}-1.5 \\ & V_{C C}-1.5 \end{aligned}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(0) }}$ | Logical "0" Input Voltage | $\begin{aligned} & 540 \\ & 74 C \end{aligned}$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \\ & V_{C C}=4.75 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| $\mathrm{V}_{\text {OUT(1) }}$ | Logical "1" Output Voltage | $540$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-1.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-1.6 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  | V |
| $V_{\text {OUT }}(0)$ | Logical "0" Output Voltage | $540$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V}, I_{O}=1.6 \mathrm{~mA} \\ & V_{C C}=4.75 \mathrm{~V}, I_{O}=1.6 \mathrm{~mA} \end{aligned}$ |  | 0.4 | V |

## OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)

| Isource | Output Source Current (P-Channel) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} -4 \\ -1.8 \end{gathered}$ | -6 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Isource | Output Source Current (P-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{O U T}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} -16 \\ -1.5 \\ \hline \end{array}$ | -25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ISINK | Output Sink Current (N-Channel) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, V_{O U T}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 5 | 8 | mA |
| ISINK | Output Sink Current (N-Channel) | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, V_{\text {OUT }}=V_{C C} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 20 | 30 | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

| AC Electrical Characteristics* $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unless otherwise specified |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| $\mathrm{t}_{\text {ACC }}$ | Access Time from Address | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 900 \\ & 400 \end{aligned}$ | $\begin{array}{r} \mathrm{ns} \\ \text { ns } \\ \hline \end{array}$ |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay from $\mathrm{CE}_{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 360 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 700 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\mathrm{pCE}}$ | Propagation Delay from $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 250 \\ 85 \\ \hline \end{gathered}$ | $\begin{aligned} & 700 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {SA }}$ | Address Setup Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 80 \\ & 30 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }_{\text {tha }}$ | Address Hold Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 15 \\ & 5.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tWE | Write Enable Pulse Width | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 160 \\ & 70 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {ce }}$ | $\overline{C E}_{3}$ Pulse Widths | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 400 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ 80 \\ \hline \end{gathered}$ |  | $\begin{array}{r} \mathrm{ns} \\ \mathrm{~ns} \\ \hline \end{array}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacity | Any Input (Note 2) |  | 5.0 |  | pF |
| Cout | Output Capacity in TRI-STATE | (Note 2) |  | 9.0 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacity | (Note 3) |  | 400 |  | pF |

## AC Electrical Characteristics* $C_{\mathrm{L}}=50 \mathrm{pF}$

| Symbol | Parameter | Conditions | $\begin{gathered} \text { MM54C200 } \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { MM74C200 } \\ T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Access Time from Address | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1200 \\ 520 \end{gathered}$ |  | $\begin{gathered} 1100 \\ 480 \end{gathered}$ | ns ns |
| $t_{p d}$ | Propagation Delay from $\overline{\mathrm{CE}}_{3}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 950 \\ & 400 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 850 \\ & 360 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\mathrm{pd}}$ CE1 | Propagation Delay from $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 650 \\ & 300 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 275 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {t }}$ S | Address Setup Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 250 \\ & 120 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 120 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{H A}$ | Address Hold Time | $\begin{aligned} & V_{C C}=5 V \\ & V_{C C}=10 V \end{aligned}$ | $\begin{gathered} 100 \\ 50 \\ \hline \end{gathered}$ |  | $\begin{gathered} 100 \\ 50 \\ \hline \end{gathered}$ |  | ns <br> ns |
| tWE |  | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{array}{r} 450 \\ 225 \\ \hline \end{array}$ |  | $\begin{array}{r} 400 \\ 200 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| ${ }^{\text {tee }}$ | Disable Pulse Width | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 500 \\ & 250 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 460 \\ & 230 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| ${ }^{\text {thD }}$ | Data Hold Time | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{C C}=10 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ |  | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

*AC Parameters are guaranteed by DC correlated testing.
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{P D}$ determines the no load $A C$ power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

## Switchiny Time Waveforms



Read and Write Cycles Using $\overline{\mathbf{C E}}_{\mathbf{3}}$ and $\overline{\mathrm{CE}}_{1}$ (or $\overline{\mathbf{C E}}_{\mathbf{2}}$ )


TL/F/5903-4
Note: Used for fast access time in bused systems.

## 7 National Semiconductor

## MM54C910/MM74C910 256 Bit TRI-STATE ${ }^{\circledR}$ Random Access Read/Write Memory

## General Description

The MM54C910/MM74C910 is a 64 word by 4-bit random access memory. Inputs consist of six address lines, four data input lines, a $\overline{W E}$, and a $\overline{M E}$ line. The six address lines are internally decoded to select one of the 64 word locations. An internal address register latches the address information on the positive to negative transition of $\overline{M E}$. The TRI-STATE outputs allow for easy memory expansion.
Address Operation: Address inputs must be stable ( $\mathrm{t}_{\mathrm{SA}}$ ) prior to the positive to negative transition of $\overline{M E}$, and ( $\mathrm{t}_{\mathrm{HA}}$ ) after the positive to negative transition of $\overline{M E}$. The address register holds the information and stable address inputs are not needed at any other time.
Write Operation: Data is written into memory at the selected address if $\overline{W E}$ goes low while $\overline{M E}$ is low. $\overline{W E}$ must be held low for tWE and data must remain stable $t_{H D}$ after $\overline{W E}$ returns high.
Read Operation: Data is nondestructively read from a memory location by an address operation with WE held high.

Outputs are in the TRI-STATE (Hi-Z) condition when the device is writing or disabled.

## Features

- Supply voltage range
- High noise immunity
- TTL compatible fan out
- Input address register
- Low power consumption
- Fast access time
- TRI-STATE outputs
- High voltage inputs


## Logic Diagrams



Input Protection


TL/F/5914-2

| Absolute Maximum Ratings (Note 1) |  | Operating Conditions |  | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace contact the National | evices are required, uctor Sales Office/ | Supply Voltage (VCC) |  |  |  |
| Distributors for availabilly | ecifications. | MM54C910 | 4.5 | 5.5 | $v$ |
| Voltage at Any Output Pin | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | MM74C910 | 4.75 | 5.25 | v |
| Voltage at Any Input Pin | -0.3 V to +15 V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation |  | MM74C910 | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Dual-In-Line <br> Small Outine | 700 mW 500 mW |  |  |  |  |
| Operating $\mathrm{V}_{C C}$ Range | 3.0 V to 5.5 V |  |  |  |  |
| Standby $\mathrm{V}_{\text {CC }}$ Range | 1.5 V to 5.5 V |  |  |  |  |
| Absolute Maximum ( $\mathrm{V}_{\mathrm{CC}}$ ) | 6.0 V |  |  |  |  |
| Lead Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) (Soldering, 10 sec .) | $260^{\circ} \mathrm{C}$ |  |  |  |  |

## DC Electrical Characteristics

Min/Max limits apply accross the temperature and power supply range indicated

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN(1) }}$ | Logical "1" Input Voltage | Full Range | $V_{C C}-1.5$ |  |  | V |
| $V_{\text {IN }(0)}$ | Logical "0" Input Voltage | Full Range |  |  | 0.8 | V |
| $\ln (1)$ | Logical "1" Input Current | $\begin{aligned} & V_{I N}=15 \mathrm{~V} \\ & V_{I N}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.005 \\ & 0.005 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\operatorname{IN}(0)$ | Logical " 0 " Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -1.0 | -0.005 |  | $\mu \mathrm{A}$ |
| Vout(1) | Logical "1" Output Voltage | $\begin{aligned} & \mathrm{I}_{0}=-150 \mu \mathrm{~A} \\ & \mathrm{I}_{0}=-400 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-0.5 \\ 2.4 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & V_{-} \\ & \mathrm{V} \end{aligned}$ |
| $\mathrm{V}_{\text {OUT }}(0)$ | Logical " 0 " Output Voltage | $10=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| loz | Output Current in High Impedance State | $\begin{aligned} & V_{O}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | -1.0 | $\begin{gathered} 0.005 \\ -0.005 \\ \hline \end{gathered}$ | 1.0 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ICC | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 5.0 | 300 | $\mu \mathrm{A}$ |

## AC Electrical Characteristics ${ }^{*} T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ACC }}$ | Access Time from Address |  | 250 | 500 | ns |
| $t_{\text {pd }}$ | Propagation Delay from $\overline{\mathrm{ME}}$ |  | 180 | 360 | ns |
| $t_{\text {SA }}$ | Address Input Set-Up Time | 140 | 70 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Input Hold Time | 20 | 10 |  | ns |
| tME | $\overline{\text { Memory Enable Pulse Width }}$ | 200 | 100 |  | ns |
| tME | $\overline{\text { Memory Enable Pulse Width }}$ | 400 | 200 |  | ns |
| $t_{\text {SD }}$ | Data Input Set-Up Time | 0 |  |  | ns |
| $t_{H D}$ | Data Input Hold Time | 30 | 15 |  | ns |
| twE | $\overline{\text { Write Enable Pulse Width }}$ | 140 | 70 |  | ns |
| $\mathrm{t}_{1}$, $\mathrm{t}_{\mathrm{OH}}$ | Delay to TRI-STATE (Note 4) |  | 100 | 200 | ns |
| CAPACITANCE |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacity Any Input (Note 2) |  | 5.0 |  | pF |
| COUT | Output Capacity Any Output (Note 2) |  | 9.0 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacity (Note 3) |  | 350 |  | pF |

AC Electrical Characteristics* (Continued) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Symbol | Parameter | $\begin{gathered} \text { MM54C910 } \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{gathered} M M 74 \mathrm{C} 910 \\ \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Access Time from Address |  | 860 |  | 700 | ns |
| $t_{\text {pd } 1}, t_{\text {pdo }}$ | Propagation Delay from $\overline{M E}$ |  | 660 |  | 540 | ns |
| ${ }_{\text {t }}$ SA | Address Input Set-Up Time | 200 |  | 160 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Input Hold Time | 20 |  | 20 |  | ns |
| पME |  | 280 |  | 260 |  | ns |
| tME | $\overline{M e m o r y ~ E n a b l e ~ P u l s e ~ W i d t h ~}$ | 750 |  | 600 |  | ns |
| ${ }_{\text {t }}$ S | Data Input Set-Up Time | 0 |  | 0 |  | ns |
| ${ }_{\text {thD }}$ | Data Input Hold Time | 50 |  | 50 |  | ns |
| twE | Write Enable Pulse Width | 200 |  | 180 |  | ns |
| $t_{1 H}, t_{0 H}$ | Delay to TRI-STATE (Note 4) |  | 200 |  | 200 | ns |

*AC Parameters are guaranteed by DC correlated testing.
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: CpD determines the no load AC power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

Note 4: See AC test circuits for $t_{1 H}, t_{0 H}$.

## Typical Performance Characteristics



## Truth Table

| $\overline{\text { ME }}$ | WE | Operation | Outputs |
| :---: | :---: | :--- | :--- |
| L | L | Write | TRI-STATE |
| L | H | Read | Data |
| H | L | Inhibit, Store | TRI-STATE |
| H | H | Inhibit, Store | TRI-STATE |

## AC Test Circuits




AC Test Circuits (Continued)


Read Cycle
(See Note 1)


TL/F/5914-8

Write Cycle
(See Note 1)


## Switching Time Waveforms (Continued)

Read Modify Write Cycle (See Note 1)


TL/F/5914-10


TL/F/5914-11
Note 1: $\overline{M E M O A Y Y}$ ENABLE must be brought high for IME $_{\text {ME }}$ nanoseconds between every address change.
Note 2: $t_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ for all inputs.

## Connection Diagram

## Dual-In-Line Package

WRITE MEMORY


Order Number MM54C910* or MM74C910*
*Please look into Section 8, Appendix D for availability of various package types.

National
Semiconductor

## MM54C989/MM74C989 <br> 64-Bit (16 x 4) TRI-STATE ${ }^{\circledR}$ RAM

## General Description

The MM54C989/MM74C989 is a 16 -word by 4-bit random access read/write memory. Inputs to the memory consist of 4 address lines, 4 data input lines. a write enable line and a $\overline{\text { memory }}$ enable line. The 4 binary address inputs are decoded internally to select each of the 16 possible word locations. An internal address register latches the address information on the positive to negative transition of the memory enable input. The 4 TRI-STATE data output lines working in conjunction with the memory enable input provides for easy memory expansion.
Address Operation: Address inputs must be stable tsA prior to the positive to negative transition of memory enable. It is thus not necessary to hold address information stable for more than $t_{\mathrm{HA}}$ after the memory is enabled (positive to negative transition of memory enable).
Note: The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected.
Write Operation: Information present at the data inputs is written into the memory at the selected address by bringing write enable and memory enable low.

Read Operation: The complement of the information which was written into the memory is non-destructively read out at the 4 outputs. This is accomplished by selecting the desired address and bringing memory enable low and write $\overline{\text { enable }}$ high.
When the device is writing or disabled the output assumes a TRI-STATE (Hi-Z) condition.

## Features

- Wide supply voltage range
3.0 V to 5.5 V
- Guaranteed noise margin 1.0 V
- High noise immunity
- Low power TTL compatibility
- Input address register
- Low power consumption
- Fast access time
- TRI-STATE output


## Logic and Connection Diagrams



*Please look into Section 8, Appendix D *for availability of various package types.

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Voltage at Any Pin
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Power Dissipation
Dual-In-Line
Small Outline
Absolute Maximum $V_{C C}$
700 mW
500 mW

Lead Temperature ( $T_{L}$ )
(Soldering, 10 seconds)

DC Electrical Characteristics mм54C989/МM74C989
Min/Max limits apply across the temperature and power supply range indicated

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(1) }}$ | Logical "1" Input Voltage |  | $V_{C C}-1.5$ |  |  | V |
| $\mathrm{V}_{\mathrm{IN}(0)}$ | Logical "0" Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{N}(1)}$ | Logical "1" Input Current | $V_{1 N}=5 \mathrm{~V}$ |  | 0.005 | 1 | $\mu \mathrm{A}$ |
| $1 \mathrm{~N}(0)$ | Logical "0"' Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -1 | -0.005 |  | $\mu \mathrm{A}$ |
| Vout(1) | Logical "1" Output Voltage | $\begin{aligned} & I_{0}=-360 \mu \mathrm{~A} \\ & I_{0}=-150 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ v_{\mathrm{CC}}-0.5 \end{gathered}$ |  |  | V |
| Vout(0) | Logical "0" Output Voltage | $\mathrm{I}_{0}=360 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| loz | Output Current in High Impedance State | $\begin{aligned} & V_{O}=5 \mathrm{~V} \\ & V_{O}=0 \mathrm{~V} \end{aligned}$ | -1 | $\begin{gathered} 0.005 \\ -0.005 \end{gathered}$ | 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ICC | Supply Current Active (Note 1)* | $\begin{aligned} & \overline{\mathrm{ME}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  | 0.05 | 150 | $\mu \mathrm{A}$ |
| l CC | Supply Current (Stand-By) | $\overline{\mathrm{ME}}=5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{A}$ |

Note 1 ": MEMORY ENABLE must be brought high for $\mathrm{t}_{\text {ME }}$ ns between every address change.
AC Electrical Characteristics* мм54с989/мм74С989
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ACC }}$ | Access Time from Address |  | 140 | 500 | ns |
| tPD | Propagation Delay from ME |  | 110 | 360 | ns |
| $t_{\text {SA }}$ | Address Input Set-Up Time | 140 | 30 |  | ns |
| $t_{\text {HA }}$ | Address Input Hold Time | 20 | 15 |  | ns |
| $t_{\text {ME }}$ |  | 200 | 80 |  | ns |
| tME |  | 400 | 100 |  | ns |
| ${ }_{\text {t }}$ D | Data Input Set-Up Time | 0 |  |  | ns |
| $t_{\text {HD }}$ | Data Input Hold Time | 30 | 20 |  | ns |
| twe | Write Enable Pulse Width | 140 | 70 |  | ns |
| $t_{1 H}, t_{0 H}$ | Delay to TRI-STATE, $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$, (Note 4) |  | 100 | 200 | ns |
| CAPACITANCE |  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacity, Any Input, (Note 2) |  | 5 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacity, Any Output, (Note 2) |  | 8 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacity, (Note 3) |  | 350 |  | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $C_{P D}$ determines the no load AC power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90.

AC Electrical Characteristics* (Continued)
MM54C989: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
MM74C989: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Symbol | Parameter | MM54C989 |  | MM74C989 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Access Time from Address |  | 500 |  | 620 | ns |
| $\mathrm{t}_{\text {PD1 }}, \mathrm{t}_{\text {PDO }}$ | Propagation Delay from ME |  | 350 |  | 430 | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Input Set-Up Time | 150 |  | 140 |  | ns |
| $t_{H A}$ | Address Input Hold Time | 50 |  | 60 |  | ns |
| $t_{\text {ME }}$ |  | 250 |  | 310 |  | ns |
| tME | $\overline{M e m o r y ~ E n a b l e ~ P u l s e ~ W i d t h ~}$ | 520 |  | 400 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Input Set-Up Time | 0 |  | 0 |  | ns |
| $t_{H D}$ | Data Input Hold Time | 60 |  | 50 |  | ns |
| tWE | $\overline{\text { Write Enable Pulse Width }}$ | 220 |  | 180 |  | ns |
| $\mathrm{t}_{1 \mathrm{H}}, \mathrm{t}_{0 \mathrm{H}}$ | Delay to TRI-STATE, (Note 4) |  | 200 |  | 200 | ns |

-AC Parameters are guaranteed by DC correlated testing.
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: $\mathrm{C}_{\mathrm{PD}}$ determines the no load AC power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90.

Note 4: See AC test circuit for $t_{1 H} t_{0 H}$

## Truth Table

| $\overline{\text { ME }}$ | $\overline{\text { WE }}$ | Operation | Condition of Outputs |
| :---: | :---: | :--- | :--- |
| L | L | Write | TRI-STATE |
| L | H | Read | Complement of Selected Word |
| H | L | Inhibit, Storage | TRI-STATE |
| H | H | Inhibit, Storage | TRI-STATE |

## AC Test Circuits



## All Other AC Tests

TL/F/5925-5



## Switching Time Waveforms



TL/F/5925-9


TL/F/5925-10
Note 1*: $\overline{\text { MEMORY }}$ ENABLE must be brought high for $t_{\text {ME }}$ ns between every address change.
Note 2: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ for all inputs.

## NMC2147H $4096 \times 1$-Bit Static RAM

## General Description

The NMC2147H is a 4096 -word by 1 -bit static random access memory fabricated using N -channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.
The separate chip select input automatically switches the part to its low power standby mode when it goes high.
The output is held in a high impedance state during write to simplify common I/O applications.

## Features

- All inputs and outputs directly TTL compatible
- Static operation-no clocks or refreshing required
- Automatic power-down

■ High-speed-down to 35 ns access time

- TRI-STATE ${ }^{@}$ output for bus interface
$\square$ Separate Data In and Data Out pins
a Single +5 V supply
- Standard 18-pin dual-in-line package
- Available in MIL-STD-883 class B screening

Block Diagram*


## Pin Names*

| A0-A11 | Address Inputs |
| :--- | :--- |
| $\overline{W E}(\bar{W})$ | Write Enable |
| $\overline{C S}(\bar{S})$ | Chip Select |
| $D_{\text {IN }}(D)$ | Data In |
| $D_{\text {OUT }}(Q)$ | Data Out |
| $V_{\text {CC }}$ | Power (5V) |
| $V_{\text {SS }}$ | Ground |

Logic Symbol*


TL/D/5257-2

Connection Diagram*
Dual-In-Line Package


Order Number NMC2147HJ-1, NMC2147HJ-2, NMC2147HJ-3, or NMC2147HJ-3L See NS Package Number J18A

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Voltage on Any Pin Relative to VSS | -3.5 V to +7 V |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation | 1.2 W |
| DC Output Current | 20 mA |
| Bias Temperature Range | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |

## Truth Table*

| CS <br> (S) | $\overline{\text { WE }}$ <br> $(\bar{W})$ | DIN <br> (D) | DOUT <br> (Q) | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | Hi-Z | Not Selected | Standby |
| L | L | H | Hi-Z | Write 1 | Active |
| L | L | L | Hi-Z | Write 0 | Active |
| L | H | X | DOUT | Read | Active |

DC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Notes 1 and 2 )

| Symbol | Parameter | Conditions | NMC2147H-3L |  | $\begin{aligned} & \text { NMC2147H-1 } \\ & \text { NMC2147H-2 } \\ & \text { NMC2147H-3 } \\ & \hline \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| \|ILII| | Input Load Current (All Input Pins) | $\mathrm{VIN}=0 \mathrm{~V}$ to 5.5V, $\mathrm{VCC}=\mathrm{Max}$ |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } 4.5 \mathrm{~V}, \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| VIL | Input Low Voltage |  | $-3.0$ | 0.8 | -3.0 | 0.8 | $-3.0$ | 0.8 | V |
| VIH | Input High Voltage |  | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | V |
| VOL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| ICC | Power Supply <br> Current | $\begin{aligned} & \mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C}, \\ & \text { Output Open } \end{aligned}$ |  | 125 |  | 180 |  | 160 | mA |
| ISB | Standby Current | $\mathrm{VCC}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{VIH}$ |  | 20 |  | 30 |  | 20 | mA |
| IPO | Peak Power-On Current | $\begin{aligned} & V C C=\text { VSS to VCC Min, } \\ & \overline{C S}=\text { Lower of VCC or VIH Min } \end{aligned}$ |  | 30 |  | 40 |  | 30 | mA |

Capacitance $T A=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Address/Control Capacitance | VIN $=0 \mathrm{~V}$ |  | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ |  | 6 | pF |

Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
Note 2: These circuits require $500 \mu \mathrm{~s}$ time delay after VCC reaches the specified minimum limit to ensure proper orientation after power-on. This allows the internally generated substrate bias to reach its functional level.
Note 3: This parameter is guaranteed by periodic testing.

## AC Test Conditions

| Input Test Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Level | 1.5 V |
| Output Timing Reference Level (H-1) | 1.5 V |
| Output Timing Reference Level | 0.8 V and 2.0 V |
| (H-2, H-3, H-3L) |  |
| Output Load | See Figure 1 |



TL/D/5257-4
FIGURE 1. Output Load

[^14]Read Cycle AC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2147H-1 |  | NMC2147H-2 |  | $\begin{aligned} & \text { NMC2147H-3 } \\ & \text { NMC2147H-3L } \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{RC}}$ | TAVAV | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {AA }}$ | TAVQV | Address Access Time |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $t_{\text {ACS }}$ | TSLQV | Chip Select Access Time (Notes 4) |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| tLz | TSLQX | Chip Select to Output Active (Note 5) | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | TSHQZ | Chip Deselect to Output TRI-STATE (Note 5) | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| ${ }^{\text {toH }}$ | TAXQX | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {t }}$ | TSLIH | Chip Select to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {tPD }}$ | TSHIL | Chip Deselect to Power-Down |  | 20 |  | 20 |  | 20 |  | 30 | ns |


| Max Access/Current | NMC2147H-1 | NMC2147H-2 | NMC2147H-3 | NMC2147H-3L | NMC2147H |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Access (TAVQV—ns) | 35 | 45 | 55 | 55 | 70 |
| Active Current (ICC-mA) | 180 | 180 | 180 | 125 | 160 |
| Standby Current (ISB-mA) | 30 | 30 | 30 | 20 | 20 |

Read Cycle Waveforms*


TL/D/5257-5


Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.
Note 5: Measured $\pm 50 \mathrm{mV}$ from steady state voltage. This parameter is sampled and not $100 \%$ tested.
*The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics $T A=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2147H-1 |  | NMC2147H-2 |  | $\begin{aligned} & \text { NMC2147H-3 } \\ & \text { NMC2147H-3L } \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| twe | TAVAV | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| tew | TSLWH | Chip Select to End of Write | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| ${ }^{\text {taw }}$ | TAVWH | Address Valid to End of Write | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| $t_{\text {AS }}$ | TAVSL TAVWL | Address Set-Up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| twp | TWLWH | Write Pulse Width | 20 |  | 25 |  | 25 |  | 40 |  | ns |
| tWR | TWHAX | Write Recovery Time | 0 |  | 0 |  | 10 |  | 15 |  | ns |
| ${ }_{\text {t }}$ | TDVWH | Data Set-Up Time | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {DH }}$ | TWHDX | Data Hold Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| twz | TWLQZ | Write Enable to Output TRI-STATE (Note 5) | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 35 | ns |
| tow | TWHQX | Output Active from End of Write (Note 5) | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## Write Cycle Waveforms* (Note 6)

 Write Cycle 1 (Write Enable LImited)


National Semiconductor

## NMC2148H $1024 \times 4$-Bit Static RAM

## General Description

The NMC2148H is a 1024 -word by 4 -bit static random access memory fabricated using N -channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.
The separate chip select input automatically switches the part to its low power standby mode when it goes high. Common input/output pins are provided.

## Features

- All inputs and outputs directly TTL compatible
- Static operation-no clocks or refreshing required
- Automatic power-down
migh-speed-down to 45 ns access time
- TRI-STATE ${ }^{\circledR}$ output for bus interface
- Common data I/O pins
m Single +5 V supply
■ Standard 18-pin dual-in-line package

Block Diagram*


Pin Names*

| A0-A9 | Address Inputs |
| :--- | :--- |
| $\overline{\text { WE }}(\overline{\text { W }})$ | Write Enable |
| $\overline{C S}(\overline{\mathrm{~S}})$ | Chip Select |
| $1 / 01-1 / 04$ | Data Input/Output |
| (DQ1-DQ4) |  |
| VCC | Power (5V) |
| VSS | Ground |

*Symbols in parentheses are proposed industry standard.

Logic Symbol*


TL/D/7404-3

Connection Diagram*
Dual-In-Line Package


TL/D/7404-2
Top View

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Voltage at Any Pin with Respect to VSS | -3.5 V to +7 V |
| :--- | ---: |
| Storate Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature with Bias | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| DC Output Current | 20 mA |
| Power Dissipation | 1.2 W |
| Lead Temperature (Soldering, 10 sec.$)$ | $300^{\circ} \mathrm{C}$ |

Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | I/O | Mode | Power |
| :---: | :---: | :---: | :---: | :---: |
| H | X | Hi-Z | Standby | Standby |
| L | L | H | Writ 1 | Active |
| L | L | L | Writ 0 | Active |
| L | H | DOUT | Read | Active |

DC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Notes 1 and 2 )

| Symbol | Parameter | Conditions | NMC2148H-L NMC2148H-3L |  | NMC2148H NMC2148H-2 NMC2148H-3 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| \|ILI| | Input Load Current (All Input Pins) | $\begin{aligned} & \mathrm{VIN}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage Current | $\begin{aligned} & \overline{C S}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } 4.5 \mathrm{~V}, \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| VIL | Input Low Voltage |  | -2.5 | 0.8 | -2.5 | 0.8 | V |
| VIH | Input High Voltage |  | 2.1 | 6.0 | 2.1 | 6.0 | V |
| - VOL | Output Low Voltage | $1 \mathrm{LL}=8.0 \mathrm{~mA}$ | -- - | 0.4 |  | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| ICC | Power Supply Current | $\mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C}$ <br> Output Open |  | 125 |  | 180 | mA |
| ISB | Standby Current | $\mathrm{VCC}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{VIH}$ |  | 20 |  | 30 | mA |
| IPO | Peak Power-On Current | $\begin{aligned} & \text { VCC = VSS to VCC Min, } \\ & \overline{C S}=\text { Lower of VCC or VIH Min } \end{aligned}$ |  | 30 |  | 40 | mA |
| \|IOS| | Output Short Circuit Current | VOUT = GND to VCC |  | 250 |  | 250 | mA |

Capacitance $T A=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ (Note 3 )

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| CIN | Address/Control Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ |  | 5 | pF |
| $\mathrm{Cl} / \mathrm{O}$ | Input/Output Capacitance | $\mathrm{VI} / \mathrm{O}=0 \mathrm{~V}$ |  | pF |  |

Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
Note 2: These circuits require $500 \mu \mathrm{~s}$ time delay after VCC reaches the specified minimum limit to ensure proper operation after power-on. This allows the internally generated substrate bias to reach its functional level.
Note 3: This parameter is guaranteed by periodic testing.

## AC Test Conditions

| Input Test Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Level | 1.5 V |
| Output Timing Reference Levels | 0.8 V and 2.0 V |
| Output Load | See Figure 1 |



TL/D/7404-4

Read Cycle AC Electrical Characteristics $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, VCC $=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Sym |  | Parameter | NMC2148H-2 |  | $\begin{aligned} & \text { NMC2148H-3 } \\ & \text { NMC2148H-3L } \end{aligned}$ |  | $\begin{gathered} \text { NMC2148H } \\ \text { NMC2148H-L } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {R }}$ | TAVAV | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {AA }}$ | TAVQV | Address Access Time |  | 45 |  | 55 |  | 70 | ns |
| $t_{\text {ACS1 }}$ | TSLQV1 | Chip Select Access Time (Notes 4 and 5) |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {ACS2 }}$ | TLSQV2 | Chip Select Access Time (Notes 4 and 6) |  | 55 |  | 65 |  | 80 | ns |
| $t_{L Z}$ | TSLQX | Chip Select to Output Active (Note 7) | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | TSHQZ | Chip Deselect to Output TRI-STATE (Note 7) | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| ${ }^{\text {toh }}$ | TAXQX | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {teu }}$ | TSLIH | Chip Select to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tPD | TSHIL | Chip Deselect to Power-Down |  | 30 |  | 30 |  | 30 | ns |


| Max Access/Current | NMC2148H-2 | NMC2148H-3 | NMC2148H | NMC2148H-3L | NMC2148H-L |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Access (TAVQV—ns) | 45 | 55 | 70 | 55 | 70 |
| Active Current (ICC-mA) | 180 | 180 | 180 | 125 | 125 |
| Standby Current (ISB-mA) | 30 | 30 | 30 | 20 | 20 |

Read Cycle Waveforms*


TL/D/7404-5


Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.
Note 5: Chip deselected longer than 55 ns .
Note 6: Chip deselected less than 55 ns .
Note 7: Measured $\pm 50 \mathrm{mV}$ from steady state voltage. This parameter is sampled and not $100 \%$ tested
*The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics $T A=0^{\circ} \mathrm{Cto}+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2148H-2 |  | $\begin{aligned} & \text { NMC2148H-3 } \\ & \text { NMC2148H-3L } \end{aligned}$ |  | $\begin{gathered} \text { NMC2148H } \\ \text { NMC2148H-L } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max |  |
| twc | TAVAV | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {cw }}$ | TSLWH | Chip Select to End of Write | 40 |  | 50 |  | 65 |  | ns |
| $t_{\text {AW }}$ | TAVWH | Address Valid to End of Write | 40 |  | 50 |  | 65 |  | ns |
| $t_{\text {AS }}$ | TAVSL TAVWL | Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |
| twP | TWLWH | Write Pulse Width | 35 |  | 40 |  | 50 |  | ns |
| twr | TWHAX | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |
| tow | TDVWH | Data Set-Up Time | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | TWHDX | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| twz | TWLQZ | Write Enable to Output TRI-STATE (Note 7) | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| tow | TWHQX | Output Active from End of Write (Note 7) | 0 |  | 0 |  | 0 |  | ns |

Write Cycle Waveforms* (Note 8)



Note 8: The output remains TRI-STATE if the $\overline{C S}$ and $\overline{W E}$ go high simulataneously. WE or $\overline{C S}$ or both must be high during the address transitions to prevent an erroneous write.
*Symbols in parentheses are proposed industry standard.

## National Semiconductor <br> <br> NM1600/NM 1601 <br> <br> NM1600/NM 1601 65,536 x 1-Bit Static RAM

 65,536 x 1-Bit Static RAM}
## General Description

The NM1600/NM1601 is a 65,536 -bit fully-static, asynchronous, random access memory organized as 65,536 words by 1 -bit per word. The NM1600/NM1601 is based on an advanced, isoplanar, oxide-isolation CMOS process. The process utilizes fully-implanted CMOS technology, with sub2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very high-speed memory device. The NM1601 is identical to the NM1600 with the additional feature of power down for low power battery backup.

## Features

- Fast address access times: $25 \mathrm{~ns} / 30 \mathrm{~ns} / 35 \mathrm{~ns}$ (maximum)
■ Enable read access faster than address access
- Minimum write cycle time, including moderate system timing skews, equal to minimum read cycle time
- No internal clocks-high speed achieved without address transition detection circuitry
- All inputs and outputs directly TTL compatible
- Separate data input and TRI-STATE ${ }^{\text {® }}$ output
- Available in 22-pin DIP, PDIP or LCC
- Low power dissipation (data retention NM1601) $I_{C C D R}=50 \mu \mathrm{~A}$ Max. $\left(2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DR}} \leq 3.0 \mathrm{~V}\right)$
- Data retention supply voltage NM1601: 2.0 V to 5.5 V


## Functional Block Diagram



Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availabillty and specifications.
Voltage on Any Input or Output Pin
with Respect to $V_{S S}$
Storage Temperaure
Operating Temperature
Power Dissipation
Continuous Output Current
Average Input or Output Current
-2 V to $\mathrm{V}_{\mathrm{Cc}}+2 \mathrm{~V}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
1.0W

25 mA
25 mA
(Averaged over any $1 \mu \mathrm{~s}$ time interval)
Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Input HIGH Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Input LOW Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | $-1^{*}$ | 0.8 | V |
| All voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$ pin $=0 \mathrm{~V}$. |  |  |  |
| ${ }^{\text {The device will withstand undershoots to }-3 \mathrm{~V} \text { of } 20 \text { ns duration. }}$ |  |  |  |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCMAX}}$ to $\mathrm{V}_{\text {CCMIN }}$

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { NM1600-25/255 } \\ & \text { NM1601-25/255 } \end{aligned}$ |  | $\begin{aligned} & \text { NM1600-30 } \\ & \text { NM1601-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { NM1600-35 } \\ & \text { NM1601-35 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| READ CYCLES |  |  |  |  |  |  |  |  |  |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid (Read Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 25 |  | 30 |  | 35 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | ns |
| 4 | TELEH | TRC | Chip Enable LOW to Chip Enable HIGH (Note 6) | 22 |  | 27 |  | 30 |  | ns |
| 5 | TELQV | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 22 |  | 27 |  | 30 | ns |
| 6 | TELQX | TLZ | Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Note 9) | 0 | 10 | 0 | 12 | 0 | 15 | ns |
| 8 | TELICC | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | 0 |  | 0 |  | 0 |  | ns |
| 9 | TEHISB | TPD | Chip Enable HIGH to Standby Current (Note 4) |  | 25 |  | 27 |  | 30 | ns |

## Timing Waveforms

## Read Cycle 1



[^15]AC Electrical Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\text {CCMAX }}$ to $\mathrm{V}_{\text {CCMIN }}$ (Continued)

| No. | Symbol |  | Parameter | NM1600-25/255 NM1601-25/255 |  | $\begin{aligned} & \text { NM1600-30 } \\ & \text { NM1601-30 } \end{aligned}$ |  | NM1600-35 <br> NM1601-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |

WRITE CYCLE 1

| 10 | TAVAX | TWC | Address Valid to Address Invalid (Write Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | TWLEH | TWP | Write LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 12 | TAVWH | TAW | Address Valid to Write HIGH (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 13 | TWHAX | TAH | Write HIGH to Address Don't Care (Address Hold after End of Write (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 14 | TWLWH | TWP | Write LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 15 | TAVWL | TAS | Address Valid to Write LOW (Address Setup to Beginning of Write) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| 16 | TDVWH | TDS | Data Valid to Write HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 17 | TWHDX | TDH | Write HIGH to Data Don't Care (Data Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 18 | TWLQZ | TWZ | Write LOW to Output High Z (Write Enable to Output Disable) (Note 9) | 0 | 9 | 0 | 12 | 0 | 12 | ns |
| 19 | TWHQX | TOW | Write HIGH to Output Don't Care (Output Active after End of Write) (Note 4) | 5 |  | 5 |  | 5 |  | ns |

## Timing Waveforms (Continued)

## Read Cycle 2



Where address is valid a minimum of 5 ns prior to E becoming active (LOW). $\mathrm{W}=\mathrm{HIGH}$.

| No. | Symbol |  | Parameter | NM1600-25/255 <br> NM1601-25/255 |  | $\begin{aligned} & \text { NM1600-30 } \\ & \text { NM1601-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { NM1600-35 } \\ & \text { NM1601-35 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| WRITE CYCLE 2 |  |  |  |  |  |  |  |  |  |  |
| 20 | TAVEL | TAS | Address Valid to Chip Enable LOW (Address Setup) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| 21 | TELEH | TWP | Chip Enable LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 22 | tehax | TAH | Chip Enable HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 23 | TAVEH | TAW | Address Valid to Chip Enable HIGH (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 24 | TELWH | TWP | Chip Enable LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 25 | TDVEH | TDS | Data Valid to Chip Enable HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 26 | TEHDX | TDH | Chip Enable HIGH to Data Don't Care (Data Hold) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |

## Timing Waveforms (Continued)



TL/D/9676-9
This write cycle is $\bar{W}$ controlled, where $\bar{E}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data out may become active, requiring observance of TWLQZ to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{E}$ becoming inactive (HIGH).

## DC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Conditions | NM1600-25/255 NM1601-25/255 |  | NM 1600-30 <br> NM1601-30 |  | NM 1600-35 <br> NM1601-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| l LI | Input Leakage Current |  |  | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| llo | Output Leakage Current |  | $\begin{aligned} & \bar{E}=V_{I H} \text { or } \bar{W}=V_{I L} \\ & V_{S S} \leq V_{\text {OUT }} \leq V_{C C} \\ & \hline \end{aligned}$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Dynamic Opera Supply Current |  | Min Read Cycle Time Duty Cycle $=100 \%$ Output Open |  | 90 |  | 90 |  | 80 | mA |
| ISB1 | Standby Supply Current |  | $\bar{E}=\mathrm{V}_{1 H},($ Note 1) |  | 25 |  | 25 |  | 25 | mA |
| ISB2 | Full Standby Supply Current | NM1600 | (Note 2) |  | 15 |  | 15 |  | 15 | mA |
|  |  | NM1601 | (Note 2) |  | 5 |  | 5 |  | 5 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage |  | $\mathrm{IOH}_{1}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | $V$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH Voltage |  | $\mathrm{IOH} 2=-0.05 \mathrm{~mA}$ | $V_{\text {CC }}-0.4$ |  | $\mathrm{V}_{\text {CC }}-0.4$ |  | $V_{C C}-0.4$ |  | V |
| $V_{\text {cc }}$ | Supply Voltage |  | Except Data Retention Mode | -25 |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
|  |  |  | 4.5 | 5.5 |  |  |  |  |  |
|  |  |  | -255 |  |  |  |  |  |
|  |  |  | 4.75 | 5.5 |  |  |  |  |  |

Timing Waveforms (Continued)
Write Cycle 2


TL/D/9676-10
This write cycle is $E$ controlled, where $W$ is active (LOW) prior to, or coincident with, $E$ becoming active (LOW). In this write cycle the data out remains in the high impedance state (TRI-STATE) at the beginning of the write cycle, precluding potential data contention in common I/O applications.

Data Retention Characteristics (NM1601 only) $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | $V_{\text {DR }}$ | VCC Voltage for Data Retention | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 2.0 | 5.5 | V |
| 28 | ICCDR | Data Retention Current (Note 14) | $V_{D R}=3.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {DR }}=2.0 \mathrm{~V}$ |  |  | 35 |  |
| 29 | TCDR | Chip Disable to Data Retention Time (Note 4) |  |  | 0 |  | ns |
| 30 | TR | Recovery Time (Notes 4 \& 13) |  |  | $t_{\text {AVAX }}$ |  | ns |

## Data Retention Waveform



TL/D/9676-15
Note 1: Standby supply current (TTL) is measured with $\bar{E}$ HIGH (chip deselected) and inputs steady state at valid $V_{I L}$ or $V_{I H}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition: $V_{C C}-0.2 \mathrm{~V} \leq E \leq V_{C C}+0.2 V$, and all other inputs, (including the data inputs) at steady state and satisfying one of two conditions: Either, $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ or $\mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{S S}+0.2 \mathrm{~V}$. This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $V_{C C}$ reaches minimum operation voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\bar{E}$ occurs before, or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $\overline{\mathrm{E}}$ transitioning LOW (active). Timing considerations are then referenced to the LOW (active) transitioning edge of E .
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $\overline{\mathrm{E}}$ or $\bar{W}$ ) becomes LOW (active). The timing of the first signal ( $\bar{W}$ or $\overline{\mathrm{E}}$ ) to transition LOW (active) is a Dor't Care.
Note 9: Transition to the high-impedance state is measured at a $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2. This parameter is sampled, not $100 \%$ tested.

Note 10: Write pulse width is measured from the time when the last of the two signals $\overline{\mathrm{E}}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\overline{\mathrm{E}}$ or $\bar{W}$ to transition HIGH (inactive).
Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outisde specified switching levels of transition times.
Note 12: Timing specifications of Data Setup to End of Write, Data Hold After End of Write, and Address Hold After End of Write are all referenced to the time when the first of $\bar{E}$ or $\bar{W}$ transitions HIGH (inactive). The timing of the second signal ( $\bar{W}$ or $\overline{\mathrm{E}}$ ) to transition HIGH (inactive) is a Don't Care.
Note 13: TAVAX = Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ or 5.5 V .

## Connection Diagrams



Top View
Order Number*
NM1600J25, NM1600J255, NM1600J30, NM1600J35, NM1600N25, NM1600N255, NM1600N30, NM1600N35, NM1601J25, NM1601J255, NM1601J30, NM1601J35, NM1601N25, NM1601N255, NM1601N30 or NM1601N35
See NS Package Number D22D* or N22B*
${ }^{*}$ Call factory for package outlines and dimensions.

## Logic Symbol




TL/D/9676-2
Top View
Order Number*
NM1600E25, NM1600E255, NM1600E30, NM1600E35, NM1601E25, NM1601E255, NM1601E30 or NM1601E35 See NS Package Number E22A*
*Call factory for package outlines and dimensions.

| Pin Names |  |
| :--- | :--- |
| $A_{0}-A_{15}$ | Address Inputs |
| $\bar{E}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| $D$ | Data Input |
| $Q$ | Data Output |
| $V_{C C}$ | Power (5.0V) |
| $V_{S S}$ | Ground (OV) |

AC Test Conditions (Notes 3 \& 11)
Input Pulse Levels
Input Rise and Fall Times
0 V to 3.0 V

Input and Output Reference Levels
Output Load
(See Figures 1 and 2)
Capacitance (Note 4)

| Symbol | Parameter | Max | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF |

Effective capacitance calculated from the equation
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$.


FIGURE 1. Output Load
TL/D/9676-5

## STANDARD TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are:
$H=$ transition to high state.
$\mathrm{L}=$ transition to low state.
$\mathrm{V}=$ transition to valid state.
$X=$ transition to invalid or don't care condition.
$Z=$ transition to off (high impedance) condition.


## 

TL/D/9676-12
INVALID or Don't Care.

## Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | D | Q | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | HIGH Z | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGH Z | Active |

HIGHZ $=$ High impedance
$D=$ Valid data bit
X = Don't care


TL/D/9676-13
Transition from HIGH to LOW level, may occur any time during this period.


TL/D/9676-14
Transition from LOW to HIGH level, may occur any time during this period.

## 1600A/1601A 65,536 x 1-Bit Static RAM Military Temperature Range

## General Description

The 1600A/1601A is a 65,536 -bit fully-static, asynchronous, random access memory organized as 65,536 words by 1 -bit per word. The 1600A/1601A is based on an advanced, isoplanar, oxide-isolation CMOS process. The process utilizes fully-implanted CMOS technology with sub-2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very highspeed memory device.
The 1601A is identical to the 1600A with the additional feature of power down for low power battery backup applications. Both parts are processed in full compliance with MIL-STD-883.

## Features

- Fast address access times: $30 \mathrm{~ns} / 35 \mathrm{~ns} / 45 \mathrm{~ns} / 55 \mathrm{~ns} /$ 70 ns (maximum)
■ Enable read access faster than address access
■ Minimum write cycle time, including moderate system timing skews, equal to minimum read cycle time
■ Specifications guaranteed over full military temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
■ No internal clocks-high speed achieved without address transition detection circuitry
- All inputs and outputs directly TTL compatible
- Separate data input and TRI-STATE ${ }^{\circledR}$ output
- Available in 22-pin DIP or LCC
- Single +5 V Operation ( $\pm 10 \%$ )
- Low power dissipation (data retention 1601A): $\mathrm{I}_{\mathrm{CCDR}}=5 \mu \mathrm{~A} \operatorname{Max} .\left(\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}\right), \mathrm{I}_{\mathrm{CCDR}}=$ $8 \mu \mathrm{~A}$ Max. $\left(\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}\right) @ 25^{\circ} \mathrm{C}$
- Data retention supply voltage 1601A: 2.0 V to 5.5 V
- Polyamide die coat for alpha immunity


## Functional Block Diagram



## Absolute Maximum Ratings <br> If Milltary/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallablity and specifications. <br> Voltage on Any Input or Output Pin <br> with Respect to $V_{S S}$ <br> Storage Temperature <br> Power Dissipation 1.0 W <br> Continuous Output Current <br> Average Input or Output Current 25 mA <br> (Averaged over any $1 \mu \mathrm{~s}$ time interval.) <br> Thermal Resistance $\begin{array}{ll}\theta \text { Side-Brazed DIP } & 15^{\circ} \mathrm{C} / \mathrm{W} \\ \theta \text { JC LCC } & 20^{\circ} \mathrm{C} / \mathrm{W}\end{array}$

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 | 5.0 | 5.5 | V |
| Input HIGH Voltage $\left(\mathrm{V}_{\mathrm{HH}}\right)$ | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Input LOW Voltage $\left(\mathrm{V}_{\mathrm{IL}}\right)$ | $-1^{*}$ |  | 0.8 | V |

All Voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$ pin $=\mathrm{OV}$.
*The device will meet -1 V or -50 mA whichever occurs first without latching up. The device will also withstand undershoots to -3 V of 20 ns duration.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

| AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Symbol |  | Parameter | $\begin{aligned} & \text { 1600A-30 } \\ & \text { 1601A-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-35 } \\ & \text { 1601A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-45 } \\ & \text { 1601A-45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-55 } \\ & \text { 1601A-55 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-70 } \\ & \text { 1601A-70 } \\ & \hline \end{aligned}$ |  | Units |
|  | Standard | Alternate |  | Min | Max | MIn | Max | Min | Max | Min | Max | Min | Max |  |
| READ CYCLES |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid (Read Cycle Time) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 30 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 4 | TELEH | TRC | Chip Enable LOW to Chip Enable HIGH (Note 6) | 27 |  | 30 |  | 40 |  | 50 |  | 50 |  | ns |
| 5 | TELQV | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |
| 6 | TELQX | TLZ | Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Notes 4 \& 9) | 0 | 12 | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| 8 | TELICC | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | 0 |  | 0 | . | 0 |  | 0 |  | 0 | - | ns |
| 9 | TEHISB | TPD | Chip Enable HIGH to Standby Current (Note 4) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |

## Timing Waveforms

## Read Cycle 1



TLD/9877-7
Access is under address control where $\bar{E}$ is active prior to or within 5 ns of address change. $\bar{W}=V_{\mathbb{I H}}$.
Read Cycle 2


TL/D/9677-8

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { 1600A-30 } \\ & \text { 1601A-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-35 } \\ & \text { 1601A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-45 } \\ & \text { 1601A-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-55 } \\ & \text { 1601A-55 } \end{aligned}$ |  | $\begin{aligned} & 1600 A-70 \\ & 1601 A-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  | WRITE CYCLE 1


| 10 | TAVAX | TWC | Address Valid to Address Invalid <br> (Write Cycle Time) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 11 | TWLEH | TWP | Write LOW to Chip Enable HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 12 | TAVWH | TAW | Address Valid to Write HIGH <br> (Address Setup to End of Write) <br> (Note 7) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 13 | TWHAX | TAH | Write HIGH to Address Don't Care <br> (Address Hold after End of Write <br> (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 14 | TWLWH | TWP | Write LOW to Write HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 15 | TAVWL | TAS | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| (Notes 7 \& 8) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Timing Waveforms (Continued)

## Write Cycle 1



TL/D/9677-9
This write cycle is $\bar{W}$ controlled, where $\bar{E}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data out may become active, requiring observance of TWLQZ to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{E}$ becoming inactive (HIGH).

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { 1600A-30 } \\ & \text { 1601A-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-35 } \\ & \text { 1601A-35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-45 } \\ & \text { 1601A-45 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 1600 A-55 \\ \hline 1601 A-55 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 1600A-70 } \\ & \text { 1601A-70 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |

## WRITE CYCLE 2

| 20 | TAVEL | TAS | Address Valid to Chip Enable LOW (Address Setup) (Notes 7 \& 8) | 0 | 0 | 0 | 2 | 5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | TELEH | TWP | Chip Enable LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 | 25 | 30 | 35 | 35 | ns |
| 22 | TEHAX | TAH | Chip Enable HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 | 0 | 0 | 2 | 5 | ns |
| 23 | TAVEH | TAW | Address Valid to Chip Enable HIGH (Address Setup to End of Write) (Note 7) | 22 | 25 | 30 | 35 | 35 | ns |
| 24 | TELWH | TWP | Chip Enable LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 | 25 | 30 | 35 | 35 | ns |
| 25 | TDVEH | TDS | Data Valid to Chip Enable HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 | 12 | 12 | 15 | 15 | ns |
| 26 | TEHDX | TDH | Chip Enable HIGH to Data Don't Care (Data Hold) (Notes 7 \& 12) | 0 | 0 | 0 | 2 | 5 | ns |

Timing Waveforms (Continued)
Write Cycle 2


TL/D/9677-10
This write cycle is $\bar{E}$ controlled, where $W$ is active (LOW) prior to, or coincident with, $\bar{E}$ becoming active (LOW). In this write cycle the data out remains in the high impedance state (TRI-STATE) at the beginning of the write cycle, precluding potential data contention in common I/O applications.

DC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter |  | Conditions | $\begin{aligned} & 1600 \mathrm{~A}-30 \\ & 1601 \mathrm{~A}-30 \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-35 } \\ & \text { 1601A-35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1600 A-45 \\ & \text { 1601A-45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-55 } \\ & \text { 1601A-55 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1600A-70 } \\ & \text { 1601A-70 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{I}_{1}$ | Input Leakage Current (except DQ) |  |  | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current (DQ) |  | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}} \text { or } \bar{W}=V_{\mathrm{IL}} \\ & V_{\mathrm{SS}} \leq V_{\mathrm{OUT}} \leq V_{\mathrm{CC}} \end{aligned}$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Dynamic Operating Supply Current |  | Min Read Cycle Time Duty Cycle = 100\% Output Open |  | 105 |  | 90 |  | 80 |  | 80 |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Supply Current |  | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}$, (Note 1) |  | 25 |  | 25 |  | 25 |  | 25 |  | 25 | mA |
| ISB2 | Full Standby Supply Current | 1600A | (Note 2) |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  |
|  |  | 1601A | (Note 2) |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 | mA |
| VOL | Output LOW <br> Voltage |  | $\mathrm{l}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH <br> Voltage |  | $\mathrm{IOH}^{\prime}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{lOH}=-0.05 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{C C}-0.4$ |  | V |

Data Retention Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | $V_{\text {DR }}$ | VCC Voltage for Data Retention | $\begin{aligned} & V_{C C}-0.2 \mathrm{~V} \leq \bar{E} \leq+5.5 \mathrm{~V} \\ & V_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.5 \mathrm{~V} \text { or } \\ & V_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | 5.5 | V |
| 28 | ICCDR | Data Retention Current <br> (Note 14) | $V_{D R}=2.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ |  | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ | $\begin{aligned} & T_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to }+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 8 \\ 400 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| 29 | TCDR | Chip Disable to Data Retention Time | (Note 4) |  | 0 |  | ns |
| 30 | TR | Recovery Time | (Notes 4 \& 13) |  | TAVAX |  | ns |

## Data Retention Waveform



Note 1: Standby supply current (TTL) is measured with E HIGH (chip deselected) and inputs steady state at valid $V_{I L}$ or $V_{I H}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition: $V_{C C}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$, and all other inputs, (including the data inputs at steady state and satisfying one of two conditions: Either, $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$. This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ reaches minimum operating voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\vec{E}$ occurs before, or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $\bar{E}$ transitioning LOW (active) and remain valid at least TELQV after $\bar{E}$ transitions LOW. Timing considerations are then referenced to the LOW (active) transitioning edge of $\bar{E}$.
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $\bar{E}$ or $\bar{W}$ ) becomes LOW (active). The timing of the first signal ( $\bar{W}$ or $\bar{E}$ ) to transition LOW (active) is a Don't Care.
Note 9: Transition to the high-impedance state is measured at a $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2.

Note 10: Write pulse width is measured from the time when the last of the two signals $\bar{E}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\bar{E}$ or $\bar{W}$ to transition HIGH (inactive).
Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outside specified switching levels or transition times.

Note 12: Timing specifications of Data Setup to End of Write, Data Hold After End of Write, and Address Hold After End of Write are all referenced to the time when the first of $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ transitions HIGH (inactive). The timing of the second signal ( $\overline{\mathrm{W}}$ or $\overline{\mathrm{E}}$ ) to transition HIGH (inactive) is a Don't Care.
Note 13: TAVAX = Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ and $V_{I N}=V_{D R}$.

## Connection Diagrams



Top View
See NS Package Number D22D*


TL/D/9677-2
Top View
See NS Package Number E22A*

## Logic Symbol

Order Number
1600ADMQB30, 1601ADMQB30 1600ADMQB35, 1601ADMQB35 1600ADMQB45, 1601 ADMQB45 1600ADMQB55, 1601ADMQB55 1600ADMQB70, 1601ADMQB70 1600ALMQB30, 1601ALMQB30 1600ALMQB35, 1601ALMQB35 1600ALMQB45, 1601ALMQB45 1600ALMQB55, 1601ALMQB55 1600ALMQB70 or 1601ALMQB70
*For most current package information, contact product marketing.

AC Test Conditions (Notes 3 \& 11)
Input Pulse Levels
Input Rise and Fall Times
OV to 3.0 V

Input and Output Reference Levels
Output Load
(See Figures 1 and 2)
Capacitance (Note 4)

| Symbol | Parameter | Max | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF |

Effective capacitance calculated from the equation.
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$


FIGURE 1. Output Load
TL/D/9677-5

STANDARD TIMING PARAMETER ABBREVIATIONS

The transition definitions used in this data sheet arv:
$\mathrm{H}=$ transition to high state.
L = transition to low state.
$\mathrm{V}=$ transition to valid state.
$X=$ transition to invalid or don't care condition.
$Z=$ transition to off (high impedance) condition.

## Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\text { W }}$ | D | Q | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | HIGH Z | Standby |
| Read | L | H | X | D | Active |
| Write | L | L | D | HIGH Z | Active |

$$
\begin{aligned}
\mathrm{HIGH} Z & =\text { High impedance } \\
\mathrm{D} & =\text { Valld data bit } \\
X & =\text { Don't care }
\end{aligned}
$$



TL/D/9877-6
*including scope and jig.
FIGURE 2. Output Load (for TEHQZ, TELQX, TWLQZ, TWHQX)

## TIMING VALUES

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for each device parameter. Those timing parameters which state a minimum value do so because the system must supply at least that much time, even though most devices don't require that full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory (like access times) are specified as a maximum time because the device will never provide the data later than this stated value, and will usually provide it much sooner than this.

## X88878787878

TL/D/9677-12
INVALID or Don't Care.


TL/D/9877-13
Transition from HIGH to LOW level, may occur any time during this period.


TL/D/9677-14
Transition from LOW to HIGH level, may occur any time during this period.

## 行 <br> National Semiconductor

## NM1620/NM1621

$16,384 \times 4$-Bit Static RAM

## General Description

The NM1620/NM1621 is a 65,536 -bit fully-static, asynchronous, random access memory organized as 16,384 words by 4 bits per word. The NM1620/NM1621 is based on an advanced, isoplanar, oxide-isolation CMOS process. The process utilizes fully-implanted CMOS technology with sub2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very high-speed memory device. The NM1621 is identical to the NM1620 with the additional feature of power down for low power battery backup applications.

## Features

- Fast address access times: $25 \mathrm{~ns} / 30 \mathrm{~ns} / 35 \mathrm{~ns}$ (maximum)
■ Enable read access faster than address access
- Minimum write cycle time, including moderate system timing skews, equal to minimum read cycle time
■ No internal clocks-high speed achieved without address transition detection circuitry
- All inputs and outputs directly TTL compatible
- Common I/O (TRI-STATE ${ }^{\circledR}$ output)
- Available in 22-Pin DIP, PDIP or LCC
- Low power dissipation (data retention F1621).
$l_{C C D R}=35 \mu \mathrm{~A}$ maximum $\left(\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}\right)$
$I_{C C D R}=50 \mu \mathrm{~A}$ maximum $\left(\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}\right)$
- Data retention supply voltage NM1621: 2.0 V to 5.5 V


## Functional Block Diagram



TL/D/9678-4

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.
Voltage on Any Input or Output Pin with Respect to $\mathrm{V}_{\mathrm{SS}}$
-2.0 V to $\mathrm{V}_{\mathrm{Cc}}+2 \mathrm{~V}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Power Dissipation | 1.0 W |
| :--- | ---: |
| Continuous Output Current Per Output | 25 mA |
| Average Input or Output Current | 25 mA |

(Averaged over any $1 \mu \mathrm{~s}$ time interval.)

## Recommended Operating

 Conditions $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ 保 $+70^{\circ} \mathrm{C}$|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Input HIGH Voltage $\left(\mathrm{V}_{\mid H}\right)$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Input LOW Voltage $\left(\mathrm{V}_{\mid L}\right)$ | $-1^{*}$ | 0.8 | V |

All Voltages are referenced to $\mathrm{V}_{\mathrm{SS}} \mathrm{pin}=\mathrm{OV}$.
*The device will withstand undershoots to -3.0 V of 20 ns duration.

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

AC Electrical Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCMAX}}$ to $\mathrm{V}_{\text {CCMIN }}$

| No. | Symbol |  | Parameter | NM1620-25/255 <br> NM1621-25/255 |  | $\begin{aligned} & \text { NM1620-30 } \\ & \text { NM1621-30 } \end{aligned}$ |  | $\begin{aligned} & \text { NM1620-35 } \\ & \text { NM1621-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |

## READ CYCLES

| 1 | TAVAX | TRC | Address Valid to Address Invalid (Read Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 25 |  | 30 |  | 35 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | ns |
| 4 | TELEH | TRC | Chip Enable LOW to Chip Enable HIGH (Note 6) | 22 |  | 27 |  | 30 |  | ns |
| 5 | TELQV | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 22 |  | 27 |  | 30 | ns |
| 6 | TELQX | TLZ | Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Note 9) | 0 | 10 | 0 | 12 | 0 | 15 | ns |
| 8 | TELICC | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | -0 |  | 0 |  | 0 |  | ns- |
| 9 | TEHISB | TPD | Chip Enable HIGH to <br> Standby Current (Note 4) |  | 25 |  | 27 |  | 30 | ns |

Read Cycle 1


TL/D/9678-7
Access is under address control where $\bar{E}$ is active prior to or within 5 ns of address change. $\overline{\mathrm{W}}=\mathrm{HIGH}$.
Read Cycle 2


Access is under $\bar{E}$ control where address is valid a minimum of 5 ns prior to $\bar{E}$ becoming active. $\bar{W}=$ HIGH. Address remains valid at least TELQV after $\bar{E}$ transitions LOW.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {CCMAX }}$ to $\mathrm{V}_{\text {CCMIN }}$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { NM1620-25/255 } \\ & \text { NM1621-25/255 } \end{aligned}$ |  | NM1620-30 <br> NM1621-30 |  | NM1620-35 <br> NM1621-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| WRITE CYCLE 1 |  |  |  |  |  |  |  |  |  |  |
| 10 | TAVAX | TWC | Address Valid to Address Invalid (Write Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| 11 | TWLEH | TWP | Write LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 12 | TAVWH | TAW | Address Valid to Write HIGH (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 13 | TWHAX | TAH | Write HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 14 | TWLWH | TWP | Write LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 15 | TAVWL | TAS | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) <br> (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| 16 | TDVWH | TDS | Data Valid to Write HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 17 | TWHDX | TDH | Write HIGH to Data Don't Care (Data Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 18 | TWLQZ | TWZ | Write LOW to Output High Z (Write Enable to Output Disable) (Note 9) | 0 | 9 | 0 | 12 | 0 | 12 | ns |
| 19 | TWHQX | TOW | Write HIGH to Output Don't Care (Output Active after End of Write) (Note 4) | 5 |  | 5 |  | 5 |  | ns |

Write Cycle 1


TL/D/9678-9
W controlled, where $E$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data bus DQ may become active (Q), requiring observance of TWLQZ to avoid data bus contention. At the end of the write cycle the data bus may become active $(Q)$ if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{E}$ becoming inactive ( $\mathrm{H} / \mathrm{GH}$ ).

| AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {CCMAX }}$ to $\mathrm{V}_{\text {CCMIN }}$ (Continued) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Symbol |  | Parameter | NM1620-25/255 NM1621-25/255 |  | $\begin{aligned} & \text { NM1620-30 } \\ & \text { NM1621-30 } \end{aligned}$ |  | NM1620-35 <br> NM1621-35 |  | Units |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| WRITE CYCLE 2 |  |  |  |  |  |  |  |  |  |  |
| 20 | TAVEL | TAS | Address Valid to Chip Enable LOW (Address Setup) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| 21 | TELEH | TWP | Chip Enable LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 22 | TEHAX | TAH | Chip Enable HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 23 | TAVEH | TAW | Address Valid to Chip Enable HIGH (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 24 | TELWH | TWP | Chip Enable LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 25 | TDVEH | TDS | Data Valid to Chip Enable HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 26 | TEHDX | TDH | Chip Enable HIGH to Data Don't Care (Data Hold) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |


| Symbol | Parameter | Conditions | NM1620-25/255 NM1621-25/255 |  | $\begin{aligned} & \text { NM1620-30 } \\ & \text { NM 1621-30 } \end{aligned}$ |  | $\begin{aligned} & \text { NM1620-35 } \\ & \text { NM1621-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| ${ }_{\text {L }}$ | Input Leakage Current (Except DQ) | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current (DQ) | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}} \text { or } \bar{W}=V_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {OUT }} \leq V_{\mathrm{CC}} \end{aligned}$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Icc | Dynamic Operating Supply Current | Min Read Cycle Time <br> Duty Cycle = 100\% Output Open |  | 120 |  | 100 |  | 90 | mA |
| ${ }^{\text {ISB1 }}$ | Standby Supply Current | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}$, (Note 1) |  | 25 |  | 25 |  | 25 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Full Standby $\quad$ NM1620 | (Note 2) |  | 15 |  | 15 |  | 15 |  |
|  | Supply Current ${ }^{\text {NM1621 }}$ |  |  | 5 |  | 5 |  | 5 |  |
| V OL | Output LOW Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ <br> All Outputs Under Load |  | 0.4 |  | 0.4 |  | 0.4 | V |
| VOHI | Output HIGH Voltage | ${ }^{\mathrm{OH}} 11=-4.0 \mathrm{~mA}$ All Outputs Under Load | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH} 2}=-0.05 \mathrm{~mA}$ | $\mathrm{V}_{C C}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{C C}-0.4$ |  | V |
| $V_{C C}$ | Supply Voltage | Except Data |  |  |  |  |  |  |  |
|  |  | Retention Mode | 4.50 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4.75 | 5.5 |  |  |  |  |  |

Data Retention Characteristics (NM1625 only) $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ Voltage for Data Retention (Note 15) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 2.0 | 5.5 | V |
| 32 | ICCDR | Data Retention Current (Note 14) | $V_{D R}=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | 35 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D R}=3.0 \mathrm{~V}$ |  |  | 50 |  |
| 33 | TCDR | Chip Disable to Data Retention Time (Note 4) |  | . | 0 |  | ns |
| 30 | TR | Recovery Time (Notes 4 \& 13) |  |  | TAVAX |  | ns |

## Data Retention Waveform



TL/D/9678-15

Note 1: Standby supply current (TTL) is measured with E HIGH (chip deselected) and inputs steady state at valid $V_{\mathbb{I L}}$ or $V_{\mathbb{I H}}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition: $V_{C C}-0.2 \mathrm{~V} \leq \overline{\mathrm{E}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$, and all other inputs, (including the data inputs) at steady state and satisfying one of two conditions: Either, $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ or $\mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$. This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ reaches minimum operating voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\bar{E}$ occurs before, or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $\bar{E}$ transitioning LOW (active). Timing considerations are then referenced to the LOW (active) transitioning edge of $\bar{E}$.
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $E$ or $W$ ) becomes LOW (active). The timing of the first signal ( W or E ) to transition LOW (active) is a Don't Care.
Note 9: Transition to the high-impedance state is measured at a $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2. This parameter is sampled, not $100 \%$ tested.

Note 10: Write pulse width is measured from the time when the last of the two signals $\bar{E}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\overline{\mathrm{E}}$ or $\bar{W}$ to transition HIGH (inactive).
Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outside specified switching levels or transition times.
Note 12: Timing specifications of Data Setup to End of Write, Data Hold After End of Write, and Address Hold After End of Write are all referenced to the time when the first of $\overline{\mathrm{E}}$ or $\bar{W}$ transitions HIGH (inactive). The timing of the second signal ( $\bar{W}$ or $\overline{\mathrm{E}}$ ) to transition HIGH (inactive) is a Don't Care.
Note 13: TAVAX = Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ and $V_{I N}=V_{D R}$.
Note 15: $\mathrm{V}_{\mathbb{I N}}$ applies to all inputs other than $\bar{E}$ and $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$. Input conditions for $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ are $\mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{DQ} \leq \mathrm{V}_{S S}+0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{DQ} \leq$ $V_{C C}+0.2 \mathrm{~V}$.

## Connection Diagrams


*Call factory for current package outlines and dimensions.

Logic Symbol


Pin Names

| $A_{0}-A_{13}$ | Address Inputs |
| :--- | :--- |
| $\bar{E}$ | Chip Enable Bar |
| $\bar{W}$ | Write Enable Bar |
| $\mathrm{DQ}_{\mathrm{O}}-\mathrm{DQ}_{3}$ | Data Inputs/Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (+5.0V) |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground (0V) |

TL/D/9678-3

## AC Test Conditions (Notes 3 \& 11)

Input Pulse Levels
0 V to 3.0 V
Input Rise and Fall Times
Input and Output Timing Reference Levels
1.5 V

Output Load
(See Figures 1 and 2)
Capacitance (Note 4)

| Symbol | Parameter | Max | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF |

## Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\text { W }}$ | DQX | Power Level |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | HIGH Z | Standby |
| Read | L | H | Q | Active |
| Write | L | L | D | Active |

HIGHZ = High impedance
$\mathrm{D}=$ Valid data in
$X=$ Don't care
$Q=$ Valid data out

Effective capacitance calculated from the equation.
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$


FIGURE 1. Output Load


FIGURE 2. Output Load (for TEHQZ, TELQX, TWLQZ, TWHQX)

## STANDARD TIMING PARAMETER ABBREVIATIONS



TL/D/9678-11
The transition definitions used in this data sheet are:
$\mathrm{H}=$ transition to high state.
$\mathrm{L}=$ transition to low state.
$\mathrm{V}=$ transition to valid state.
$X=$ transition to invalid or don't care condition.
$Z=$ transition to off (high impedance) condition.

## TIMING VALUES

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for each device parameter. Those timing parameters which state a minimum value do so because the system must supply at least that much time, even though most devices don't require that full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory (like access times) are specified as a maximum time because the device will never provide the data later than this stated value, and will usually provide it much sooner than this.

National Semiconductor

## 1620/1621

16,384 x 4-Bit Static RAM Military Temperature Range

## General Description

The 1620 is a 65,536 -bit fully-static, asynchronous, random access memory organized as 16,384 words by 4 -bits per word. The 1620 is based on an advanced, isoplaner, oxideisolation CMOS process. The process utilizes fully-implanted CMOS technology with sub-2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very high-speed memory device.
The 1621 is identical to the 1620 with the additional feature of power-down for low power battery back-up applications. Both parts are processed in full compliance with MIL-STD883.

- Enable read access faster than address access
- Minimum write cycle time, including moderate system timing skews, equal to minimum read cycle time
- Specifications guaranteed over full military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- No internal clocks-high speed achieved without address transition detection circuitry
- All inputs and outputs directly TTL compatible
- Common I/O (TRI-STATE ${ }^{\text {® }}$ ) output
: Available in 22-pin DIP or LCC
$\pm$ Single +5 V operation ( $\pm 10 \%$ )
- Low power dissipation (data retention 1621): $\mathrm{I}_{\mathrm{CCDR}}=5 \mu \mathrm{~A} \max \left(\mathrm{~V}_{\mathrm{DR}}=2.0 \mathrm{~V}\right), \mathrm{I}_{\mathrm{CCDR}}=8 \mu \mathrm{~A}$ max $\left(V_{D R}=3.0 \mathrm{~V}\right) @ 25^{\circ} \mathrm{C}$
- Data retention supply voltage 16212.0 V to 5.5 V
a Polyamide die coat for alpha immunity


## Features

■ Fast address access times: $30 \mathrm{~ns} / 35 \mathrm{~ns} / 45 \mathrm{~ns} / 55 \mathrm{~ns} /$ 70 ns (maximum)

## Functional Block Dlagram



TL/D/9680-4

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distrlbutors for availablilty and specifications.
Voltage on Any Input or Output Pin

| with Respect to $V_{S S}$ | -2 V to $\mathrm{V}_{\mathrm{Cc}}+2 \mathrm{~V}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Dissipation | 1.0W |
| Continuous Output Current Per Output | $\pm 25 \mathrm{~mA}$ |
| Average Input or Outut Current | $\pm 25 \mathrm{~mA}$ |
| (Averaged Over Any $1 \mu \mathrm{~s}$ Time Interval) |  |
| Thermal Resistance (Junction to Case) |  |
| өJC Side-Braze DIP | $15^{\circ} \mathrm{C} / \mathrm{W}$ |
| OJC LCC | $20^{\circ} \mathrm{C} / \mathrm{W}$ |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating
Conditions $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Min Typ Max Units

| Supply Voltage $\left(V_{C C}\right)$ | 4.5 | 5.0 | 5.5 | $V$ |
| :--- | :--- | :---: | :---: | :---: |
| Input HIGH Voltage $\left(V_{I H}\right)$ | 2.2 | $V_{C C}+0.5$ | $V$ |  |
| Input LOW Voltage $\left(V_{I L}\right)$ | $-1 *$ | 0.8 | $V$ |  |

All voltages are referenced to $\mathrm{V}_{\mathrm{SS}} \mathrm{pin}=0 \mathrm{~V}$.
*The device will meet -1 V or -50 mA whichever occurs first without latching up. The device will also withstand undershoots of -3.0 V of 20 ns duration.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | $\begin{aligned} & 1620-30 \\ & 1621-30 \end{aligned}$ |  | $\begin{aligned} & 1620-35 \\ & 1621-35 \end{aligned}$ |  | $\begin{aligned} & 1620-45 \\ & 1621-45 \end{aligned}$ |  | $\begin{aligned} & 1620-55 \\ & 1621-55 \end{aligned}$ |  | $\begin{aligned} & 1620-70 \\ & 1621-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid (Read Cycle Time) (Note 7) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 30 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 4 | TELEH | TRC | Chip Enable LOW to Chip Enable High (Note 6) | 27 |  | 30 |  | 40 |  | 50 |  | 50 |  | ns |
| 5 | TELQV | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |
| 6 | TELQX | TLZ | (Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Notes 4 \& 9) | 0 | 12 | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| 8 | TELICC | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | TEHISB | TPD | Chip Enable HIGH to Standby Current (Note 4) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |

## Timing Waveforms

Read Cycle 1


Access is under address control where $\bar{E}$ is active prior to or within 5 ns after address change. $\bar{W}=V_{\mathbb{H}}$
Read Cycle 2


TL/D/9680-8
Access is under $\vec{E}$ control where address is valid a minimum of 5 ns prior to $\bar{E}$ becoming active. $\bar{W}=V_{\mathbb{I}}$, address remains valid at least TELQV after $\bar{E}$ transitions LOW.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | $\begin{aligned} & 1620-30 \\ & 1621-30 \end{aligned}$ |  | $\begin{aligned} & 1620-35 \\ & 1621-35 \end{aligned}$ |  | $\begin{aligned} & 1620-45 \\ & 1621-45 \end{aligned}$ |  | $\begin{aligned} & 1620-55 \\ & 1621-55 \end{aligned}$ |  | $\begin{aligned} & 1620-70 \\ & 1621-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |

## WRITE CYCLE 1

| 10 | TAVAX | TWC | Address Valid to Address Invalid (Write Cycle Time) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | TWLEH | TWP | Write LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 12 | TAVWH | TAW | Address Valid to Write HIGH (Address Setup to End of Write) (Note 7) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 13 | TWHAX | TAH | Write HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 14 | TWLWH | TWP | Write LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 15 | TAVWL | TAS | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) <br> (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 16 | TDVWH | TDS | Data Valid to Write HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 17 | TWHDX | TDH | Write HIGH to Data Don't Care (Data Hold after End of Write) (Note 7 \& 12) | 0 |  | 0 |  | - 0 |  |  |  | 5 |  | ns-- |
| 18 | TWLQZ | TWZ | Write LOW to Output High Z <br> (Write Enable to Output Disable) (Notes 9 \& 4) | 0 | 12 | 0 | 12 | 0 | 15 | 0 | 18 | 0 | 20 | ns |
| 19 | TWHQX | TOW | Write HIGH to Output Don't Care (Output Active after End of Write) (Note 4) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Timing Waveforms (Continued)

## Write Cycle 1



TL/D/9680-9
$\bar{W}$ controlled, where $\bar{E}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data bus DQ may become active (Q), requiring observance of TWLQZ to avoid data bus contention. At the end of the write cycle the data bus may become active (Q) if $\bar{W}$ becomes active (HIGH) prior to $\vec{E}$ becoming inactive (HIGH).

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C} 10+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & 1620-30 \\ & 1621-30 \end{aligned}$ |  | $\begin{aligned} & 1620-35 \\ & 1621-35 \end{aligned}$ |  | $\begin{aligned} & 1620-45 \\ & 1621-45 \end{aligned}$ |  | $\begin{aligned} & 1620-55 \\ & 1621-55 \end{aligned}$ |  | $\begin{aligned} & 1620-70 \\ & 1621-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |

WRITE CYCLE 2

| 20 | TAVEL | TAS | Address Valid to Chip Enable LOW <br> (Address Setup) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | 2 |  | 5 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 21 | TELEH | TWP | Chip Enable LOW to Chip Enable <br> HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 | ns |
| 22 | TEHAX | TAH | Chip Enable HIGH to Address Don't <br> Care (Address Hold after End of Write) <br> (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 | ns |
| 23 | TAVEH | TAW | Address Valid to Chip Enable HIGH <br> (Address Setup to End of Write) (Note 7) | 22 |  | 25 |  | 30 |  | 35 |  | 35 | ns |
| 24 | TELWH | TWP | Chip Enable LOW to Write HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 | ns |
| 25 | TDVEH | TDS | Data Valid to Chip Enable HIGH <br> (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 12 |  | 12 |  | 15 |  | 15 | ns |
| 26 | TEHDX | TDH | Chip Enable HIGH to Data Don't <br> Care (Data Hold) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 | ns |

## Timing Waveforms (Continued)

Write Cycle 2


## DC Electrical Characteristics $T_{C}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter |  | Conditions | $\begin{aligned} & 1620-30 \\ & 1621-30 \end{aligned}$ |  | $\begin{array}{r} 1620-35 \\ 1621-35 \end{array}$ |  | $\begin{aligned} & 1620-45 \\ & 1621-45 \end{aligned}$ |  | $\begin{aligned} & 1620-55 \\ & 1621-55 \end{aligned}$ |  | $\begin{aligned} & 1620-70 \\ & 1621-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{ILI}^{\prime}$ | Input Leakage Current (Except DQ) |  |  | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current (DQ) |  | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}} \text { or } \bar{W}=V_{\mathrm{IL}} \\ & V_{\mathrm{SS}} \leq V_{\mathrm{OUT}} \leq V_{\mathrm{CC}} \end{aligned}$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | Dynamic Operating Supply Current |  | Min Read Cycle Time Duty Cycle $=100 \%$ Output Open |  | 120 |  | 100 |  | 90 |  | 110 |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Supply Current |  | $\bar{E}=\mathrm{V}_{\mathrm{IH}}$ (Note 1) |  | 25 |  | 25 |  | 25 |  | 25 |  | 25 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Full Standby Supply Current | 1620 | (Note 2) |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 | mA |
|  |  | 1621 | (Note 2) |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=8.0 \mathrm{~mA} . \mathrm{All} \\ & \text { Outputs Under Load } \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$. All Outputs Under Load | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-0.05 \mathrm{~mA}$ Other Outputs Open | $\begin{aligned} & V_{C C} \\ & -0.4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & V_{C C} \\ & -0.4 \\ & \hline \end{aligned}$ |  | $\begin{gathered} V_{\mathrm{CC}} \\ -0.4 \\ \hline \end{gathered}$ |  | $\begin{gathered} V_{C C} \\ -0.4 \\ \hline \end{gathered}$ |  | $V_{C C}$ -0.4 |  | V |

Data Retention Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | $V_{\text {DR }}$ | VCC Voltage for Data Retention | $\begin{aligned} & V_{C C}-0.2 \mathrm{~V} \leq \bar{E} \leq+5.5 \mathrm{~V} \\ & V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V} \\ & \text { (Note } 15 \text { ) } \end{aligned}$ |  | 2.0 | 5.5 | V |
| 28 | ICCDR | Data Retention Current (Note 14) | $\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ |  | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D R}=3.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ |  | 8 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125 \mathrm{C}^{\circ}$ |  | 400 | $\mu \mathrm{A}$ |
| 29 | TCDR | Chip Disable to Data Retention Time (Note 4) |  |  | 0 |  | ns |
| 30 | TR | Recovery Time (Notes 4 \& 13) |  |  | TAVAX |  | ns |

## Data Retention Waveform



TL/D/8680-15
Note 1: Standby current (TTL) is measured with E HIGH (chip deselected) and inputs steady state at valid $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition. $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{E} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$, and all other inputs, (including the data inputs at steady state and satisfying one of two conditions. Either $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$. This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{Cc}}$ reaches minimum operating voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\bar{E}$ occurs before or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $\bar{E}$ transitioning LOW (active) and remain valid at least TELQV after $\bar{E}$ transitions LOW. Timing considerations are then referenced to the LOW (active) transitioning edge of $\bar{E}$.
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $\bar{E}$ or $\overline{W E}$ ) becomes LOW (active). The timing of the first signal ( $\bar{W}$ or $\bar{E}$ ) to transition LOW (active) is a Don't Care.
Note 9: Transition to the high-impedance state is measured at $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2. Note 10: Write pulse width is measured from the time when the last of the two signals $\bar{E}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\overline{\mathrm{E}}$ or $\bar{W}$ to transition HIGH (inactive).
Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outside specified switching levels or transition times.
Note 12: Timing specifications of Data Setup to End of Write, Data Hold after End of Write, and Address Hold after End of Write are all referenced to the time when the first of $\bar{E}$ or $\bar{W}$ transitions HIGH (inactive). The timing of the second signal ( $\bar{W}$ or $\bar{E}$ ) to transition (HIGH) (inactive) is a Don't Care.
Note 13: TAVAX = Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ and $V_{I N}=V_{D R}$.
Note 15: $V_{I N}$ applies to all inputs other than $E$ and $D Q_{0}-D Q_{3}$. Input conditions for $D Q_{0}-D Q_{3}$ are: $V_{S S}-0.2 \mathrm{~V} \leq D Q \leq V_{S S}+0.2 \mathrm{~V}$ or $V_{C C}-0.2 \mathrm{~V} \leq D Q \leq V_{C C}$ +0.2 V .

## Connection Diagrams



Top View
NS Package Number D24D*

家


TL/D/9680-5
FIGURE 1. Output Load

## STANDARD TIMING PARAMETERS ABBREVIATIONS



TL/D/9680-11
The transition definitions used in this data sheet are:
$H=$ transition to high state.
$L=$ transition to low state.
$V=$ transition to valid state.
$X=$ transition to invalid or don't care condition.
$\mathbf{Z}=$ transition to off (high impedance condition.


TL/D/9680-6
FIGURE 2. Output Load (for TEHQZ, TELQX, TWLQZ, TWHQX)

## TIMING VALUES

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for each device parameter. Those timing parameters which state a minimum value do so because the system must supply at least that much time, even though most devices don't require that full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory (like access times) are specified as a maximum time because the device will never provide the data later than this stated value, and will usually provide it much sooner than this.


TL/D/9680-12
INVALID or Don't Care.


Transition from HIGH to LOW level may occur any time during this period.


Transition from LOW to HIGH level may occur any time during this period.

## 2

## National Semiconductor

## NM1624/NM1625 16,384 x 4-Bit Static RAM

## General Description

The NM1624/NM1625 are 65,536-bit fully-static, asynchronous, random access memories organized as 16,384 words by 4-bits per word. The NM1624/NM1625 are based on an advanced, isoplanar, oxide-isolation CMOS process. The process utilizes fully-implanted CMOS technology with sub2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very high-speed memory device.
The NM1625 is identical to the NM1624 with the additional feature of power-down for low power battery back-up applications.

## Features

■ Output enable access times: $10 \mathrm{~ns} / 12 \mathrm{~ns} / 15 \mathrm{~ns}$

- Fast address access times: $25 \mathrm{~ns} / 30 \mathrm{~ns} / 35 \mathrm{~ns}$ (maximum)
■ Enable read access faster than address access
- Minimum write cycle time, including moderate system timing skews, equal to minimum read cycle time
- No internal clocks-high speed achieved without address transition detection circuitry
- All inputs and outputs directly TTL compatible
- Common I/O (TRI-STATE ${ }^{\circledR}$ output)
- Available in 24 -pin DIP, PDIP, or 28-pin LCC
- Low power dissipation (data retention NM1625)
$I_{C C D R}=35 \mu \mathrm{~A}$ max $\left(\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}\right)$,
$l_{C C D R}=50 \mu \mathrm{~A}$ max $\left(\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}\right)$
■ Data retention supply voltage NM1625: 2.0 V to 5.5 V


## Functional Block Diagram



TL/D/9679-5

| Absolute Maximum Ratings |  |
| :---: | :---: |
| If Milltary/Aerospace specified devic contact the National Semiconducto Distributors for availability and specifi | vices are required, Ctor Sales Office/ elfications. |
| Voltage on Any Input or Output Pin with Respect to $V_{S S}$ | -2.0 V to $\mathrm{VCC}+2 \mathrm{~V}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+450^{\circ} \mathrm{C}$ |
| Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Power Dissipation | 1.0W |
| Continuous Output Current per Output | 25 mA |
| Average Input or Output Current (Averaged over Any $1 \mu \mathrm{~s}$ Time Interval) | al) $\quad 25 \mathrm{~m}$ |

## Recommended Operating

 Conditions $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Input HIGH Voltage $\left(V_{I H}\right)$ | 2.2 | $V_{C C}+0.5$ | $V$ |
| Input LOW Voltage $\left(V_{I D}\right)$ | $-1^{*}$ | 0.8 | $V$ |

All voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$ pin $=0 \mathrm{~V}$.
*The device will withstand undershoots to -3.0 V of 20 ns duration.

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

AC Electrical Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ MIN to $\mathrm{V}_{\mathrm{CC}}$ MAX

| No. | Symbol |  | Parameter | $\begin{aligned} & \hline \text { NM 1624-25/255 } \\ & \text { NM1625-25/255 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { NM 1624-30 } \\ & \text { NM1625-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { NM 1624-35 } \\ & \text { NM 1625-35 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| READ CYCLES |  |  |  |  |  |  |  |  |  |  |
| 1 | tavax | TRC | Address Valid to Address Invalid (Read Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 25 |  | 30 |  | 35 | ns |
| 3 | taxax | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | ns |
| 4 | teleh | TRC | Chip Enable LOW to Chip Enable HIGH (Note 6) | 22 |  | 27 |  | 30 |  | ns |
| 5 | telqv | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 22 |  | 27 |  | 30 | ns |
| 6 | telax | TLZ | (Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Note 9) | 0 | 10 | 0 | 12 | 0 | 15 | ns |
| 8 | telice | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | 0 |  | 0 |  | 0 |  | ns |
| 9 | TEHISB | TPD | Chip Enable HIGH to Standby Current (Note 4) |  | 25 |  | 27 |  | 30 | ns |
| 10 | TGLQV | TOE.-. -- | Output Enable LOW to Output Valid (Output Enable Access) |  | 10 | -- | 12 |  | 15 | ns |
| 11 | TGLQX | TOLZ | Output Enable LOW to Output Invalid (Output Enable to Output Active) (Note 4) | 0 |  | 0 |  | 0 |  | ns |
| 12 | TGHQZ | TOHZ | Output Enable HIGH to Output High Z (Output Enable Off to Output High Z) (Note 9) |  | 10 |  | 12 |  | 15 | ns |
| 13 | TGHQX |  | Output Enable HIGH to Output Invalid (Output Hold Time) (Note 4) | 0 |  | 0 |  | 0 |  | ns |

## Timing Waveforms

Read Cycle 1


Access is under address control where $\bar{E}$ is active prior to 5 ns of address change. $\bar{W}=H I G H, \bar{G}=$ LOW.
Read Cycle 2


Timing Waveforms (Continued)
Read Cycle 3


Access is under $\bar{G}$ control. $\bar{W}=$ HIGH.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ Min to $\mathrm{V}_{\mathrm{CC}}$ max ( (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { NM1624-25/255 } \\ & \text { NM1625-25/255 } \end{aligned}$ |  | NM1624-30NM1625-30 |  | $\begin{aligned} & \text { NM1624-35 } \\ & \text { NM1625-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |
| WRITE CYCLE 1 |  |  |  |  |  |  |  |  |  |  |
| 14 | TAVAX | TWC | Address Valid to Address Invalid (Write Cycle Time) | 25 |  | 30 |  | 35 |  | ns |
| 15 | TWLEH | TWP | Write LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 16 | TAVWH | TAW | Address Valid to Write HIGH (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 17 | TWHAX | TAH | Write HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 18 | TWLWH | TWP | Write LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 |  | ns |
| 19 | TAVWL | TAS | Address Valid to Write LOW (Address Setup to Beginning of Write) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| 20 | TDVWH | TDS | Data Valid to Write HIGH (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 21 | TWHDX | TDH | Write HIGH to Data Don't Care (Data Hold after End of Write) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | ns |
| 22 | TWLQZ | TWZ | Write LOW to Output High Z <br> (Write Enable to Output Disable) (Note 9) | 0 | 9 | 0 | 12 | 0 | 12 | ns |
| 23 | TWHQX | TOW | Write HIGH to Output Don't Care (Output Active after End of Write) (Note 4) | 5 |  | 5 |  | 5 |  | ns |

Timing Waveforms (Continued)
Write Cycle 1


TL/D/9679-11

[^16]AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{Cto}+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ MIN to $\mathrm{V}_{\mathrm{CC}}$ max (Continued)

| No. | Symbol |  | Parameter | NM1624-25/255 NM1625-25/255 |  | NM1624-30 <br> NM1625-30 |  | NM1624-35 <br> NM1625-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max |  |

## WRITE CYCLE 2

| 24 | TAVEL | TAS | Address Valid to Chip Enable LOW <br> (Address Setup) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 25 | TELEH | TWP | Chip Enable LOW to Chip Enable HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 | ns |  |
| 26 | TEHAX | TAH | Chip Enable HIGH to Address Don't Care <br> (Address Hold after End of Write) <br> (Notes 7 \& 12) | 0 |  | 0 |  | 0 | ns |  |
| 27 | TAVEH | TAW | Address Valid to Chip Enable HIGH <br> (Address Setup to End of Write) (Note 7) | 19 |  | 22 |  | 25 |  | ns |
| 28 | TELWH | TWP | Chip Enable LOW to Write HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 19 |  | 22 |  | 25 | ns |  |
| 29 | TDVEH | TDS | Data Valid to Chip Enable HIGH <br> (Data Setup to End of Write) (Notes 7 \& 12) | 10 |  | 10 |  | 12 |  | ns |
| 30 | TEHDX | TDH | Chip Enable HIGH to Data Don't Care <br> (Data Hold) (Notes 7 \& 12) | 0 |  | 0 |  | 0 | ns |  |

## Timing Waveforms (Continued)

Write Cycle 2


TL/D/9679-12
This write cycle is $\bar{E}$ controlled, where $\bar{W}$ is active (LOW) prior to, or coincident with, $\bar{E}$ becoming active (LOW). $\bar{G}=V_{I H}$. In this write cycle the data out remains in the high impedance state (TRI-STATE) at the beginning of the write cycle, precluding potential data bus contention.

DC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Symbol | Parameter | Conditions | NM1624-25/255 <br> NM1625-25/255 |  | NM1624-30 NM1625-30 |  | NM1624-35 <br> NM1625-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| ILI | Input Leakage Current (Except DQ) | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| lo | Output Leakage Current (DQ) | $\begin{aligned} & \bar{E}=V_{I H} \text { or } \bar{W}=V_{I L} \\ & V_{\text {SS }} \leq V_{\text {OUT }} \leq V_{C C} \end{aligned}$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Dynamic Operating Supply Current | Min Read Cycle Time Duty Cycle $=100 \%$ Output Open |  | 120 |  | 100 |  | 90 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Supply Current | $\bar{E}=\mathrm{V}_{\mathrm{IH}}$ (Note 1) |  | 25 |  | 25 |  | 25 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Full Standby Supply Current | (Note 2) |  | 15 |  | 15 |  | 15 | mA |
|  |  |  |  | 5 |  | 5 |  | 5 |  |
| V OL | Output LOW Voltage | $\mathrm{IOL}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ <br> All Outputs under Load |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH} 1}=-4.0 \mathrm{~mA}$ <br> All Outputs under Load | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH} 2}=-0.05 \mathrm{~mA} \\ & \text { Other Outputs Open } \end{aligned}$ | $V_{C C}-0.4$ |  | $V_{C C}-0.4$ |  | $V_{C C}-0.4$ |  | V |
| $V_{\text {cc }}$ | Operating Supply | Except Data Retention Mode | -25 |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
|  |  |  | 4.5 | 5.5 |  |  |  |  |  |
|  |  |  | -255 |  |  |  |  |  |  |
|  |  |  | 4.75 | 5.5 |  |  |  |  |  |

Data Retention Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V (NM1625 only)

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | VDR | VCC Voltage for Data Retention (Note 15) | $\begin{aligned} & V_{C C}-0.2 \mathrm{~V} \leq \bar{E} \leq+5.5 \mathrm{~V} \\ & V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq+5.5 \mathrm{~V} \text { or } \\ & \mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{S S}+0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | 5.5 | V |
| 32 | ICCDR | Data Retention Current (Note 14) | $V_{D R}=2.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 35 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D R}=3.0 \mathrm{~V}$ | $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | 50 |  |
| 33 | TCDR | Chip Disable to Data Retention Time (Note 4) |  |  | 0 |  | ns |
| 34 | TR | Recovery Time (Notes 4 \& 13) |  |  | TAVAX |  | ns |

## Data Retention Waveform



Note 1: Standby supply current (TTL) is measured with $\bar{E}$ HIGH (chip deselected) and inputs steady state at valid $V_{I L}$ or $V_{I H}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition: $V_{C C}-0.2 V \leq E \leq V_{C C}+0.2 V$, and all other inputs, (including the data inputs) at steady state and satisfying one of two conditions. Either $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{SS}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$. This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ reaches minimum operating voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\overline{\mathrm{E}}$ occurs before, or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $\bar{E}$ transitioning LOW (active). Timing considerations are then referenced to the LOW (active) transitioning edge of $\overline{\mathrm{E}}$.
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $\bar{E}$ or $\bar{W}$ ) becomes LOW (active). The timing of the first signal ( $\bar{W}$ or $\bar{E}$ ) to transition LOW (active) is a Don't Care.
Note 9: Transition to the high-impedance state is measured at a $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2. This parameter is sampled, not $100 \%$ tested.

Note 10: Write pulse width is measured from the time when the last of the two signals $\bar{E}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\bar{E}$ or $\bar{W}$ to transition HIGH (inactive).
Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outside specified switching levels or transition times.
Note 12: Timing specifications of Data Setup to End of Write, Data Hold after End of Write, and Address Hold after End of Write are all referenced to the time when the first of $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ transitions HIGH (inactive). The timing of the second signal ( $\overline{\mathrm{W}}$ or $\overline{\mathrm{E}}$ ) to transition HIGH (inactive) is a Don't Care.
Note 13: TAVAX = Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ and $V_{I N}=V_{D R}$.
Note 15: $V_{I N}$ applies to all inputs other than $\bar{E}$ and $D Q_{0}-D Q_{3}$. Input conditions for $D Q_{0}-D Q_{3}$ are: $V_{S S}-0.2 V \leq D Q \leq V_{S S}+0.2 V$ or $V_{C C}-0.2 V \leq D Q \leq$ $V_{C C}+0.2 V$.

## Connection Diagrams

24-Pin DIP (J) and PDIP (N)


TL/D/9679-1
Top View
Order Number NM1624J25, NM1624J255, NM1624J30, NM1624J35, NM1624N25, NM1624N255, NM1624N30, NM1624N35, NM1625J25, NM1625J255, NM1625J30, NM1625J35, NM1625N25,
NM1625N255, NM1625N30 or NM1625N35 See NS Package Number D24H* or N24D*

28-Pin LCC (E)


TL/D/9679-2

Top View
Order Number
NM1624E25, NM1624E255, NM1624E30, NM1624E35, NM1625E25, NM1625E255, NM1625E30 or NM1625E35 See NS Package Number E28B

Pin Names

| $A_{0}-A_{13}$ | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable Bar |
| $\bar{W}$ | Write Enable Bar |
| $\bar{G}$ | Output Enable Bar |
| $\mathrm{DQ}_{0}-\mathrm{DQ}_{3}$ | Data Inputs/Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (+5.0V) |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground (OV) |
| $N C$ | No Connect |

## Logic Symbols




TL/D/9679-4
AC Test Conditions (Notes 3 \& 11)
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
Capacitance (Note 4)

| Symbol | Parameter | Max | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF |

Effective capacitance calculated from the equation
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$


FIGURE 1. Output Load
TL/D/9679-6 See Figures 1 and 2

OV to 3.0 V
3 ns

1.5 V
und 2
V to 3.0 V
3 ns
1.5 V
1 and 2
V to 3.0 V
3 ns
1.5 V
1 and 2

Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | $\overline{\mathbf{G}}$ | $\mathbf{D Q}_{\mathbf{X}}$ | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | H | L | Q $_{\text {OUT }}$ | Active |
| Read | L | H | H | High Z | Active |
| Write | L | L | X | $\mathrm{D}_{\text {IN }}$ | Active |

High Z = High impedance
$D=$ Valid data bit in
$X=$ Don't care
$Q=$ Valid data bit out


TL/D/9679-7
*including scope and jig
FIGURE 2. Output Load (for TEHQZ, TELQX, TWLQZ, TWHQX, TGHQX, TGLQX, TGHQZ)

## STANDARD TIMING PARAMETER ABBREVIATIONS



TL/D/9679-14
The transition definitions used in this data sheet are:
$\mathrm{H}=$ transition to high state.
$\mathrm{L}=$ transition to low state.
$\mathrm{V}=$ transition to valid state.
$X=$ transition to invalid or don't care condition.
$Z=$ transition to off (high impedance) condition.

## TIMING VALUES

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for each device parameter. Those timing parameters which state a minimum value do so because the system must supply at least that much time, even though most devices don't require that full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory (like access times) are specified as a maximum time because the device will never provide the data later than this stated value, and will usually provide it much sooner than this.

## $\times \times \times \times \times \times \times$

TL/D/9679-15
INVALID or Don't Care


TL/D/9679-16
Transition from HIGH to LOW level may occur any time during this period

Transition from LOW to HIGH level may occur any time during this period

## National Semiconductor

## 1624/1625

16,384 x 4-Bit Static RAM
Military Temperature Range

## General Description

The 1624/1625 are 65,536-bit fully-static, asynchronous, random access memories organized as 16,384 words by 4-bits per word. The 1624/1625 are based on an advanced, isoplanar, oxide-isolation CMOS process. The process utilizes fully-implanted CMOS technology with sub-2 micron design rules and tantalum silicide gate electrodes for high performance. The combination of this high-performance technology, and speed-optimized circuitry results in a very high-speed memory device.
The 1625 is identical to the 1624 with the additional feature of power-down for low power battery back-up applications.
Both parts are processed in full compliance with MIL-STD. 883.

## Features

■ Output enable access times: $12 \mathrm{~ns} / 15 \mathrm{~ns} / 20 \mathrm{~ns} / 25 \mathrm{~ns}$ (maximum)

## Functional Block Diagram



TL/D/9681-5

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Voltage on Any Input or Output Pin
with Respect to $\mathrm{V}_{\mathrm{SS}}$
-2.0 V to $\mathrm{V}_{\mathrm{CC}}+2 \mathrm{~V}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
1.0W

Power Dissipation
Continuous Output Current per Output
$\begin{array}{lr}\text { Average Input or Output Current } & \pm 25 \mathrm{~mA} \\ \text { (Averaged over Any } 1 \mu \text { S Time Interval) } & \pm 25 \mathrm{~mA} \\ \text { Maximum Junction Temperature ( } \mathrm{T}_{\mathrm{J}} \text { ) } & 150^{\circ} \mathrm{C} \\ \text { Thermal Resistance (Junction to Case) } & \\ \text { 日JC Side-Braze DIP } & 15^{\circ} \mathrm{C} / \mathrm{W} \\ \text { } \operatorname{\text {JCLCC}} & 20^{\circ} \mathrm{C} / \mathrm{W}\end{array}$

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating

Conditions $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 | 5.0 | 5.5 | V |
| Input HIGH Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Input LOW Voltage $\left(\mathrm{V}_{I \mathrm{~L}}\right)$ | $-1^{*}$ |  | 0.8 | V | All voltages are referenced to $\mathrm{V}_{\mathrm{SS}} \mathrm{pin}=\mathrm{ov}$.

*The device will meet -1 V or -50 mA whichever occurs first without latching up. The device will also withstand undershoots of -3.0 V of 20 ns duration.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to the high-impedance circuit.

## AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| No. | Symbol |  | Parameter | $\begin{aligned} & 1624-30 \\ & 1625-30 \end{aligned}$ |  | $\begin{aligned} & 1624-35 \\ & 1625-35 \end{aligned}$ |  | $\begin{aligned} & 1624-45 \\ & 1625-45 \end{aligned}$ |  | $\begin{aligned} & 1624-55 \\ & 1625-55 \end{aligned}$ |  | $\begin{aligned} & 1624-70 \\ & 1625-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |

READ CYCLES

| 1 | TAVAX | TRC | Address Valid to Address Invalid (Read Cycle Time) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TAVQV | TAA | Address Valid to Output Valid (Address Access Time) (Note 5) |  | 30 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid (Output Hold Time) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 4 | TELEH | TRC | Chip Enable LOW to Chip Enable HIGH (Note 6) | 27 |  | 30 |  | 40 |  | 50 |  | 50 |  | ns |
| 5 | TELQV | TACS | Chip Enable LOW to Output Valid (Chip Enable Access Time) (Note 6) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |
| 6 | TELQX | TLZ | (Chip Enable LOW to Output Low Z (Chip Enable to Output Active) (Note 4) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| 7 | TEHQZ | THZ | Chip Enable HIGH to Output High Z (Chip Disable to Output Disable) (Notes 9 \& 4) | 0 | 12 | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| 8 | TELICC | TPU | Chip Enable LOW to Operating Supply Current (Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 9 | TEHISB | TPD | Chip Enable HIGH to Standby Current (Note 4) |  | 27 |  | 30 |  | 40 |  | 50 |  | 50 | ns |
| 10 | TGLQV | TOE | Output Enable LOW to Output Valid (Output Enable Access) |  | 12 |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| 11 | TGLQX | TOLZ | Output Enable LOW to Output Invalid (Output Enable to Output Active) (Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| 12 | TGHQZ | TOHZ | Output Enable HIGH to Output High Z (Output Enable Off to Output High Z) (Notes 9 \& 4) |  | 12 |  | 15 |  | 15 |  | 20 |  | 20 | ns |
| 13 | TGHQX |  | Output Enable HIGH to Output Invalid (Output Hold Time) (Note 4) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Timing Waveforms
Read Cycle 1


TL/D/9681-8
Access is under address control where $\bar{E}$ is active prior to 5 ns after address change. $\bar{W}=V_{\mathbb{I H}}, \bar{G}=V_{\mathbb{I L}}$.


TL/D/9681-9
Access is under $\bar{E}$ control where address is valid a minimum of 5 ns prior to $\bar{E}$ becoming active. $\bar{W}=V_{\mathbb{H}}$, address remains valid at least TELQV after $\bar{E}$ transitions LOW.


Access is under $\overline{\mathrm{G}}$ control. $\overline{\mathrm{W}}=\mathrm{HIGH}$.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & 1624-30 \\ & 1625-30 \end{aligned}$ |  | $\begin{aligned} & 1624-35 \\ & 1625-35 \end{aligned}$ |  | $\begin{aligned} & 1624-45 \\ & 1625-45 \end{aligned}$ |  | $\begin{aligned} & 1624-55 \\ & 1625-55 \end{aligned}$ |  | $\begin{aligned} & 1624-70 \\ & 1625-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |

WRITE CYCLE 1

| 14 | TAVAX | TWC | Address Valid to Address Invalid <br> (Write Cycle Time) | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | TWLEH | TWP | Write LOW to Chip Enable HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 16 | TAVWH | TAW | Address Valid to Write HIGH <br> (Address Setup to End of Write) <br> (Note 7) | 22 |  | 25 |  | 30 |  | 35 |  | 35 | ns |  |
| 17 | TWHAX | TAH | Write HIGH to Address Don't Care <br> (Address Hold after End of Write) <br> (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 18 | TWLWH | TWP | Write LOW to Write HIGH <br> (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 19 | TAVWL | TAS | Address Valid to Write LOW <br> (Address Setup to Beginning of Write) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| (Notes 7 \& 8) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Timing Waveforms (Continued)

## Write Cycle 1

 observance of TWLQZ to avoid data bus contention. At the end of the write cycle the data bus may become active (Q) if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{E}$ becoming inactive (HIGH).

AC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Continued)

| No. | Symbol |  | Parameter | $\begin{aligned} & 1624-30 \\ & 1625-30 \end{aligned}$ |  | $\begin{aligned} & 1624-35 \\ & 1625-35 \end{aligned}$ |  | $\begin{aligned} & 1624-45 \\ & 1625-45 \end{aligned}$ |  | $\begin{aligned} & 1624-55 \\ & 1625-55 \end{aligned}$ |  | $\begin{aligned} & 1624-70 \\ & 1625-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Standard | Alternate |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| WRITE CYCLE 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 24 | TAVEL | TAS | Address Valid to Chip Enable LOW (Address Setup) (Notes 7 \& 8) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 25 | TELEH | TWP | Chip Enable LOW to Chip Enable HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 26 | TEHAX | TAH | Chip Enable HIGH to Address Don't Care (Address Hold after End of Write) (Notes 7 \& 12) | 5 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |
| 27 | TAVEH | TAW | Address Valid to Chip Enable HIGH (Address Setup to End of Write) (Note 7) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 28 | TELWH | TWP | Chip Enable LOW to Write HIGH (Write Pulse Width) (Notes 7 \& 10) | 22 |  | 25 |  | 30 |  | 35 |  | 35 |  | ns |
| 29 | TDVEH | TDS | Data Valid to Chip Enable HIGH <br> (Data Setup to End of Write) <br> (Notes 7 \& 12) | 10 |  | 12 |  | 12 |  | 15 |  | 15 |  | ns |
| 30 | TEHDX | TDH | Chip Enable HIGH to Data Don't Care (Data Hold) (Notes 7 \& 12) | 0 |  | 0 |  | 0 |  | 2 |  | 5 |  | ns |

Timing Waveforms (Continued)


TL/D/9681-12
This write cycle is $\bar{E}$ controlled, where $\bar{W}$ is active (LOW) prior to, or coincident with, $\bar{E}$ becoming active (LOW). $\bar{G}=V_{I H}$. In this write cycle the data out remains in the high impedance state ( 3 state) at the beginning of the write cycle, precluding potential data bus contention.

DC Electrical Characteristics $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter | Conditions |  | $\begin{aligned} & 1624-30 \\ & 1625-30 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1624-35 \\ & 1625-35 \end{aligned}$ |  | $\begin{aligned} & 1624-45 \\ & 1625-44 \end{aligned}$ |  | $\begin{aligned} & 1624-55 \\ & 1625-55 \end{aligned}$ |  | $\begin{aligned} & 1624-70 \\ & 1625-70 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| 'LI | Input Leakage Current (Except DQ) | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| 'LO | Output Leakage Current (DQ) | $\begin{aligned} & \bar{E}=V_{I H} \text { or } \bar{W}=V_{I L} \\ & V_{S S} \leq V_{O U T} \leq V_{C C} \end{aligned}$ |  |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| lcc | Dynamic Operating Supply Current | Min Read Cycle Time Duty Cycle $=100 \%$ Output Open |  |  | 120 |  | 100 |  | 90 |  | 110 |  | 110 | mA |
| ${ }^{\text {ISB1 }}$ | Standby Supply Current | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}$ (Note 1) |  |  | 25 |  | 25 |  | 25 |  | 25 |  | 25 | mA |
| ISB2 | Full Standby Supply Current | (Note 2) | 1624 |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 | mA |
|  |  |  | 1625 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \\ & \text { All Outputs under Load } \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \text { All Outputs under Load } \end{aligned}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}^{\prime}=-0.05 \mathrm{~mA} \\ & \text { Other Outputs Open } \end{aligned}$ |  | $\begin{aligned} & v_{\mathrm{CC}} \\ & -0.4 \end{aligned}$ |  | $\left\|\begin{array}{c} v_{\mathrm{CC}} \\ -0.4 \end{array}\right\|$ |  | $V_{C C}$ -0.4 |  | $V_{C C}$ -0.4 |  | $V_{C C}$ -0.4 |  | V |

## Data Retention Characteristics $\mathrm{T}_{\mathrm{C}}-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V

| No. | Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | VDR | VCC Voltage for Data Retention (Note 15) | $\begin{aligned} & V_{C C}-0.2 \mathrm{~V} \leq \bar{E} \leq+5.5 \mathrm{~V} \\ & V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq+5.5 \mathrm{~V} \text { or } \\ & V_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{I N} \leq V_{S S}+0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | 5.5 | V |
| 32 | ICCDR | Data Retention Current (Note 14) | $V_{D R}=2.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ |  | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D R}=3.0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ |  | 8 | $\mu \mathrm{A}$ |
|  |  |  |  | $T_{C}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 400 | $\mu \mathrm{A}$ |
| 33 | TCDR | Chip Disable to Data Retention Time (Note 4) |  |  | 0 |  | ns |
| 34 | TR | Recovery Time (Notes 4 \& 13) |  |  | TAVAX |  | ns |

## Data Retention Waveform



Note 1: Standby supply current (TTL) is measured with $\bar{E} H I G H$ (chip deselected) and inputs steady state at valid $V_{I L}$ or $V_{I H}$ levels.
Note 2: Full standby supply current (CMOS) is measured with the enable bar input satisfying the condition: $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{E} \leq \mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$, and all other inputs, (including the data inputs at steady state and satisfying one of two conditions. Either $V_{C C}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{C C}+0.2 \mathrm{~V}$ or $\mathrm{V}_{S S}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq \mathrm{V}_{S S}+0.2 \mathrm{~V}$ ). This condition results in a significant reduction in current in the input buffers and consequently a lower overall current level.
Note 3: Operation to specifications guaranteed 2.0 ms after $\mathrm{V}_{\mathrm{CC}}$ reaches minimum operating voltage.
Note 4: This parameter is sampled, not $100 \%$ tested.
Note 5: Address Access Time (Read Cycle 1) assumes that $\vec{E}$ occurs before or within 5 ns after addresses are valid. Timing considerations are referenced to the edges of Address Valid.
Note 6: Enable Access Time (Read Cycle 2) assumes that addresses are valid at least 5 ns prior to $E$ transitioning LOW (active) and remain valid at least TELQV after $\overline{\mathrm{E}}$ transitions LOW. Timing considerations are then referenced to the LOW (active) transitioning edge of $\overline{\mathrm{E}}$.
Note 7: A write condition exists only during intervals where both $\bar{W}$ and $\bar{E}$ are LOW (active). The internal Write starts when the second of these signals becomes LOW (active). The internal Write ends when either of these signals transitions HIGH (inactive).
Note 8: Address setup to beginning of write is measured from the time when the last address input becomes valid to the time when the second of the two signals ( $E$ or $\bar{W}$ ) becomes LOW (active). The timing of the first signal ( $\bar{W}$ or $\overline{\mathrm{E}}$ ) to transition LOW (active) is a Don't Care.
Note 9: Transition to the high-impedance state is measured at a $\pm 500 \mathrm{mV}$ change from a valid $\mathrm{V}_{\mathrm{OH}}$ of $\mathrm{V}_{\mathrm{OL}}$ steady state voltage with the loading specified in Figure 2.
Note 10: Write pulse width is measured from the time when the last of the two signals $\bar{E}$ and $\bar{W}$ becomes LOW (active) to the time of the first of $\bar{E}$ or $\bar{W}$ to transition HIGH (inactive).

Note 11: For rise or fall times greater than 3 ns , the timing relationships can no longer be specified to the time when inputs cross the 1.5 V level. This is a characteristic of any CMOS device operated outside specified switching levels or transition times.
Note 12: Timing specifications of Data Setup to End of Write, Data Hold after End of Write, and Address Hold after End of Write are all referenced to the time when the first $\bar{E}$ or $W$ transitions HIGH (inactive). The timing of the second signal ( $\bar{W}$ or $E$ ) to transition HIGH (inactive) is a Don't Care.
Note 13: TAVAX $=$ Read Cycle Timing.
Note 14: $I_{C C D R}$ is tested with $V_{I N}=O V$ and $V_{I N}=V_{D R}$.
Note 15: $V_{I N}$ applies to all inputs other than $E$ and $D Q_{0}-D Q_{3}$. Input conditions for $D Q_{0}-D Q_{3}$ are: $V_{S S}-0.2 V \leq D Q \leq V_{S S}+0.2 V$ or $V_{C C}-0.2 V \leq D Q \leq$ $\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$.

## Connection Diagrams



NS Package Number D24H*

28-Pin LCC


Top View
NS Package Number E28B
-For most current package information, contact product marketing.
Order Number
1624DMQB30, 1625DMQB30
1624DMQB35, 1625DMQB35
1624DMQB45, 1625DMQB45
1624DMQB55, 1625DMQB55
1624DMQB70, 1625DMQB70
1624LMQB30, 1625LMQB30
1624LMQB35, 1625LMQB35
1624LMQB45, 1625LMQB45
1624LMQB55, 1625LMQB55
1624LMQB70, 1625LMQB70

6

## Logic Symbols



AC Test Conditions (Notes 3 \& 11)
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load


Pin Names

| A0-A13 | Address Inputs |
| :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable Bar |
| $\overline{\mathrm{W}}$ | Write Enable Bar |
| $\overline{\mathrm{G}}$ | Output Enable Bar |
| DQ0-DQ3 | Data Inputs/Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Power (+5.0V) |
| $\mathrm{V}_{\text {SS }}$ | Ground (OV) |

Capacitance (Note 4)

| Symbol | Parameter | Max | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF |

Effective capacitance calculated from the equation
$C=\frac{\Delta Q}{\Delta V}$ where $\Delta V=3 V$


FIGURE 1. Output Load

Truth Table

| Mode | $\overline{\mathbf{E}}$ | $\overline{\mathbf{W}}$ | $\overline{\mathbf{G}}$ | $\mathbf{D Q}_{\mathbf{X}}$ | Power Level |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | H | L | Q OUT | Active |
| Read | L | H | H | High Z | Active |
| Write | L | L | X | $\mathrm{D}_{\mathbb{I}}$ | Active |

High $\mathbf{Z}=$ High impedance
$\mathrm{D}=$ Valid data bit in
$X=$ Don't care
$Q=$ Valid data bit out


TL/D/9681-7
FIGURE 2. Output Load (for TEHQZ, TELQX, TWLQZ, TWHQX, TGHQX, TGHQZ, TGLQX)

## STANDARD TIMING PARAMETER ABBREVIATIONS



TL/D/9681-14
The transition definitions used in this data sheet are:
$H=$ transition to high state.
$\mathrm{L}=$ transition to low state.
$V=\operatorname{transition}$ to valid state.
$X=$ transition to invalid or don't care condition.
$Z=$ transition to off (high impedance) condition.

## TIMING VALUES

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for each device parameter. Those timing parameters which state a minimum value do so because the system must supply at least that much time, even though most devices don't require that full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory (like access times) are specified as a maximum time because the device will never provide the data later than this stated value, and will usually provide it much sooner than this.


TL/D/8681-15
INVALID or Don't Care


TL/D/9681-16
Transition from HIGH to LOW level may occur any time during this period

गाणाएय
TL/D/9681-17
Transition from LOW to HIGH level may occur any time during this period

## 7 National Semiconductor

## DM75S68/DM85S68/DM75S68A/DM85S68A $16 \times 4$ Edge Triggered Registers

## General Description

These Schottky memories are addressable "D" register files. Any of its 16 four-bit words may be asynchronously read or may be written into on the next clock transition. An input terminal is provided to enable or disable the synchronous writing of the input data into the location specified by the address terminals. An output disable terminal operates only as a TRI-STATE® ${ }^{\circledR}$ output control terminal. The addressable register data may be latched at the outputs and retained as long as the output store terminal is held in a low state. This memory storage condition is independent of the state of the output disable terminal.
All input terminals are high impedance at all times, and all outputs have low impedance active drive logic states and the high impedance TRI-STATE condition.

## Features

■ On-chip output register

- PNP inputs reduce input loading
- Edge triggered write
- High speed-20 ns typ
- All parameters guaranteed over temperature
- TRI-STATE output
- Schottky-clamped for high speed
- Optimized for register stack applications
- Typical power dissipation-350 mW


## Logic and Block Diagram



| Pin Names |  |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address Inputs |
| $D_{1}-D_{4}$ | Data Inputs |
| $O_{1}-O_{4}$ | Data Outputs |
| $\overline{W E}$ | Write Enable |
| $C L K$ | Write Clock Input |
| $\overline{O S}$ | Output Store |
| $O D$ | Output Disable |


| $O_{0}$ | $\overline{W_{E}}$ | CLK | $\overline{O_{S}}$ | MODE | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | 0 | Output Store | Data From Last Addressed Location |
| x | 0 | $\sim$ | x | Write Data | Dependent on State of $O D$ and $\overline{O S}$ |
| 0 | x | $x$ | 1 | Read Data | Data Stored in Addressed Location |
| 1 | $x$ | $x$ | 0 | Output Store | High Impedance State |
| 1 | x | $\times$ | 1 | Output Disable | High Inpedance State |

$0=$ Low Level
$1=$ High Level
X = Don't Care

TL/F/9233-1

\section*{Absolute Maximum Ratings (Note 1) <br> If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. <br> | Supply Voltage | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Soldering, $\mathbf{1 0} \mathrm{sec}$. ) | $300^{\circ} \mathrm{C}$ |}

## Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, \\ & \mathrm{DM} 75 \mathrm{~S} 68 / \mathrm{DM} 75 \mathrm{~S} 68 \mathrm{~A} \end{aligned}$ | 2.4 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-5.2 \mathrm{~mA}, \\ & \mathrm{DM} 85 \mathrm{~S} 68 / \mathrm{DM} 85 \mathrm{~S} 68 \mathrm{~A} \end{aligned}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{IOL}^{2}=16 \mathrm{~mA} \end{aligned}$ | DM75S68/DM75S68A |  |  | 0.5 | V |
|  |  |  | DM85S68/DM85S68A |  |  | 0.45 | V |
| IIH | High Level Input Current | $V_{C C}=M a x, V_{I H}=2.4 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| 11 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{tH}}=5.5 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\begin{aligned} & V_{C C}=M a x, \\ & V_{I L}=0.5 \mathrm{~V} \end{aligned}$ | Clock Input |  |  | -500 | $\mu \mathrm{A}$ |
|  |  |  | All Others |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$ |  | -20 |  | -55 | mA |
| ICC | Supply Current | $\mathrm{V}_{C C}=$ Max |  |  | 70 | 100 | mA |
| VIC | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{l}_{\mathbb{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| loz | TRI-STATE Output Current | $V_{C C}=M a x$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | +40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2. Unless otherwise specified $\mathrm{min} / \mathrm{max}$ limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 75 \mathrm{~S} 68 / \mathrm{DM} 75 \mathrm{~S} 68 \mathrm{~A}$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM85S68/DM85S68A. All typicals are given for $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.
Switching Characteristics over recommended operating range of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | DM75S68 |  | DM85S68 |  | DM75S68A |  | DM85S68A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{zH}}$ | Output Enable to High Level |  |  | 40 |  | 35 |  | 40 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Output Enable to Low Level |  |  | 30 |  | 24 |  | 30 |  | 24 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output Disable Time from High Level |  |  | 35 |  | 15 |  | 35 |  | 15 | ns |
| tLZ | Output Disable Time from Low Level |  |  | 35 |  | 18 |  | 35 |  | 18 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{AA}} \\ & \mathrm{t}_{\mathrm{OSA}} \\ & \mathrm{t}_{\mathrm{CA}} \end{aligned}$ | Access Time | Address to Output |  | 55 |  | 40 |  | 45 |  | 24 | ns |
|  |  | Output Store to Output |  | 35 |  | 30 |  | 35 |  | 20 | ns |
|  |  | Clock to Output |  | 50 |  | 40 |  | 50 |  | 35 | ns |

## Switching Characteristics

over recommended operating range of $T_{A}$ and $V_{C C}$ unless otherwise noted (Continued)

| Symbol | Parameter |  | DM75S68 |  | DM85S68 |  | DM75S68A |  | DM85S68A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ASC }}$ <br> tDSC <br> $t_{\text {ASOS }}$ <br> twesc <br> tossc | Set-Up Time | Address to Clock | 25 |  | 15 |  | 25 |  | 15 |  | ns |
|  |  | Data to Clock | 15 |  | 5 |  | 15 |  | 5 |  | ns |
|  |  | Address to Output Store | 40 |  | 30 |  | 40 |  | 10 |  | ns |
|  |  | Write Enable Set-Up Time | 10 |  | 5 |  | 10 |  | 5 |  | ns |
|  |  | Store before Write | 15 |  | 10 |  | 15 |  | 10 |  | ns |
| $t_{\text {AHC }}$ <br> $t_{D H C}$ <br> $t_{\text {AHOS }}$ <br> twehc | Hold Time | Address from Clock | 15 |  | 10 |  | 15 |  | 10 |  | ns |
|  |  | Data from Clock | 20 |  | 15 |  | 20 |  | 15 |  | ns |
|  |  | Address from Output Store | 10 |  | 5 |  | 10 |  | 2 |  | ns |
|  |  | Write Enable Hold Time | 20 |  | 15 |  | 20 |  | 10 |  | ns |

Connection Diagram


## AC Test Circuit and Switching Time Waveforms


$C_{L}=5.0 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{LZ}}$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ for all others
$C_{L}$ includes probe and jig capacitance All diodes are 1N3064

## PRELIMINARY

 DM75/85X431 $64 \times 8$ No-Fall-Through FIFO Memory
## General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 64 words by 8 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

## Features

- $64 \times 8$-bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and 50 MHz read clock frequencies
- Totally independent asynchronous write and read clocks
- Cascadable in depth and/or width (requiring no external hardware)
- Status outputs indicate full, empty and partially-filled conditions
- 24-pin $0.3^{\prime \prime}$ wide DIP package
- TTL I/O signal levels

■ Single +5 V supply

## Applications

- Data rate translator for computer peripheral controller, eg. disc, tape, printer, graphic display, etc.
- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP

■ Real-time data acquisition buffer

- Variable length shift register for real-time signal delay
- Variable length pipeline register for multiprocessing, DSP, graphics, image analysis, etc.


## Block and Connection Diagrams



If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage, VCC $7 V$
Input Voltage

Off-State Output Voltage
5.5 V

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
To Be Determined

## Electrical Characteristics Over Operating Conditions DM75/DM85X431

| Symbol | Parameter | Conditions |  | Guaranteed Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| IIL | Low-Level Input Current | $V_{C C}=$ Max, | $V_{1}=0.45 \mathrm{~V}$ |  |  | -0.4 | mA |
| 1 IH | High-Level Input Current | $V_{C C}=$ Max, | $V_{1}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $V_{C C}=$ Max, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\begin{aligned} & V_{C C}=M i n \\ & V_{I L}=0.8 V \\ & V_{I H}=2 V \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ for Q Outputs $\mathrm{IOL}_{\mathrm{OL}}=4 \mathrm{~mA}$ for IR, OR and FLAG Outputs |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & V_{C C}=M i n \\ & V_{I L}=0.8 V \\ & V_{I H}=2 V \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-0.9 \mathrm{~mA}$ for Q Outputs $\mathrm{I}_{\mathrm{OH}}=-0.6 \mathrm{~mA}$ for IR, OR and FLAG Outputs | 2.4 |  |  | V |
| los | Output Short-Circuit Current (Note 1) | $V_{C C}=$ Max, | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -30 |  | -80 | mA |
| ${ }^{\text {I CC }}$ | Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max } \\ & \text { Inputs Low, } \\ & \text { Outputs Open } \end{aligned}$ |  |  | 200 | 230 | mA |

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
Operating Conditions (Note 3)

| Symbol | Parameter | DM75X431 |  |  | DM85X431 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $V_{C C}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\text {A }}$ | Operating Free-Air Temperature (Note 2) | -55 |  | +125 | 0 |  | $+70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\text {w }}$ | Write Frequency |  |  |  | 35 | 40 | 35 | MHz |
| $\mathrm{f}_{\mathrm{RC}}$ | Read Frequency |  |  |  | 50 |  | 50 | MHz |
| $t_{\text {WWH }}$ | WC Pulse Width High |  |  |  |  | 12 | 15 | ns |
| $t_{\text {WWL }}$ | WC Pulse Width Low |  |  |  |  | 7 | 10 | ns |
| tsDW | Input Data Setup |  |  |  |  | 13 | 17 | ns |
| $t_{\text {HDW }}$ | Input Data Hold Time |  |  |  |  | 0 | 5 | ns |
| tWRH | RC Pulse Width High |  |  |  |  | 7 | 10 | ns |
| tWRL | RC Pulse Width Low |  |  |  |  | 7 | 10 | ns |
| twm | Master Reset Pulse Width (Note 4) |  |  |  |  | 38 | 50 | ns |
| $t_{\text {RMW }}$ | Reset Recovery Time |  |  |  |  | 38 | 50 | ns |

Note 2: Ambient Temperature.
Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.
Note 4: Minimum time between any two consecutive transitions on the MR/FS input.
Note 5: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

Switching Characteristics Over Operating Conditions

| Symbol | Parameter | Initial Conditions | DM75X431 |  |  | DM85X431 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {PRQ }}$ | RC to Data Output |  |  |  |  |  | 20 | 27 | ns |
| $t_{\text {PWOH }}$ | WC to OR High | Empty, RC = H |  |  |  |  | 15 | 20 | ns |
| $t_{\text {PWIH }}$ | WC Falling to IR High | < 63 Words |  |  |  |  | 11 | 15 | ns |
| tpWHIL | WC Rising to IR Low | < 63 Words |  |  |  |  | 11 | 15 | ns |
| $\mathrm{t}_{\text {PWLIL }}$ | WC Falling to IR Low | 63 Words, RC = H |  |  |  |  | 11 | 15 | ns |
| $\mathrm{t}_{\text {PRIH }}$ | RC to IR High | Full, WC = L |  |  |  |  | 15 | 20 | ns |
| tPROH | RC to OR High | > 1 Word |  |  |  |  | 13 | 18 | ns |
| $\mathrm{t}_{\text {PROL }}$ | RC to OR Low |  |  |  |  |  | 10 | 14 | ns |
| $\mathrm{t}_{\text {PRIL }}$ | RC Falling to IR Low | 63 Words, WC = H |  |  |  |  | 13 | 18 | ns |
| $t_{\text {PWFH }}$ | WC to FLAG High |  |  |  |  |  | 27 | 36 | ns |
| $t_{\text {PRFL }}$ | RC to FLAG Low |  |  |  |  |  | 27 | 36 | ns |
| tPDQ | Transparent D to Q | Empty, WC = H |  |  |  |  | 34 | 45 | ns |
| tPWQ | WC Rising to Q | Empty |  |  |  |  | 34 | 45 | ns |
| $t_{\text {PMIH }}$ | MR to IR High | Full |  |  |  |  | 28 | 38 | ns |
| tPMOL | MR to OR Low |  |  |  |  |  | 15 | 20 | ns |
| tPMFL | MR to FLAG Low |  |  |  |  |  | 28 | 38 | ns |

## Pin Description

VCC Supply voltage.
D0-D7 8-bit data input bus.
Q0-Q7 8-bit data output bus (non-inverted).
WC Write Clock input-latches in data word from D-bus on a high-to-low transition (except when FIFO is full). Data enters the memory while WC is high.
RC Read Clock input-presents next data word onto Q-bus on a low-to-high transition (except when FIFO is empty).
IR Input Ready status output-when high indicates FIFO is ready for another write cycle, ie., FIFO is not full. IR is forced low whenever WC is high (except during 64th write cycle) to accommodate cascading.
OR Output Ready status output-when high indicates FIFO is ready for another read cycle, ie., FIFO is not empty. OR is forced low whenever RC is low to accommodate cascading.
MR/FS Master Reset/FLAG Select input-resets the FIFO to the empty state (internal pointers reset to zero) on either a low-to-high or high-to-low transistion. The state of the MR/FS input during operation selects the waveform to be presented on the FLAG status output.
FLAG Intermediate status FLAG output-if MR/FS input is low, then a high output on FLAG indicates FIFO is at least one quarter filled ( 16 or more words remaining in memory). If MR/FS is high, then a high output on FLAG indicates FIFO is at least three quarters filled (48 or more words remaining).


| loL | R1 | R2 |
| :---: | :---: | :---: |
| 8 mA | $560 \Omega$ | $1100 \Omega$ |
| 4 mA | $1100 \Omega$ | $2200 \Omega$ |

Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time (10\%$90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V

TL/D/8676-3

## Functional Description

The NFT FIFO is implemented using a $64 \times 8$-bit RAM with separate write and read ports. The write port is addressed by the write pointer and the read port by the read pointer. While the WC input is high, a data word on the D inputs is written into the write port of the RAM. The write pointer (initially zero) is incremented on the falling edge of WC, thus concluding a write cycle. The RAM contents addressed by the read pointer (also initially zero) are always presented on the $Q$ outputs. Thus the first word appears on the $Q$ outputs as it is being written. The rising edge of RC increments the read pointer which then accesses the next data word from the RAM's read port.
When the value of the write pointer equals the read pointer, then the FIFO is empty, ie., any data words which had been written have also been read. When the value of the write pointer exceeds the read pointer by 64, then the FIFO is full, ie., the next RAM location into which data should be written contains the oldest word that has not yet been read.
The IR and OR status outputs indicate the full and empty conditions, respectively. When WC is brought low at the end of a write cycle, IR would go high if the FIFO is still not full. If the FIFO becomes full, IR would become low until a vacant

## Functional Description (Continued)

RAM location is made available resulting from a read operation (or the Master Reset is activated). WC should remain low until IR goes high. If WC is brought high while IR is still low, then the entire write cycle would be ignored, the RAM contents and write pointer remaining unchanged.
IR is usually driven low whenever WC is high in order to accommodate cascading as described later. However, during the final write cycle (in which the last vacant location is being written) IR would remain high if and as long as RC is high. This is to provide sufficient cycle times to guarantee the proper transfer of data between cascaded devices while reading.
The OR output would go high after the rising edge of RC if the FIFO remains not empty. OR is initially low following a reset until the first word is written into the FIFO. RC should remain high until OR goes high. If RC is brought low before OR goes high, then the read cycle would be inhibited and the next rising edge of RC would not increment the read pointer.
The FIFO resets to the empty state (write and read pointers reset to zero) on either the rising or falling edge of the MR/FS input. Following a reset, IR will be high, provided WC is low, OR and FLAG will be low. WC and RC may be in either state when a reset occurs.
If WC is high following a reset, the first write cycle would not commence until after WC is returned low (a high output on IR must be observed before the FIFO performs any write cycle). Likewise, if RC is low following a reset, the first read cycle would not commence until RC is returned high and a high output is observed on OR (returning RC high does not advance the read pointer).
The FIFO may be operated while the MR/FS input is held either low or high. The state of the MR/FS input during operation selects one of two waveforms to appear on the FLAG status output.
If the FIFO is operated while the MR/FS input is held low, then the FLAG output would indicate when the FIFO is at least one quarter filled, i.e., when the write pointer value exceeds the read pointer by at least 16. If the FIFO is operated while MR/FS is high, then FLAG would indicate when the FIFO is at least three quarters filled, as shown in the following truth table:

| \# WORDS <br> STORED | FLAG OUTPUT |  |
| :---: | :---: | :---: |
|  | MR/FS $=$ L | MR/FS $=\mathbf{H}$ |
| $0-15$ | L | L |
| $16-47$ | $H$ | L |
| $48-64$ | $H$ | $H$ |

The FLAG output remains stable throughout all write and read cycles which do not cross the above boundaries. Note that the FLAG waveform selection cannot be switched with. out resetting the FIFO.
In a system, MR/FS may be connected to either a normally. low or normally-high system reset signal. Even though the FIFO responds to input transitions, conventional system reset pulses, including wakeup circuits, would produce desired results.
FIFO buffers wider than 8 bits can be implemented by connecting multiple chips in parallel. For $64 \times 8 \mathrm{n}$ configurations, the IR, OR and FLAG status information can be taken from any one of the chips since there is no fall-through delay which may otherwise cause output skew between chips. FIFO buffers deeper than 64 words can also be implemented by connecting multiple chips in series. To do this, the $Q$, OR and RC lines of one chip are connected to the D, WC and IR lines, respectively, of the next chip in the series (see "Cascading Devices" block diagram). When the first word is written into the first chip, the resulting rising edge of its OR initiates a write cycle into the second chip, which in turn produces a read cycle from the first chip. The handshaking signals passed over the OR/WC and RC/IR connections between each adjacent pair of chips causes the data word to be passed from one chip to the next until it settles onto the outputs of the last chip in the series. See "Cascaded Write Cycle Waveform' diagram.
As the buffer fills, each chip, beginning with the last, becomes full. A buffer consisting of n chips connected in series can store $63 n+1$ words. This is because the last word written into each full chip (except the first chip) remains on the outputs of the previous chip. Each time a word is read from the last chip, one word is transferred down from each of the previous chips (or until an empty chip is encountered). See "Cascaded Read Cycle Waveform".


TL/D/8676-4

[^17]Functional Description (Continued)
Since the control signals and data are passed from chip to chip in a serially cascaded buffer, some fall-through delay is introduced between the input of the first chip and the output of the last. The delay increases with the number of chips cascaded serially.

Chips can be cascaded both serially and in parallel to produce deeper and wider buffers (as shown in "Cascading Devices" block diagram). However, due to the resulting chip-level fall-through delays, it may be necessary to ANDgate the IR outputs of the first level of chips, as with the OR outputs of the last level.

## Read Cycle Timing Waveform



Cascading Devices
(190 $\times 16$ Bit FIFO)


TL/D/8676-8

Functional Description (Continued)


TL/D/8676-9

> Read Cycle Waveform For Two Devices Cascaded Serially

DEVICE DEVICE


TL/D/8676-10

## DM75/85X432 $128 \times 4$, DM75/85X433 $128 \times 5$, No-Fall-Through FIFO Memories

## General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 128 words by either 4 or 5 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

## Features

- $128 \times 4 / 5$ bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and 50 MHz read clock frequencies
- Totally independent asynchronous write and read clocks
- 16 mA TRI-STATE ${ }^{\circledR}$ data outputs for bus drive capability


## Block and Connection Diagrams

- Status outputs indicate full, empty and partially-filled conditions
- $18 / 20$ pin $0.3^{\prime \prime}$ wide DIP package
- TTL I/O signal levels

■ Single +5 V supply

## Applications

- Data rate translator for computer peripheral controller, eg. disc, tape, printer, graphic display, etc.
- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP
- Real-time data acquisition buffer
- Variable length shift register for real-time signal delay
- Variable length pipeline register for multiprocessing, DSP, graphics, image analysis, etc.


Dual-In-Line Package


```
Absolute Maximum Ratings
If Military/Aerospace specifled devices are required,
contact the National Semiconductor Sales Office/
Distributors for avallability and specifications.
\begin{tabular}{ll} 
Supply Voltage, VCC & 7 V \\
Input Voltage & 7 V
\end{tabular}
```


## 保

Off-State Output Voltage
5.5 V

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ To Be Determined

## Electrical Characteristics Over Operating Conditions DM75/DM85X432/433

| Symbol | Parameter | Conditions |  | Guaranteed Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $V_{\text {IL }}$ | Low-Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  |  | 2 |  | V |
| $\mathrm{V}_{1 \mathrm{C}}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}^{\prime}$ | $-18 \mathrm{~mA}$ |  | -1.5 | V |
| ILL | Low-Level Input Current | $V_{C C}=$ Max, | $=0.45 \mathrm{~V}$ |  | -0.4 | mA |
| $\mathrm{IIH}^{\text {H }}$ | High-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | $=2.4 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $V_{C C}=$ Max | $=5.5 \mathrm{~V}$ |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}^{\prime}=16 \mathrm{~mA} \text { for } \mathrm{Q} \text { Outputs } \\ & \mathrm{IOL}_{\mathrm{OL}}=4 \mathrm{~mA} \text { for } \overline{\mathrm{F}}, \\ & \overline{\mathrm{E}} \text { and FLAG Outputs } \end{aligned}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \text { for } \mathrm{Q} \text { Outputs } \\ & \mathrm{I}_{\mathrm{OL}}=-0.6 \mathrm{~mA} \text { for } \overline{\mathrm{F}}, \\ & \overline{\mathrm{E}} \text { and FLAG Outputs } \end{aligned}$ | 2.4 |  | V |
| los | Output Short-Circuit Current (Note 1) | $V_{C C}=$ Max, $V_{0}=0 \mathrm{~V}$ |  | -30 | -80 | mA |
| l OZH | High Voltage Off-State Output Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozL | Low Voltage Off-State Output Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Inputs Low, Outputs Open |  |  | 265 | mA |

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
Operating Conditions (Note 3)

| Symbol | Parameter | DM75X432/433 |  | DM85X432/433 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.5 | 4.75 | 5.25 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature (Note 2) | -55 | +125 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $t_{\text {WWH }}$ | WC Pulse Width High |  |  | 10 |  | ns |
| $t_{\text {WWL }}$ | WC Pulse Width Low |  |  | 15 |  | ns |
| tsDW | Input Data Setup |  |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HDW}}$ | Input Data Hold Time |  |  | 0 |  | ns |
| $t_{\text {WRH }}$ | RC Pulse Width High |  |  | 10 |  | ns |
| ${ }^{\text {twRL }}$ | RC Pulse Width Low |  |  | 10 |  | ns |
| $t_{\text {wM }}$ | Master Reset Pulse Width |  |  |  |  | ns |
| $t_{\text {RMW }}$ | Reset Recovery Time |  |  |  |  | ns |

Note 2: Ambient Temperature.
Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.
Note 4: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

Switching Characteristics Over Operating Conditions

| Symbol | Parameter | Initial Conditions | DM75X432/433 |  | DM85X432/433 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| fwc | Write Frequency |  |  |  |  | 35 | MHz |
| $\mathrm{f}_{\mathrm{RC}}$ | Read Frequency |  |  |  |  | 35 | MHz |
| ${ }^{\text {tPRQ }}$ | RC to Data Output |  |  |  |  | 20 | ns |
| $t_{\text {PWF }}$ | WC Rising to $\bar{F}$ Low | 127 Words |  |  |  | 15 | ns |
| tPWE | WC Rising to E High | Empty |  |  |  | 15 | ns |
| tPre | RC Rising to E Low | 1 Word |  |  |  | 15 | ns |
| tPRF | RC Rising to $\overline{\mathrm{F}}$ High | Full |  |  |  | 15 | ns |
| tpwI | WC Rising to FLAG High |  |  |  |  | 20 | ns |
| $\mathrm{t}_{\text {PRI }}$ | RC Rising to FLAG Low |  |  |  |  | 20 | ns |
| tSRW | RC Rising Before WC | Full |  |  |  |  | ns |
| tswn | WC Rising Before RC | Empty |  |  |  |  | ns |
| $t_{\text {PDQ }}$ | Transparent D to Q | Empty, WC = Low |  |  |  | 30 | ns |
| tPWQ | WC Falling to Q | Empty |  |  |  | 30 | ns |
| tpMF | MR to $\overline{\mathrm{F}}$ High | Full |  |  |  | 30 | ns |
| tpME | MR to $\bar{E}$ Low |  |  |  |  | 30 | ns |
| $\mathrm{t}_{\text {PMI }}$ | MR to FLAG Low |  |  |  |  | 30 | ns |
| tpzx | Output Enable |  |  |  |  | 20 | ns |
| tpxZ | Output Disable |  |  |  |  | 20 | ns |

## Pin Description

$V_{C C} \quad+5 V$ supply.
$D_{0}-D_{3 / 4} 4 / 5$-bit data input bus.
$\mathbf{Q}_{0}-\mathbf{Q}_{3 / 4} 4 / 5$-bit data output bus (TRI-STATE non-inverted).
WC Write Clock Input—latches in a data word from D-bus on a low-to-high transition (except when FIFO is full). Data enters the memory while WC is low.

RC Read Clock Input-presents next data word onto Q-bus on a low-to-high transition (except when FIFO is empty).
$\bar{E} \quad$ Empty Status Output-goes low when last word is read from FIFO (or when FIFO is reset); goes high when first word is written into an empty FIFO.
$\bar{F} \quad$ Full Status Output-goes low when FIFO becomes full following a write; goes high when a read cycle creates a vacancy (or when FIFO is reset).
FLAG Intermedlate Status Flag Output-high while FIFO is at least $1 / 4$ filled ( 32 or more words remaining in memory) if the FS input is low, or while FIFO is at least $3 / 4$ filled ( 96 or more words) if FS is high; otherwise FLAG remains low.

FS Flag Select Input-selects FIFO word-count threshold for FLAG output ( 32 if low, 96 if high).
$\overline{M R} \quad$ Master Reset input-resets the FIFO to the empty state (internal pointers reset to zero) while low (level sensitive).
$\overline{\mathbf{O E}} \quad$ Output Enable Input-when low, enables output on the Q data bus; disables when high.


TL/D/9235-4

| $\mathrm{l}_{\mathrm{OL}}$ | R1 | R2 |
| :---: | :---: | :---: |
| 16 mA | $300 \Omega$ | $600 \Omega$ |
| 4 mA | $1100 \Omega$ | $2200 \Omega$ |

Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time (10\%$90 \%$ ) $=2.5 \mathrm{~ns}$
$t_{P H Z}$ measurement made at $\mathrm{V}_{\mathrm{OH}}$ - 0.5V, tpLZ measurement made at $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$, all other measurements made at 1.5 V .

## Functional Description

The NFT FIFO is implemented using a $128 \times 4 / 5$－bit RAM with separate write and read ports．The write port is ad－ dressed by the write pointer and the read port by the read pointer．While the WC input is low，a data word on the D inputs is written into the write port of the RAM．The write pointer（initially zero）is incremented on the rising edge of WC，thus concluding a write cycle．
The RAM contents addressed by the read pointer（also ini－ tially zero）are presented on the $Q$ outputs whenever the $\overline{O E}$ input is low（Q bus outputs are disabled when $\overline{\mathrm{OE}}$ is high）． Thus the first word may appear on the Q outputs as it is being written．The rising edge of RC increments the read pointer which then accesses the next data word from the RAM＇s read port．（Each pointer automatically wraps around from the last to the first RAM location．）
When the value of the read pointer becomes equal to the write pointer due to a read cycle，then the FIFO is empty，ie． any data words which had been written have also been read．When the value of the write pointer exceeds the read pointer by 128 due to a write cycle，then the FIFO is full，ie． the next RAM location into which data should be written contains the oldest word that has not yet been read．
The $\bar{E}$ and $\bar{F}$ status outputs indicate the empty and full con－ ditions，respectively．Initially（following a reset） $\bar{F}$ is high． When WC is brought high at the end of any write cycle， $\bar{F}$ would go low if the FIFO becomes full；otherwise it remains high（without glitches）．When the FIFO is full， $\bar{F}$ remains low until a vacant RAM location is made available resulting from a read operation（or the Master Reset is activated）．$\overline{\mathrm{F}}$ goes high after the rising edge of RC which creates the first va－ cancy．
Writing is inhibited while $\overline{\mathrm{F}}$ is low．If WC is brought low while $\bar{F}$ was still low，new data would not begin to be written into the RAM until after a read cycle causes $\bar{F}$ to go high（WC must then remain low long enough to complete the write cycle）．Any low－to－high transitions on WC while $\bar{F}$ is low are ignored（write pointer not incremented）．
Initially（followinig a reset）the $\overline{\mathrm{E}}$ output is low．$\overline{\mathrm{E}}$ remains low while the FIFO is empty until the first write cycle is complet－ ed．E goes high after the rising edge of WC concluding the first write cycle．When RC is brought high at the end of any read cycle， $\bar{E}$ would go low if the FIFO becomes emtpy； otherwise it remains high（without glitches）．
Reading is inhibited while $\bar{E}$ is low．Any low－to－high tran－ sitions on RC while $\bar{E}$ is low are ignored（read pointer not incremented）．While the FIFO is empty，the Q outputs（if enabled）would either be in an indetermined state if WC is high，or would reflect $D$ input data as it is written into the memory if WC is low．

The FIFO is reset to the empty state（write and read point－ ers reset to zero）while the $\overline{M R}$ input is low．WC and RC inputs are ignored and may be in either state during a reset． If WC is low following a reset，it should remain low long enough to complete the write cycle．
The FS input selects the waveform to appear on the FLAG output．When FS is low，then the FLAG output indicates when the FIFO is at least one quarter filled（i．e．，when the write pointer value exceeds the read pointer by at least 32）． When FS is high，then FLAG indicates when the FIFO is at least three quarters filled（write pointer exceeds read point－ er by at least 96）．The FLAG output remains stable（without glitches）except following the write or read cycle which changes the FIFO＇s status with respect to the selected threshold．
It is recommended that the FS input be changed only while the FIFO is empty or full．If FS is changed while the FIFO contains between 32 and 96 words，the FLAG output may not change to reflect the accurate status until a threshold is crossed．

FLAG Output Truth Table：

| \＃Words Stored | FLAG Output |  |
| :---: | :---: | :---: |
|  | FS $=\mathbf{L}$ | FS $=\mathbf{H}$ |
| $0-31$ | L | L |
| $32-95$ | H | L |
| $96-128$ | H | H |

FIFO buffers wider than 4 or 5 bits can be implemented by connecting multiple chips in parallel．The $\bar{E}, \bar{F}$ and FLAG status information can be taken from any one of the chips since there is no fall－through delay which may otherwise cause output skew between chips．
FIFO buffers deeper than 128 words could also be imple－ mented by connecting the D and Q lines of multiple devices in parallel and alternating the WC and RC clocks between each of the devices in turn（the $\overline{O E}$ input of each device must then be connected to its own RC input）．For example， a $256 \times 4 / 5$ FIFO buffer could be implemented using two FIFO chips plus a dual D－type flip－flop（eg．74S74）as shown in the diagram，＂External Cascading＂．Cascading more than two devices（depth greater than 256）requires more sophis－ ticated logic to generate the alternating WC and RC clocks； registered programmable logic devices may be useful for this．Note that when cascading in this manner，there are no additional delays introduced．Also，the threshold boundaries for the FLAG output are proportional to the number of devic－ es cascaded．

Functional Description (Continued)


TL/D/9235-5


TL/D/9235-6

Read Cycle Timing


Functional Description (Continued)


Section 7
Memory Modules

## Section 7 Contents

NM1002109/NM2109 256k x 9-Bit Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-3

National Semiconductor

## ADVANCE INFORMATION

## NM1002109/NM2109 256k x 9-Bit Static RAM Module

## General Description

The NM1002109/NM2109 is a hermetic, low profile 2.25 Mbit fully static asynchronous random access ECL memory module organized as 262,144 words by 9 bits. The module is based on National's advanced one micron BiCMOS III process thus bringing high density CMOS to performance driven ECL designs. The module consists of nine hermetically packaged 256 k-bit ECL SRAMs and associated decoupling chip capacitors surface mounted on a 72 -pin multilayer substrate specifically designed for minimum signal skews, cross-talk, and propagation delays. Configured in either SIMM (leadless) for applications requiring socketing for simplified field expansion/replacement or ZIP (leaded) for direct through hole mounting, the NM1002109/NM2109 combines state of the art performance and memory density to satisfy the memory intensive applications of tomorrow.
The address and control busses for the NM1002109/ NM2109 are designed to provide connections at each end of the module (as in A0/A0') to facilitate signal termination on the motherboard and shorten/simplify signal routing in the user's system. This bus configuration also provides the capability to daisy chain more than one module together by serially routing the bus signals to the next module.
Reading the memory is accomplished by taking the select ( $\overline{\mathrm{S}}$ or $\overline{\mathrm{S}}^{\prime}$ ) pin LOW while the write enable ( $\bar{W}$ or $\bar{W}^{\prime}$ ) pin remains HIGH allowing the memory contents to be displayed on the output pins (Q). The output pins will remain inactive (LOW) if either the select ( $\overline{\mathrm{S}}$ or $\overline{\mathrm{S}}^{\prime}$ ) pin is HIGH or the write enable ( $\overline{\mathrm{W}}$ or $\bar{W}^{\prime}$ ) pin is LOW.
Writing to the module is accomplished by having the select ( $\overline{\mathrm{S}}$ or $\overline{\mathrm{S}}^{\prime}$ ) and the write enable ( $\overline{\mathrm{W}}$ or $\bar{W}^{\prime}$ ) pins LOW. Data on the input pins will then be written into the memory address specified on the address pins (A0-A17 or A0'-A17').

## Features

■ $256 \mathrm{k} \times 9$ high performance fully asynchronous SRAM module
$\square$ Fast TAA, TWC over the commercial temperature range ( 17 ns and 20 ns speed grades)

- Dual address \& control pins for daisy chaining or signal termination
- Access speeds maintained when address and control signals are propagated from either end of the module
- Temperature compensated F100K ECL I/O
- Low noise, controlled impedance ( $50 \Omega$ ) substrate
- Multiple power/ground connections interspersed between signal pins, and on-board decoupling for each device, for improved noise immunity and signal clarity
- Separate internal power/ground planes for low-inductance power connections
- Hermetic high-rel device packaging
- Available in SIMM (socket compatible) or ZIP-leaded versions
■ Ideal for high speed EDP; super \& mini-super computer applications
- Low mounting profile for closer board to board spacing
- NM1002109

Power supply: -4.2 V to -4.8 V operation
Power dissipation: less than 8.7W

- NM2109

Power supply: $-5.2 \mathrm{~V} \pm 5 \%$ operation
Power dissipation: less than 10W

Connection Diagram

72-Pin ZIP* 72-Pin SIMM*

*For most current package information, contact product marketing.
Functional Block Diagram


## Absolute Maximum Ratings

Above which useful life may be impaired
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for avallability and specifications.

Storage Temperature
$V_{E E}$ Pin Potential to Ground Pin Input Voltage (DC)
Static Discharge Voltage
(Per MIL-STD 883)
Maximum Junction Temperature ( $T_{J}$ )
Output Current (DC Output HIGH)
Latch-Up Current

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{EE}} \text { to }+0.5 \mathrm{~V}
\end{array}
$$

$$
>2001 \mathrm{~V}
$$

$$
+150^{\circ} \mathrm{C}
$$

$$
-50 \mathrm{~mA}
$$

$$
>200 \mathrm{~mA}
$$

## AC Test Conditions

Input Pulse Levels
Figure 1
Input Rise and Fall Times
Output Timing Referrence Levels
0.7 ns
$50 \%$ of Input
AC Test Circuit
Figure 2
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.


FIGURE 2. AC Test Circuit

TL/D/9752-4


DC Electrical Characteristics NM1002109: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{VV}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ NM2109: $V_{E E}=-5.2 \mathrm{~V} \pm 5 \%, V_{C C}=$ Ground, $T_{C}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{I N}=V_{I H(\text { Max })}$ or $V_{I H(M a x)}$, <br> Loading with $50 \Omega$ to -2.0 V | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{Min})}$ or $\mathrm{V}_{\mathrm{IH}(\mathrm{Min})}$, <br> Loading with $50 \Omega$ to -2.0 V | -1025 |  | mV |
| Volc | Output LOW Voltage |  |  | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | -1165 | -880 | mV |
| $V_{\text {IL }}$ | Input LOW Voltage |  | -1810 | -1475 | mV |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}(\mathrm{Max})}$ |  | 2.0 | mA |
| IIL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL(Min) }}$ | -0.450 | 1.550 | mA |
| $\mathrm{IEE}^{\text {E }}$ | Power Supply Current | $\mathrm{f}_{0}=50 \mathrm{MHz}$ | -1.800 |  | A |

All voltages are referenced to $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}=0 \mathrm{~V}$.

Capacitance

| Symbol | Parameter | Max | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Address Input Pins | TBD | pF |
| $\mathrm{C}_{\text {INW }}$ | Write Enable Pins | TBD | pF |
| $\mathrm{C}_{\text {INS }}$ | Select Pins | TBD | pF |
| $\mathrm{C}_{\text {IND }}$ | Data Input Pins | TBD | pF |
| $\mathrm{C}_{\text {OUT }}$ | Data Output Pins | TBD | pF |

Truth Table

| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D X X}_{\mathbf{X}}$ | $\mathbf{Q}_{\mathbf{X}}$ | Mode |
| :--- | :---: | :---: | :---: | :--- |
| $H$ | $\mathbf{X}$ | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | $H$ | X | Q | Read |

## Read Cycles

$$
\begin{array}{r}
\text { AC Timing Characteristics* } \begin{array}{r}
\text { NM1002109: } \mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V} \text { to }-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
\text { NM2109: } \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{array} .
\end{array}
$$

| No. | Symbol |  | Parameter | $\begin{gathered} \text { NM1002109-17 } \\ \text { NM2109-17 } \end{gathered}$ |  | $\begin{gathered} \text { NM1002109-20 } \\ \text { NM2109-20 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TRC | Address Valid to Address Invalid | 17 |  | 20 |  | ns |
| 2 | TAVQV | TAA | Address Valid to Output Valid |  | 17 |  | 20 | ns |
| 3 | TAXQX | TOH | Address Invalid to Output Invalid | 3 |  | 3 |  | ns |
| 4 | TSLSH | TRC | Select LOW to Select HIGH | 7 |  | 7 |  | ns |
| 5 | TSLQV | TACS | Select LOW to Output Valid |  | 7 |  | 7 | ns |
| 6 | TSHQL | TRCS | Select HIGH to Output LOW |  | 6 |  | 6 | ns |

*All timings measured to $50 \%$ levels.

## Read Cycle 1

Where $\overline{\mathbf{S}}$ is active prior to or within TAVQV-TSLQV after address valid.


TLD/97752-14

## Read Cycle 2

Where address is valid a minimum of TAVQV-TSLQV prior to $\overline{\mathrm{S}}$ becoming active.


## Write Cycle 1

This write cycle is $\bar{W}$ controlled, where $\overline{\mathrm{S}}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). In this write cycle the data out (Q) may become active and requires observance of TWLQL to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if $\bar{W}$ becomes inactive (HIGH) prior to $\overline{\mathrm{S}}$ becoming inactive (HIGH).

AC Timing Characteristics* NM1002109: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{VV}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ NM2109: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=$ Ground, $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| No. | Symbol |  | Parameter | $\begin{gathered} \text { NM1002109-17 } \\ \text { NM2109-17 } \end{gathered}$ |  | $\begin{gathered} \text { NM1002 109-20 } \\ \text { NM2 109-20 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 1 | TAVAX | TWC | Address Valid to Address Invalid | 17 |  | 20 |  | ns |
| 7 | TWLSH |  | Write Enable LOW to Select HIGH | 10 |  | 12 |  | ns |
| 8 | TWHAX | TWHA | Write HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 9 | TWLWH | TW | Write LOW to Write HIGH | 10 |  | 12 |  | ns |
| 10 | TAVWL | TWSA | Address Valid to Write LOW | 0 |  | 2 |  | ns |
| 11 | TDVWH |  | Data Valid to Write HIGH | 10 |  | 14 |  | ns |
| 12 | TWHDX | TWHD | Write HIGH to Data Don't Care | 2 |  | 5 |  | ns |
| 13 | TWLQL | TWS | Write LOW to Output LOW |  | 7 |  | 7 | ns |
| 14 | TWHQV | TWR | Write HIGH to Output Valid |  | 17 |  | 20 | ns |

*All timings measured to $50 \%$ levels.


## Write Cycle 2

This write cycle is $\bar{S}$ controlled, where $\bar{W}$ is active prior to, or coincident with, $\overline{\mathrm{S}}$ becoming active (LOW). Write cycle 2 has identical specifications to write cycle I with the exceptions of $\bar{W}$ and $\overline{\mathrm{S}}$ being interchanged. This write cycle may be more convenient for common I/O applications because data bus restrictions are alleviated.

$$
\begin{aligned}
\text { AC Timing Characteristics* } & \begin{aligned}
& \text { NM1002109: } \mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V} \text { to }-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \text { NM2109: } \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\end{aligned}
$$

| No. | Symbol |  | Parameter | $\begin{gathered} \text { NM1002109-17 } \\ \text { NM2109-17 } \end{gathered}$ |  | $\begin{aligned} & \text { NM1002109-20 } \\ & \text { NM2109-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 15 | TAVSL | TWSA | Address Valid to Select LOW | 0 |  | 2 |  | ns |
| 16 | TSLSH |  | Select LOW to Select HIGH | 10 |  | 12 |  | ns |
| 17 | TSHAX | TWHA | Select HIGH to Address Don't Care | 0 |  | 3 |  | ns |
| 18 | TSLWH |  | Select LOW to Write Enable HIGH | 10 |  | 12 |  | ns |
| 19 | TDVSH |  | Data Valid to Select HIGH | 10 |  | 14 |  | ns |
| 20 | TSHDX | TWHD | Select HIGH to Data Don't Care | 2 |  | 5 |  | ns |

*All timings measured to $50 \%$ levels.

$Q$ (DATA OUT) LOW LOW
TL/D/9752-17

## Propagation Delays

AC Timing Characteristics: NM1002109: $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Ground}, \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ NM2109: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=$ Ground

| No. | Symbol |  | Parameter | NM1002109-17 |  | NM1002109-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 21 | TAXAX | TPDA | Propagation Delay (Address Bus) |  | 2 |  | 2 | ns |
| 22 | TWXWX | TPDW | Propagation Delay ( $\overline{\text { Write }} \overline{\text { Enable }}$ ) |  | 2 |  | 2 | ns |
| 23 | TSXSX | TPDS | Propagation Delay (Select) |  | 2 |  | 2 | ns |

Address Bus Delays


WRITE Line Delays


SELECT Line Delays


AC Timing Characteristics: Consecutive Write Cycles.
NM1002109: $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to $-4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ Ground
NM2109: $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=$ Ground

| No. | Symbol |  | Parameter | $\begin{aligned} & \text { NM1002109-17 } \\ & \text { NM2109-17 } \end{aligned}$ |  | $\begin{gathered} \text { NM1002109-20 } \\ \text { NM2109-20 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | Alt. |  | Min | Max | Min | Max |  |
| 24 | TWHWL | TWP | Write Enable HIGH to Write Enable LOW | 5 |  | 5 |  | ns |
| 25 | TSHSL | TSP | Select HIGH to Select LOW | 5 |  | 5 |  | ns |

## Consecutive Write Cycles



## Standard Timing Parameter Abbreviations

Signal name from which interval is defined-_ $\left.\begin{array}{c}\text { Transition direction for first signal-_ } \\ \text { Signal name to which interval is defined-_ } \\ \text { Transition direction for second signal-_ }\end{array}\right]$
The transition definitions used in this data sheet are:
H = Transition to HIGH State
$\mathrm{L}=$ Transition to LOW State
$V=$ Transition to Valid State
$X=$ Transition to Invalid or Don't Care Condition

## TIMING EXPLANATIONS

The AC Operating Conditions and Characteristics tables typically show either a minimum or maximum limit for a device parameter. Those timing parameters which show a minimum value do so because the system must supply at least that much time, even though most devices do not need the full amount. Thus, input requirements are specified from the external point of view. In contrast, responses from the memory devices (i.e., access times) are specified as a maximum time because the device will never provide the data later than this stated value, and usually, much sooner.


Transition from high to low can occur during this period

Transition from low to high can occur during this period

TL/D/9752-11

Physical Dimensions inches (millimeters)


FRONT VIEW


NM1002109/NM2109 Package Dimensions
(72-Pin SIMM Version)*


TL/D/9752-13
NM1002109/NM2109 Package Dimensions (72-Pin ZIP Version)*
*For most current package information, contact product marketing

## Section 8

Physical Dimensions

## Section 8 Contents

Physical Dimensions
Bookshelf
Distributors



NS Package D22D



D24H (REV C)
NS Package D24H


E22A (REV O)
NS Package E22A



NS Package E28B


NS Package J16A







NS Package M14B


NS Package M16A


N1BA (REVE)
NS Package N16A




NS Package N22B



NS Package N24D


NS Package N28B


V20A (REV J)
NS Package V20A




W24B(REVC)
NS Package W24B

NOTES

## National <br> Semiconductor

## Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.
This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.
We are interested in your comments on our technical literature and your suggestions for improvement.
Please send them to:
Technical Communications Dept. M/S 23-200
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090
For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

ALS/AS LOGIC DATABOOK—1987<br>Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

# ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS—1987 <br> SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging 

## CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

## DATA COMMUNICATION/LAN/UART DATABOOK—Rev. 1

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs
Modems • Transmission Line Drivers/Receivers

## GRAPHICS DATABOOK—1988

Advanced Graphics Chipset • Application Notes

## INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

## LINEAR APPLICATIONS HANDBOOK—1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LINEAR 1 DATABOOK—1988

Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount

## LINEAR 2 DATABOOK—1988

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital • Digital-to-Analog • Sample and Hold Sensors • Voltage References • Surface Mount

## LINEAR 3 DATABOOK—1988

Audio Circuits • Radio Circuits • Video Circuits • Motion Control • Special Functions • Surface Mount

## LS/S/TTL DATABOOK—1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

## MASS STORAGE HANDBOOK—Rev. 2

Winchester Disk Preamplifiers • Winchester Disk Servo Control • Winchester Disk Pulse Detectors Winchester Disk Data Separators/Synchronizers and ENDECs • Winchester Disk Data Controller SCSI Bus Interface Circuits • Floppy Disk Controllers

## MICROCONTROLLER DATABOOK—1988

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Display/Terminal Management Processor (TMP) Microcontroller Development Tools

## NON-VOLATILE MEMORY DATABOOK—1987

CMOS EPROMs • EEPROMs • Bipolar PROMs

## SERIES 32000 MICROPROCESSORS DATABOOK—1988

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals • Board Level Products Development Systems and Tools • Software Support • Application Notes • NSC800 Family

## RANDOM ACCESS MEMORY DATABOOK—1987

## Static RAMs • TTL RAMs • TTL FIFOs • ECL RAMs

## RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

## TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA
Arrow Electronics 1015 Henderson Rd.
Huntsville, AL 35818
(205) 837-6955

Bell Industries
1031 Putnam Drive, Suite A
Huntsville, AL 35816
(205) 837-1074

Hamilton/Avnet 4940 Research Drive NW Huntsville, AL 35805 (205) 837.7210 TWX: 8107262162

Pioneer Technology 4825 University Square Huntsville, AL 35805 (205) 837-9300 TWX: 8107262197

## ARIZONA

Anthem Electronics 1727 E Weber Dr. Tempe, AZ 85281 (602) 966-6600

Arrow Electronics 4134 East Wood St. Phoenix, AZ 85040 (602) 437-0750

TWX: 9109511550
Bell Industries 1705 W. Fourth St. Tempe, AZ 85281 (602) 966-7800 TWX: 9109500133
Hamilton/Avnet 30 South McKemy Chandler, AZ 85226 (602) 231-5100 TWX: 667450

## CALIFORNIA-Northern

Anthem Electronics 1040 East Brokaw Rd. San Jose, CA 95131 (408) 295-4200 TWX: 9103382038
Anthem Electronics 4700 Northgate Blvd. Suite 165
Sacramento, CA 95834
(916) 922-6800

TWX: 5101011419
Arrow Electronics
521 Weddell Drive
Sunnyvale, CA 94089
(408) 745-6600

TWX: 9103399371
Bell Industries
1161 North Fairoaks Ave.
Sunnyvale, CA 94086
(408) 734-8570

TWX: 9103399378
Bell Industries
500 Giuseppe Ct. Suite 6
Roseville, CA 95678
(916) 969-3100

Hamilton/Avnet
1175 Bordeaux
Sunnyvale, CA 94086
(408) 743-3355

TWX: 9103399332

Hamilton/Avnet
4103 Northgate Blvd.
Sacramento, CA 95834
(916) 925-2216

Time Electronics
1339 Moffet Park Dr.
Sunnyvale, CA 94089
(408) 734-9888

TWX: 172233
Zeus Components Inc., Reg 6 N CA/OR/WA/CO/
UT/NE/NM/ \& AZ
1580 Old Oakland Rd. \#C205
San Jose, CA 95181
(408) 998-5121

CALIFORNIA-Southern
Anthem Electronics
9369 Carroll Park Dr.
San Diego, CA 92121 (619) 453-9005

TWX: 9103351515
Anthem Electronics
1 Oldfield Dr.
Irvine, CA 92718
(714) 768-4444

TWX: 9105951583
Anthem Electronics 20640 Bahama St. Chatsworth, CA 91311 (818) 700-1000 TWX: 9104932083
Arrow Electronics 9511 Ridgehaven Ct. San Diego, CA 92123 (619) 565-4800 TWX: 9103351195

Arrow Electronics 2961 Dow Ave. Tustin, CA 92680 (714) 838-5422 TWX: 9105952860

Arrow Electronics 19748 Dearborn St. Chatsworth, CA 91311 (818) 701.7500 TWX: 9104932086
Avnet Electronics 350 McCormick Ave. Irvine Industrial Complex Costa Mesa, CA 92626
(714) 754-6050

TWX: 9105951928
Bell industries
306 E. Alondra Blvd. Gardena, CA 90248 (213) 515-1800

Bell Industries 12322 Monarch St. Garden Grove, CA 92641 (714) 895-7801 TWX: 9105962362

## Bell Industries

1829 Dehavilland Suite A
Thousand Oaks, CA 91320
(805) 499-6821

TWX: 9103213799
Hamilton Electro Sales 3170 Pullman Street Costa Mesa, CA 92626
(714) 641-4159

Hamilton Electro Sales 9650 DeSoto
Chatsworth, CA 91311
(818) 700-0440

Hamilton/Avnet 1361B West 190th St. Gardena, CA 90248 (213) 217-6751

Hamilton/Avnet 4545 Viewridge Avenue
San Diego, CA 92123
(619) 571 -7510

TWX: 695415
Hamilton/Avnet 3002 East G Street
Ontario, CA 91764
(714) 989-4602

Time Electronics
370 South Crenshaw Blvd.
Suite E-104
Torrance, CA 90503-1727
(213) 320-0880

TWX: 9103496650
Time Electronics
2410 E. Cerritos Ave.
Anaheim, CA 92806
(714) 934-0911

TWX: 9105911234
Time Electronics
8525 Arjons Drive
San Diego, CA 92126
(619) 586-1331

TWX: 858902
Time Electronics
9751 Independence Ave.
Chatsworth, CA 91311
(818) 998-7200

TWX: 9103806274
Zeus Components Inc., Reg 5
San Fernando Valley
5236 Colodny Drive
Agoura Hills, CA 91301
(818) 889-3838

Zeus Components Inc., Reg 5H All Hughes
22700 Savy Ranch Pkwy.
Yorba Linda, CA 92686
Zeus Components Inc., Reg 8
S CA, SG VLY, OC, SD CTY
22700 Savy Ranch Pkwy.
Yorba Linda, CA 92686
(714) 921-9000

COLORADO
Anthem Electronics
373 Inverness Dr. South
Englewood, CO 80112
(303) 790-4500

Arrow Electronics
7060 S Tucson Way
Suite 136
Englewood, CO 80112
(303) 790-4444

TWX: 9109312626
Bell Industries
8155 W. 48th Avenue
Wheatridge, CO 80033
(303) 424-1985

TWX: 9109380393
Hamilton/Avnet
8765 E Orchard Road \#708
Englewood, CO 80111
(303) 779-9998

TWX: 9109350787

CONNECTICUT
Arrow Electronics
12 Beaumont Rd.
Wallingford, CT 06492
(203) 265-7741

TWX: 7104760162
Hamilton/Avnet
Commerce Drive
Commerce Park
Danbury, CT 06810
(203) 797-2800

Anthem Electronics
170 Research Parkway
Meridan, CT 06450
(203) 237-2282

Pioneer Northeast
112 Main St.
Norwalk, CT 06852
(203) 853-1515

TWX: 7104683378
Time Electronics
1701 Highland Ave.
Cheshire, CT 06410
(203) 271-3200

TWX: 9103806270

## FLORIDA

Arrow Electronics
400 Fairway Drive
Deerfield Beach, FL 33441
(305) 429-8200

TWX: 5109559456
Arrow Electronics
37 Skyline Drive \#3101
Lake Mary, FL 32746
(407) 323-0252

Bell Industries
10810 72nd St. North \#201
Suite 201
Largo, FL 33543
(813) 541-4434

Bell Industries
638 South Military Trail
Deerfield Beach, FL 33442
(305) 421-1997

Hamilton/Avnet
6801 N.W. 15th Way
Ft. Lauderdale, FL 33309
(305) 971-2900

TWX: 5109563097
Hamilton/Avnet
3197 Tech Drive North
St. Petersburg, FL 33702
(813) 576-3930

TWX: 8108630374
Hamilton/Avnet
6947 University Blvd.
Winter Park, FL 32792 (305) 628-3888

Pioneer Technology
221 North Lake Blvd.
Altamonte Springs, FL 32701
(305) 834-9090

TWX: 8108530284
Pioneer Technology
674 South Military Trial
Deerfield Beach, FL 33441
(305) 428-8877

TWX: 5109559653

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

fLORIDA (Continued)
Zeus Components Inc., Reg 4
FL, GA, AL, MI, SC \& TN
1750 West Broadway
Oviedo, FL 32765
(305) 365-3000

GEORGIA
Arrow Electronics
3155 Northwoods Parkway
Suite A
Norcross, GA 30071
(404) 449-8252

TWX: 8107660439
Bell Industries
6690-C Jones Mill Ct.
Norcross, GA 30092
(404) 662-0923

Hamilton/Avnet
5825D Peach Tree Corner E
Norcross, GA 30092
(404) 447-7500

Pioneer Technology
3100F Northwoods Place
Norcross, GA 30071
(404) 448-1711

TWX: 8107664515
ILLINOIS
Anthem Electronics
180 Crossen Ave.
Elk Grove Village, IL 60007
(312) 640-6066

Arrow Electronics
1140 West Thorndale Avenue
Itasca, IL 60143
(312) 250-0500

TWX: 9102220351
Bell Industries
515 Busse Road
Elk Grove Village, II 60007
(312) 640-1910

TWX: 9102234519
Bell Industries
730 West Kilarney
Urbana, IL 61801
(217) 328-1077

Hamilton/Avnet
1130 Thorndale Ave.
Bensenville, IL 60106
(312) 860-7780

Pioneer Electronics
2171 Executive Dr., Suite 200
Addison, IL 60101
(312) 495-9680

TWX: 9102221834

## INDIANA

Advent Electronics Inc.
8446 Moller Rd.
Indianapolis, IN 46268 .
(317) 872-4910

TWX: 8103413228
Arrow Electronics 2495 Directors Row Suite H
Indianapolis, IN 46241
(317) 243-9353

TWX: 8103413119
Bell Industries
3606 E. Maumee Ave. Fort Wayne, IN 46803
(219) 423-3422

TWX: 9109970701

Bell Industries-Graham Div.
133 S Pennsylvania St.
Indianapolis, IN 46204
(317) 834-8202

TWX: 8103413481
Hamilton/Avnet
485 Gradle Dr.
Carmel, IN 46032
(317) 844-9333

TWX: 8102603966
Pioneer-Indiana
6408 Castleplace Drive
Indianapolis, IN 46250
(317) 849-7300

## IOWA

Advent Electronics
682 58th Ave. Court S.W.
Cedar Rapids, IA 52404
(319) 363-0221

TWX: 9105251337
Arrow Electronics
375 Collins Rd. N.E.
Cedar Rapids, IA 52402
(319) 395-7230

TWX: 9104932086
Bell Industries
1221 Park Place N.E.
Cedar Rapids, IA 52402
(319) 395-0730

Hamilton/Avnet
915 33rd Avenue S.W.
Cedar Rapids, IA 52404
(319) 362-4757

## KANSAS

Arrow Electronics
8208 Melrose Dr.
Suite 210
Lenexa, KS 66214
(913) 541-9542

Hamilton/Avnet
9219 Quivira Rd
Overland Park, KS 66215
(913) 888-8900

Pioneer Standard
10551 Lackmann Road
Lenexa, KS 66215
(913) 492-0500

## MARYLAND

Arrow Electronics
8300 Guilford Dr.
Columbia, MD 21045
(301) 995-0003

TWX: 7102369005
Hamilton/Avnet
6822 Oak Hall Lane
Columbia, MD 21045
(301) 995-3500

TWX: 7108621861
Anthem Electronics
9020-A Mendenhall Court
Columbia, MD 21045
(301) 964-0040

TWX: 7108621909
Pioneer Technology 9100 Gaither Road Gaithersburg, MD 20877
(301) 921-0660

TWX: 7108280545
Time Electronics 9051 Red Branch Rd.
Columbia, MD 21045
(301) 964-3090

TWX: $710862 \mathbf{2 8 6 0}$

Zeus Components Inc., Reg 2
MD, DE, VA, WVA,
NC, RAYTHEON
8930 Route 108
Columbia, MD 21045
(301) 997-1118

MASSACHUSETTS
Arrow Electronics
25 Upton Drive
Wilmington, MA 01887
(617) 935-5134

TWX: 7103936770
Gerber Electronics
128 Carnegie Row
Norwood, MA 02062
(617) 769-6000

TWX: 7103361987
Hamilton/Avnet
10D Centennial Dr.
Peabody, MA 01960
(617) 531.7430

TWX: 7103930382
Anthem Electronics
38 Jonspin Road
Wilmington, MA 01887
(617) 657-5170

TWX: 7103321387
Pioneer Northeast
44 Hartwell Avenue
Lexington, MA 02173
(617) 861-9200

TWX: 7103266617
Time Electronics
10 A Centennial Drive
Peabody, MA 01960
(617) 532-6200

TWX: 7103930171
Zeus Coomponents Inc., Reg 1A
MA, RI, VT, NH, ME \& CANADA
429 Marrett Rd.
Lexington, MA 02173
(617) 863-8800

## MICHIGAN

Arrow Electronics
3510 Roger Chaffee
Memorial Blvd. S.E.
Grand Rapids, MI 49508
(616) 243-0912

Arrow Electronics
755 Phoenix Dr.
Ann Arbor, MI 48108
(313) 971-8220

TWX: 8102236020
Bell Industries
814 Phoenix Dr.
Ann Arbor, MI 48104
(313) 971-9093

Hamilton/Avnet
2215 29th St. S.E.
Grand Rapids, MI 49508
(616) 243-8805

TWX: 8102736921
Hamilton/Avnet
32487 Schoolcraft Road
Livonia, MI 48150
(313) 522-4700

Pioneer Standard
4505 Broadmoor S.E.
Grand Rapids, MI 49508
(616) 698-1800

TWX: 5106008456

Pioneer Standard
13485 Stanford
Livonia, MI 48150
(313) 525-1800

TWX: 8102423271
R. M. Electronics

4310 Roger B Chaffee
Wyoming, MI 49508
(616) 531-9300

## MINNESOTA

Anthem Electronics
10025 Valley View Rd. *160
Eden Prairie, MN 55344
(612) 944-5454

Arrow Electronics
5230 73rd Street
Edina, MN 55435
(612) 830-1800

TWX: 9105763125
Hamilton/Avnet
12400 Whitewater Dr.
Minnetonka, MN 55343-9421
(612) 932-0600

TWX: 9105722867
Pioneer-Twin Cities
7625 Golden Triangle Dr.
Suite G
Eden Prairie, MN 55344
(612) 935-5444

TWx: 9105762738

## MISSOURI

Arrow Electronics
2380 Schuetz Road
St. Louis, MO 63146
(314) 567-6888

TWX: 9107640882
Hamilton/Avnet
13743 Shoreline Ct.-East
Earth City, MO 83045
(314) 344-1200

TWX: 9107620627
Time Electronics
330 Sovereign Ct .
St. Louis, MO 63011-4491
(314) 391 -6444

TWX: 9107601893
NEW HAMPSHIRE
Arrow Electronics
3 Perimeter Rd.
Manchester, NH 03103
(603) 668-6968

TWX: 7102201684
Bell Industries-C \& H Div.
19 Park Avenue
Hudson, NH 03051
(603) 882-1133

TWX: 7102288959
Hamilton/Avnet
444 Industrial Dr.
Manchester, NH 03102
(603) 624-9400

NEW JERSEY-Northern
Arrow Electronics
6 Century Drive
Parsippany, NJ 07054
(201) 575-5300

TWX: 7107344403
Hamilton/Avnet
10 Industrial Rd.
Fairfield, NJ 07006
(201) 575-3390

TWX: 7107344409

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

NEW JERSEY-Northern
(Continued)
Anthem Electronics
311 Rt. 46 West
Fairfield, NJ 07006
(201) 227-7960

TWX: 7107344312
Nu Horizons Electronics
39 Route 46
Pinebrook, NJ 07058
(201) 882-8300

Pioneer
45 Route 46
Pine Brook, NJ 07058
(201) 575-3510

TWX: 7107344382
NEW JERSEY-Southern
Arrow Electronics
6000 Lincoln Drive East
Mariton, NJ 08053
(609) 596-8000

TWX: 7108970829
Hamilton/Avnet
One Keystone Ave.
Cherry Hill, NJ 08003
(609) 424-0100

TWX: 7109400262

## NEW MEXICO

Alliance Electronics Inc.
11030 Cochiti S.E.
Albuquerque, NM 87123
(505) 292-3360

TWX: 9109891151
Arrow Electronics
2460 Alamo Ave. S.E.
Albuquerque, NM 87106
(505) 243-4566

TWX: 9109891679
Bell Industries
11728 Linn N.E.
Albuquerque, NM 87123
(505) 292-2700

TWX: 9109890625
Hamilton/Avnet 2524 Baylor Drive S.E.
Albuquerque, NM 87106
(505) 765-1500

TWX: 9109891631
NEW YORK-Upstate
Arrow Electronics
3375 Brighton-Henrietta
Townline Rd.
Rochester, NY 14623
(716) 427-0300

TWX: 5102534766
Hamilton/Avnet
103 Twin Oaks Drive
Syracuse, NY 13206
(315) 437-2641

TWX: 7105411506
Hamilton/Avnet 2060 Town Line Road Rochester, NY 14623
(716) 475-9130

TWX: 5102535470

Pioneer Northeast
68 Corporate Drive
Binghamton, NY 13904
(607) 722-9300

TWX: 5102520893
Pioneer Northeast
840 Fairport Rd.
Fairport, NY 14450
(716) 381-7070

TWX: 5102537001
Summit Electronics
916 Main Street
Buffalo, NY 14202
(716) 887-2800

TWX: 7105221692
Summit Electronics
292 Commerce Drive
Rochester, NY 14623
(716) 334-8110

Time Electronics
6075 Corporate Dr.
East Syracuse, NY 13057
(315) 432-0355

TWX: 5101006192
NEW YORK—Metro Area
Arrow Electronics
20 Oser Ave.
Hauppauge, NY 11788
(516) 231-1000

TWX: 5102276623
Hamilton/Avnet
833 Motor Parkway
Hauppauge, NY 11788
(516) 434-7413

Hamilton/Avnet Export Div.
1065 Old Country Rd., \#211A
Westbury, NY 11590
(516) 997-6868

Anthem Electronics
400 Oser Ave.
Hauppauge, NY 11787
(516) 273-1660

TWX: 5102271042
Nu Horizons Electronics
6000 New Horizons Blvd.
Amityville, NY 11701
(516) 226-6000

Pioneer
60 Crossways Park West
Woodbury, NY 11797
(516) 921-8700

TWX: 7103266617
Time Electronics
70 Marcus Boulevard
Hauppauge, NY 11788
(515) 273-0100

TWX: 858881
Zeus Components Inc., Reg 1
NY/ROCK/NJ/E PA/ CT
100 Midland Ave.
Port Chester, NY 10573
(914) 937-7400

Zeus Components inc., Reg 1B
Long Island/NYC
2110 Smithtown Ave.
Ronkonkoma, NY 11779
(516) 737-4500

NORTH CAROLINA
Arrow Electronics
5240 Greens Dairy Rd.
Raleigh, NC 27604
(919) 876-3132

TWX: 5109281856
Arrow Electronics
938 Burke Street
Winston-Salem, NC 27101
(919) 725-8711

TWX: 5109313169
Hamilton/Avnet
3510 Spring Forest Road
Raleigh, NC 27601
(919) 878-0810

TWX: 5109281836
Pioneer Technology
9801-A Southern Pine Blvd.
Charlotte, NC 28210
(704) 527-8188

TWX: 8106210366
OHIO
Arrow Electronics
7620 McEwen Rd.
Centerville, OH 45459
(513) 435-5563

TWX: 8104591611
Arrow Electronics
6238 Cochran Rd.
Solon, OH 44139
(216) 248-3990

TWX: 8104279409
Bell Industries
444 Windsor Park Drive
Dayton, OH 45459
(513) 435-8660

Bell Industries
Micro-Mil Division
118 Westpark Road
Dayton, OH 45459
(513) 434-8231

TWX: 8104591615
CAM/OHIO Electronics
749 Miner Road
Highland Heights, OH 44143
(216) 461-4700

TWx: 8104272976
Hamilton/Avnet
954 Senate Drive
Dayton, OH 45459
(513) 439-6700

TWX: 8104502531
Hamilton/Avnet
30325 Bainbridge Rd., Bldg. A
Solon, OH 44139
(216) 831-3500

TWX: 8104279452
Hamilton/Avnet
777 Brooksedge Blvd.
Westerville, OH 43081
(614) 882-7004

Pioneer Standard
4800 East 131st Street
Cleveland, OH 44105
(216) 587-3600

TWX: 8104222210
Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
(513) 236-9900

TWX: 8104591683

Zeus Components Inc., Reg 3
Dayton (DESC)
2912 Springboro St., Ste. 106
Dayton, OH 45439
(914) 937-7400

OKLAHOMA
Arrow Electronics
12111 E. 51st Street
Tulsa, OK 74146
(918) 252-7537

Hamilton/Avnet
12121 East 51st St.
Suite 102A
Tulsa, OK 74146
(918) 252-7297

Quality Components
3158 South 108th East Ave.
Suite 274
Tulsa, OK 74146
(918) 664-8812

Radio Inc.
1000 South Main Street
Tulsa, OK 74119
(918) 587-9123

TWX: 492429
OREGON
Almac-Stroum Electronics
1885 N.W. 169th Place
Beaverton, OR 97006
(503) 629-8090

TWX: 9104678743
Anthem Electronics
9705 S.W. Sunshine Ct.
Suite 900
Beaverton, OR 97005
(503) 643-1114

Arrow Electronics
1800 N.W 167th Place
Suite 145
Beaverton, OR 97006
(503) 645-6456

TWX: 9104640007
Bell Industries
6024 S.W. Jean Rd.
Lake Oswego, OR 97034
(503) 241-4115

TWX: 9104558177
Hamilton/Avnet
6024 S.W. Jean Rd.
Bldg. C, Suite 10
Lake Oswego, OR 97034
(503) 635-7850

PENNSYLVANIA-Eastern
Arrow Electronics
650 Seco Rd.
Monroeville, PA 15146
(412) $856-7000$

TWX: 7107973894
CAM/RPC IND Electronics
620 Alpha Drive
RIDC Park
Pittsburgh, PA 15238
(412) 782-3770

TWX: 7107953126
Hamilton/Avnet
2800 Liberty Ave.
Pittsburgh, PA 15227
(412) 281-4150

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

## PENNSYLVANIA-Eastern

(Continued)
Anthem Electronics
101 Rock Road
Horsham, PA 19044
(215) 443-5150

Pioneer Technology 261 Gibraltar Road Horsham, PA 19044 (215) 674-4000

TWX: 5106656778
Pioneer-Pittsburgh
259 Kappa Drive Ridgepark
Pittsburgh, PA 15238
(412) 782-2300

TWX: 7107953122
Time Electronics
600 Clark Ave.
King of Prussia, PA 19406
(215) 337-0900

TWX: 845317
TENNESSEE
Bell Industries
Instate: (800) 752-2050
Out of State: (800) 433-8301
TEXAS
Arrow Electronics 3220 Commander Dr. Carrollton, TX 75006
(214) 380-6464

TWX: 9108605377
Arrow Electronics
2227 West Braker Lane
Austin, TX 78758
(512) 835-4180

TWX: 9108741348
Arrow Electronics
10899 Kinghurst Dr.
Suite 100
Houston, TX 77099
(713) 530-4700

TWX: 910880439
Hamilton/Avnet
2111 West Walnut Hill Ln.
Irving, TX 75062
(214) 550.7755

TWX: 0732359
Hamilton/Avnet
4850 Wright Road \#190
Staford, TX 77477
(713) 240-7733

TWX: 9108815523
Hamilton/Avnet
1807A West Braker Lane
Austin, TX 78758
(512) 837-8911

TWX: 9108741319
Pioneer Electronics
1826 Kramer Lane
Suite D
Austin, TX 78758
(512) 835-4000

Pioneer Standard
13710 Omega Road Dallas, TX 75240 (214) 386-7300 TWX: 9108605563

Pioneer Electronics
5853 Point West Drive
Houston, TX 77036 (713) 988-5555

TWX: 9108811606
Quality Components
1005 Industrial Blvd.
Sugarland, TX 77478
(713) 240-2255

TWX: 9108817251
Quality Components
2120M Braker Lane
Austin, TX 78758
(512) 835-0220

TWX: 9108741377
Quality Components
4257 Kellway Circle
Addison, TX 75001
(214) 733-4300

TWX: 9106605459
Zeus Components Inc., Reg 7
TX, AR, OK, LA, KS, MO, IO, NE 1800 N. Glenville Rd.
Richardson, TX 75081
(214) 783-7010

## UTAH

Anthem Electronics
1615 West 2200 South \#A
Salt Lake City, UT 84119 (801) 973-8555

Arrow Electronics
1946 W. Parkway Blvd.
Salt Lake City, UT 84119
(801) 973-6913

Bell Industries
3639 West 2150 South
Salt Lake City, UT 84120
(801) 972-6969

Hamilton/Avnet
1585 West 2100 South
Salt Lake City, UT 84117
(801) 972-4300

TWX: 9109254018

## WASHINGTON

Almac-Stroum Electronics
14360 S.E. Eastgate Way
Bellevue, WA 98007
(206) 643-9992

TWX: 9104442067
Anthem Electronics
5020 148th Ave. N.E.
Suite 103
Redmond, WA 98052
(206) 881-0850

TWX: 9109970118
Arrow Electronics
19450 68th Ave. South
Kent, WA 98032
(206) 575-4420

TWX: 9104442034
Hamilton/Avnet
14212 North East 21st
Bellevue, WA 98005
(206) 453-5844

WISCONSIN
Arrow Electronics
200 N. Patrick Blvd.
Brookfield, WI 53005
(414) 792-0150

TWX: 9102621193
Bell Industries
W227 N913 Westmound Ave.
Waukesha, WI 53186
(414) 547-8879

TWX: 9102621156
Hamilton/Avnet
2975 Moorland Rd.
New Berlin, WI 53151
(414) 784-4516

Taylor Electric
1000 West Donges Bay Road
Mequon, WI 53092
(414) 241-4321

TWX: 9102623414
CANADA
Electro Sonic Inc.
1100 Gordon Baker Road
Willowdale, Ontario M2H 3B3
(416) 494-1666

TWX: 06525295
Hamilton/Avnet
2550 Boundary Rd. \#105
Burnaby, B.C., V5M 3Z0
(604) 437-6667

Hamilton/Avnet
2816 21st N.E.
Calgary, Alberta T2E 6 Z2
(403) 250-9380

TWX: 03827642
Hamilton/Avnet
2795 Rue Halpern
St. Laurent, Quebec H4S 1P8
(514) 335-1000

TWX: 6104213731
Hamilton/Avnet
6845 Redwood Drive 3, 4, 5
Mississauga, Ontario L4V 1T1
(416) 677-7432

TWX: 6104928867
Hamilton/Avnet
190 Colonnade Rd.
Nepean, Ontario K2E 7L5
(613) 226-1700

TWX: 0534971
Semad Electronics Ltd.
243 Place Frontenac
Pointe Claire, Quebec H9R $4 Z 7$ (514) 694-0860

Semad Electronics Ltd. 3700 Gilmore Way \#210 Burnaby, B.C. V5G 4M1 (604) 438-2515

Semad Electronics Ltd. 75 Glendeer Dr. S.E. \#210
Calgary, Alberta T2H 2S8
(403) 252-5664

Semad Electronics Lid
1827 Woodward Dr. \#303
Ottawa, Ontario K2C OR3
(613) 727-8325

Zentronics
8 Tilbury Ct.
Brampton, Ontario L6T 3T4
(416) 451-9600

TWX: 0697678
Zentronics
Edmonton Sales Office
Edmonton, Alberta T6N 1 B2 (403) 468-8306

## Zentronics

11400 Bridgeport Rd., Unit 108
Richmond, B.C. V6X 1 T2
(604) 273-5575

TWX: 04355844
Zentronics
155 Colonade Rd. So.
Units 17 \& 18
Nepean, Ontario K2E 7K1
(613) 226-8840

## Zentronics

817 McCaffrey St.
Ville St. Laurent, Quebec H4T 1N3
(514) 737-9700

## Zentronics

93-1313 Border St.
Winnipeg, Manitoba R3H OX4
(204) 694-1957

Zentronics
Waterloo Sales Office
Waterloo, Quebec H4T iN3
(800) 387-2329

Zentronics
Saskatoon Sales Office
Saskatoon, Alberta R3H OX4 (306) 955-2207

Zentronics
6815 8th St. N.E.
Suite 100
Calgary, Alberta T2E 7H7
(403) 272-1021

TWX: 04355844
$\square$

## SALES OFFICES

ALABAMA
Huntsville
(205) 837-8960
(205) 721-9367
ARIZONA
Tempe
(602) 966-4563
B.C.
Burnaby
(604) 435-8107
CALIFORNIA
Encino
(818) 888-2602
Inglewood
(213) 645-4226
Roseville
(916) 786-5577
San Diego
(619) 587-0666
Santa Clara
(408) 562-5900
Tustin
(714) 259-8880
Woodland Hills
(818) 888-2602
COLORADO
Boulder
(303) 440-3400
Colorado Springs
(303) 578-3319
Englewood
(303) 790-8090
CONNECTICUT
Fairfield
(203) 371-0181
Hamden
(203) 288-1560

| FLORIDA | MINNESOTA |
| :---: | :---: |
| Boca Raton (305) 997-8133 | Bloomington (612) 835-3322 |
| Orlando | (612) 854-8200 |
| (305) 629-1720 | NEW JERSEY |
| St. Petersburg (813) 577-1380 | Paramus (201) 599-0955 |
| GEORGIA | NEW MEXICO |
| Atlanta (404) 396-4048 | Albuquerque (505) 884-5601 |
| Norcross (404) 441-2740 | NEW YORK <br> Endicott |
| ILLINOIS | (607) 757-0200 |
| Schaumburg (312) 397-8777 | Fairport <br> (716) 425-1358 |
| INDIANA | (716) 223-7700 |
| $\begin{aligned} & \text { Carmel } \\ & \text { (317) 843-7160 } \end{aligned}$ | Melville (516) 351-1000 |
| Fort Wayne (219) 484-0722 | Wappinger Falls <br> (914) 298-0680 |
| IOWA | NORTH CAROLINA |
| Cedar Rapids (319) 395-0090 | Cary (919) 481-4311 |
| KANSAS | OHIO |
| Overland Park (913) 451-8374 | Dayton <br> (513) 435-6886 |
| MARYLAND | Highland Heights |
| Hanover (301) 796-8900 | $\begin{aligned} & \text { (216) } 442-1555 \\ & \text { (216) } 461-0191 \end{aligned}$ |
| MASSACHUSETTS | ONTARIO |
| Burlington (617) 273-3170 | Mississauga (416) 678-2920 |
| Waltham (617) 890-4000 | Nepean (404) 441-2740 |
|  | (613) 596-0411 |
| W. Bloomfield (313) 855-0166 | Woodbridge <br> (416) 746-7120 |


| OREGON |
| :--- |
| Portland |
| (503) 639-5442 |
| PENNSYLVANIA |
| Horsham |
| (215) 675-6111 |
| Willow Grove |
| (215) 657-2711 |
| PUERTO RICO |
| Rio Piedias |
| (809) 758-9211 |
| QUEBEC |
| Dollard Des Ormeaux |
| (514) 683-0683 |
| Lachine |
| (514) 636-8525 |
| TEXAS |
| Austin |
| (512) 346-3990 |
| Houston |
| (713) 771-3547 |
| Richardson |
| (214) 234-3811 |
| UTAH |
| Salt Lake City |
| (801) 322-4747 |
| WASHINGTON |
| Bellevue |
| (206) 453-9944 |
| WISCONSIN |
| Brookfield |
| (414) 782-1818 |
| Milwaukee |
| (414) 527-3800 |
|  |

## 渚 <br> National <br> Semiconductor

National Semiconductor<br>2900 Semiconductor Drive<br>P.O. Box 58090<br>Santa Clara, CA 95052-8090<br>Tel: (408) 721-5000<br>TWX: (910) 339-9240

## SALES OFFICES (Continued)

## INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. Mexico Tel: 52-5-524-9402
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima, 1409
6 Andor Salas 62/64
01451 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Telex: 391-1131931 NSBR BR
National Semiconductor GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany
Tel: 49-08141-103-0
Telex: 527649
National Semiconductor (UK) Lid.
301 Harpur Centre
Horne Lane
Bedford MK40 ITR
United Kingdom
Tel: (0234) 270027
Telex: 826209
National Semiconductor Benelux
Vorstiaan 100
B-1170 Brussels
Belgium
Tel: (02) 6725360
Telex: 61007

National Semiconductor (UK) Lid.
1, Bianco Lunos Alle
DK-1868 Fredriksberg C
Denmark
Tel: (01) 213211
Telex: 15179
National Semiconductor
Expansion 10000
28, rue de la Redoute
F-92260 Fontenay-aux-Roses
France
Tel: (01) 46608140
Telex: 250956
National Semiconductor S.p.A.
Strada 7, Palazzo R/3
20089 Rozzano
Milanofiori
Italy
Tel: (02) 8242046/7/8/9
National Semiconductor AB
Box 2016
Stensatravagen 13
S-12702 Skarhoimen
Sweden
Tel: (08) 970190
Telex: 10731
National Semiconductor
Calle Agustin de Foxa, 27
28036 Madrid
Spain
Tel: (01) 733-2956
Telex: 46133

| National Semiconductor | National Semiconductor <br> (Australia) PTY, Lid. |
| :--- | :--- |
| Switzerland | 1st Floor, 441 St. Kilda Rd. |
| Alte Winterthurerstrasse 53 | Melbourne, 3004 |
| Postfach 567 | Victory, Australia |
| Ch-8304 Wallisellen-Zurich | Tel: (03) 267-5000 |
| Switzerland | Fax: 61-3-2677458 |
| Tel: (01) 830-2727 | National Semiconductor (PTE), |
| Telex: 59000 | Ltd. |
| National Semiconductor | 200 Cantonment Road 13-01 |
| Kauppakartanonkatu 7 | Southpoint |
| SF-00930 Helsinki | Singapore 0208 |
| Finland | Tel: 2252226 |
| Tel: (0) 33 80 33 | Telex: RS 33877 |
| Telex: 126116 | National Semiconductor (Far East) |
| Nationat Semiconductor Japan | Ltd. |
| Ltd. | Taiwan Branch |
| Sanseido Bldg. 5F | P.O. Box 68-332 Taipei |
| 4-15 Nishi Shinjuku | 7thFloor, Nan Shan Life Bldg. |
| Shinjuku-ku | 302 Min Chuan East Road, |
| Tokyo 160 Japan | Taipei, Taiwan R.O.C. |
| Tel: 3-299-7001 | Tel: (86) 02-501-7227 |
| Fax: 3-299-7000 | Telex: 22837 NSTW |
| National Semiconductor | Cable: NSTW TAIPEI |
| Hong Kong Ltd. | National Semiconductor (Far East) |
| Southeast Asia Marketing | Ltd. |
| Austin Tower, 4th Floor | Korea Office |
| 22-26A Austin Avenue | Room 612, |
| Tsimshatsui, Kowloon, H.K. | Korea Fed. of Small Bus. Bldg. |
| Tel: 852 3-7243645 | 16-2, Yoido-Dong, |
| Cable: NSSEAMKTG | Youngdeungpo-Ku |
| Telex: 52996 NSSEA HX | Seoul, Korea |
|  | Tel: (02) 784-8051/3 - 785-0696-8 |
|  | Telex: K24942 NSRKLO |
|  |  |

National Semiconductor Switzerland

Postfach 567
Ch-8304 Wallisellen-Zurich
Switzerland
Tel: (01) 830-2727
Telex:59000

Kational Semiconductor
pakartanonkauu
SF-00930 Helsink

Tel. (0) 120116

National Semiconductor Japan Ltd.
eido Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-ku
Tokyo 160 Japan
Tel: 3-299-700
Fax: 3-299-7000
National Semiconductor
,ong Kong Lid.
Southeast Asia Marketing
Austin Tower, 4th Floor
22-26A Austin Avenue
Tsimshatsui, Kowloon, H.K
852 3-7243645
Cable. NSSEAMKTG
Telex: 52996 NSSEA HX

National Semiconductor
(Australia) PTY, Ltd.
1st Floor, 441 St. Kilda Rd.
Melbourne, 3004
(elt
el: (03) 267-5000

National Semiconductor (PTE),
Ltd.
Southpoin
Singapore 0208
Tel: 2252226

National Semiconductor (Far East)
Lid.
an Branch
P.O. Box 68-332 Taipe

Shan Life Bldg.
Taipei, Taiwan R.O.C
Tel: (86) 02-501-7227
Telex: 22837 NSTW

National Semiconductor (Far East) Ltd.
Korea Office
Roomi 612,
.
16-2, Yoido-Dong,

Seoul, Korea
(02) 784-8051/3-785-0696-8

Telex: K24942 NSRKLO


[^0]:    TL/D/9687-2

[^1]:    *ALE on 87C64B

[^2]:    *ALE on 87 C 128 B

[^3]:    *Some programmer manufacturers will call this device NMC27C1023.

[^4]:    *Throughout this table, " $M$ " refers to temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ), not package.

[^5]:    "Throughout this table " M " refers to temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$, not package.

[^6]:    *This is the minimum SK period (See Note 2).

[^7]:    Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for $V_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^8]:    Absolute Maximum Ratings

    If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

    Storage Temperature
    Supply Voltage Range
    Input Voltage (DC) (Notes 1 \& 2)
    Voltage Applied to Outputs
    (Output HIGH) (Notes 2 \& 3)
    Lead Temp. (Soldering, 10 seconds)
    Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
    Output Current per Output (10 seconds Max)
    Output Current High Impedance Input Current (DC)
    $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

    $$
    -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
    $$

    $$
    -1.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
    $$

    -1.5 V to +5.5 V
    $300^{\circ} \mathrm{C}$
    $+175^{\circ} \mathrm{C}$
    -100 mA for $\mathrm{V}_{\mathrm{OH}}$ and +100 mA for $\mathrm{V}_{\mathrm{OL}}$ +20 mA (Max)

[^9]:    $V_{C C}=\operatorname{Pin} 6(9)$
    $V_{C C A}=\operatorname{Pin} 7(10)$
    $\mathrm{V}_{\mathrm{EE}}=\operatorname{Pin} 18$ (21)
    () = Flatpak

[^10]:    $H=$ High Level, $L=$ Low Level, $X=$ Don't Care

[^11]:    $V_{C C}=P$ in 16
    $\mathrm{GND}=\operatorname{Pin} 8$

[^12]:    $V_{C C}=\operatorname{Pin} 22(24)$

[^13]:    H = HIGH Voltage Level 2.4V
    $\mathrm{L}=$ LOW Voltage Level 0.5 V
    $X=$ Don't Care HIGH or LOW
    HIGH Z = High Impedance State

[^14]:    *Symbols in parentheses are proposed industry standard.

[^15]:    Access is under address control where $\overline{\mathrm{E}}$ is active prior to or within 5 ns of address change. $\overline{\mathrm{W}}=\mathrm{HIGH}$.

[^16]:    $\bar{W}$ controlled where $\bar{E}$ is active (LOW) prior to $\bar{W}$ becoming active (LOW). $\bar{G}=H I G H$. In this write cycle the data bus DQ may become active ( $Q$ ), requiring observance of TWLQZ to avoid data bus contention. At the end of the write cycle the data bus may become active (Q) if $\bar{W}$ becomes inactive (HIGH) prior to $\bar{E}$ becoming inactive (HIGH).

[^17]:    *IR goes low following the first of these two events.

