## Random Access Memory Databook

- STATIC Rams
- TTL Rams
- TTL FIFOs
- ECL Rams


## Random Access Memory DATABOOK

## Static RAMs

TTL RAMS

## TTL FIFOs

## ECL RAMs

Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| Abuseable ${ }^{\text {TM }}$ | E-Z-LINKTM | Naked-8TM | ShelfصChekTM |
| :---: | :---: | :---: | :---: |
| Anadig'M | 5-Star Service ${ }^{\text {TM }}$ | National ${ }^{\text {® }}$ | SPIRETM |
| ANS-R-TRANTM | GENIXTM | NAX 800 ${ }^{\text {TM }}$ | STARTM |
| APPSTM | GNXTM | Nitride Plus ${ }^{\text {TM }}$ | Starlink ${ }^{\text {TM }}$ |
| Auto-Chem DeflasherTM | HEX 3000'м | Nitride Plus Oxide ${ }^{\text {TM }}$ | STARPLEXTM |
| BI-FETTM | НРС'м | NMLTM | STARPLEX IITM |
| BI-FET IITM | ICMTM | NOBUSTM | SuperChip TM |
| BI-LINETM | INFOCHEXTM | NSC800'm | SuperScript ${ }^{\text {TM }}$ |
| BIPLANTM | Integral ISETM | NSX-16TM | SYS32TM |
| BLCTM | Intelisplay ${ }^{\text {TM }}$ | NS-XC-16TM | TapePak ${ }^{\text {TM }}$ |
| BLXTM | ISETM | NURAM ${ }^{\text {TM }}$ | TDSTM |
| Brite-LiteTM | ISE/06TM | OXISSTM | TeleGateTM |
| BTLTM | ISE/08TM | P2CMOSTM | The National Anthem ${ }^{\text {® }}$ |
| CheckTrack ${ }^{\text {TM }}$ | ISE/16TM | Perfect Watch ${ }^{\text {TM }}$ M | TimeصChekTM |
| CIM ${ }^{\text {TM }}$ | ISE32TM | PharmavChek ${ }^{\text {TM }}$ | TINATM |
| CIMBUSTM | KeyScantm | PLANTM | TLCTM |
| Clock $\sim^{\text {Chek }}{ }^{\text {TM }}$ | LMCMOSTM | Polycraft ${ }^{\text {TM }}$ | TrapezoidalTM |
| COMBOTM | M ${ }^{2} \mathrm{CMOSTM}$ | POSitalkerTM | TRI-CODETM |
| COMBO ITM | Macrobus ${ }^{\text {TM }}$ | Power \& ControlTM | TRI-POLYTM |
| COMBO IITM | Macrocomponent ${ }^{\text {TM }}$ | QUAD3000Tм | TRI-SAFETM |
| COPSTM microcontrollers | Meat $\sim$ Chek ${ }^{\text {TM }}$ | QUIKLOOKTM | TRI-STATE® |
| Datachecker ${ }^{\text {® }}$ | Microbus ${ }^{\text {TM }}$ data bus | RATTM | TURBOTRANSCEIVER ${ }^{\text {TM }}$ |
| DENSPAKTM | MICRO-DACTM | RTX16TM | VIPTM |
| DIBTM | $\mu$ talker ${ }^{\text {TM }}$ | SABRTM | VR32Tм |
| Digitalker® ${ }^{\text {® }}$ | MicrotalkerTM | ScriptrChek ${ }^{\text {TM }}$ | XMOSTM |
| DISCERNTM | MICROWIRETM | SCXTM | XPUTM |
| DISTILLTM | MICROWIRE/PLUSTM | SERIES/800TM | Z STARTM |
| DNRTM | MOLETM | Series 3000'm | 883B/RETSTM |
| DPVM ${ }^{\text {TM }}$ | MSTTM | Series 32000® | 883S/RETSTM |
| ELSTARTM |  |  |  |

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

## Random Access Memory Databook Introduction

The Random Access Memory databook contains comprehensive technical information on National's volatile memory product lines. National offers a breadth of staticRAM products from high-speed, low-power MOS SRAMs to ultra-high-performance ECL RAMs.
Table of Contents
Section 1 Static RAMs
NMC2147H $4096 \times 1$ Static RAM ..... 1-3
NMC2148H $1024 \times 4$ Static RAM ..... 1-8
NMC6164AN/NMC6164AN-L $8192 \times 8$-Bit Static RAM ..... 1-13
NMC61256N/NMC61256N-L 32,768 x 8-Bit Static RAM ..... 1-18
Section 2 TTL RAMs
TTL RAM Selection Guide ..... 2-3
DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE® RAM, DM74S289 64-Bit Open- Collector RAM, DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 2-4
DM85S06 Open-Collector, DM75S07/DM85S07 TRI-STATE, DM75S07A/DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit ( $16 \times 4$ )'RAMs ..... 2-12
DM75S68/DM85S68/DM75S68A/DM85S68A $16 \times 4$ Edge Triggered Registers ..... 2-20
IDM29705/29705A 16 Word by 4-Bit Two-Port RAM/Register File ..... 2-24
Section 3 TTL FIFOs
DM75/85X431 $64 \times 8$ No-Fall-Through FIFO Memory ..... 3-3
DM75/85X432 $128 \times 4$, DM75/85X433 $128 \times 5$ No-Fall-Through FIFO Memories ..... 3-9
Section 4 ECL RAMs
DM10414/DM10414A $256 \times 1$ ECL Random Access Memory ..... 4-3
DM10415/DM10415A $1024 \times 1$ ECL Random Access Memory ..... 4-8
DM10422/DM10422A/DM10422A-7 1024-Bit (256 x 4) ECL RAM ..... 4-13
DM10470/DM10470A 4096-Bit (4096 x 1) ECL RAMs ..... 4-19
DM10474A/DM10474A-10/DM10474A-8 4096-Bit (1024 x 4) ECL RAMs ..... 4-24
DM100422/DM100422A 1024-Bit ( $256 \times 4$ ) ECL RAM ..... 4-30
DM100470/DM100470A 4096-Bit (4096 x 1) ECL RAMs ..... 4-35
DM100474A/DM100474A-10/DM100474A-8 4096-Bit (1024 x 4) ECL RAM ..... 4-40
Section 5 Physical Dimensions

## Alpha-Numeric Index

DM10414 $256 \times 1$ ECL Random Access Memory ..... 4-3
DM10414A $256 \times 1$ ECL Random Access Memory ..... 4-3
DM10415 $1024 \times 1$ ECL Random Access Memory ..... 4-8
DM10415A $1024 \times 1$ ECL Random Access Memory ..... 4-8
DM10422 1024-Bit (256 x 4) ECL RAM ..... 4-13
DM10422A 1024-Bit (256 x 4) ECL RAM ..... 4-13
DM10422A-7 1024-Bit (256 x 4) ECL RAM ..... 4-13
DM10470 4096-Bit (4096 x 1) ECL RAM ..... 4-19
DM10470A 4096-Bit (4096 x 1) ECL RAM ..... 4-19
DM10474A 4096-Bit (1024 x 4) ECL RAM ..... 4-24
DM10474A-8 4096-Bit ( $1024 \times 4$ ) ECL RAM ..... 4-24
DM10474A-10 4096-Bit ( $1024 \times 4$ ) ECL RAM ..... 4-24
DM100422 1024-Bit ( $256 \times 4$ ) ECL RAM ..... 4-30
DM100422A 1024-Bit ( $256 \times 4$ ) ECL RAM ..... 4-30
DM100470 4096-Bit ( $4096 \times 1$ ) ECL RAM ..... 4-35
DM100470A 4096-Bit ( $4096 \times 1$ ) ECL RAM ..... 4-35
DM100474A 4096-Bit ( $1024 \times 4$ ) ECL RAM ..... 4-40
DM100474A-8 4096-Bit (1024 x 4) ECL RAM ..... 4-40
DM100474A-10 4096-Bit (1024 x 4) ECL RAM ..... 4-40
DM54S189 64-Bit (16 x 4) TRI-STATE RAM ..... 2-4
DM54S189A High Speed 64-Bit TRI-STATE RAM ..... 2-4
DM74S189 64-Bit ( $16 \times 4$ ) TRI-STATE RAM ..... 2-4
DM74S189A High Speed 64-Bit TRI-STATE RAM ..... 2-4
DM74S289 64-Bit Open Collector RAM ..... 2-4
DM75S07 TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM ..... 2-12
DM75S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM ..... 2-12
DM75S68 $16 \times 4$ Edge Triggered Registers ..... 2-20
DM75S68A $16 \times 4$ Edge Triggered Registers ..... 2-20
DM75/85X431 $64 \times 8$, No-Fall Through FIFO Memory ..... 3-3
DM75/85X432 $128 \times 4$, No-Fall Through FIFO Memory ..... 3-9
DM75/85X433 $128 \times 5$, No-Fall Through FIFO Memory ..... 3-9
DM85S06 Open-Collector Non-Inverting, 64-Bit ( $16 \times 4$ ) RAM ..... 2-12
DM85S07 TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM ..... 2-12
DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM ..... 2-12
DM85S68 $16 \times 4$ Edge Triggered Register ..... 2-20
DM85S68A $16 \times 4$ Edge Triggered Register ..... 2-20
IDM29705 16 Word By 4-Bit Two-Port RAM/Register File ..... 2-24
IDM29705A 16 Word By 4-Bit Two-Port RAM/Register File ..... 2-24
NMC2147H $4096 \times 1$ Static RAM ..... 1-3
NMC2148H $1024 \times 4$ Static RAM ..... 1-8
NMC6164AN $8192 \times 8$-Bit Static RAM ..... 1-13
NMC6164AN-L $8192 \times 8$-Bit Static RAM ..... 1-13
NMC61256N 32,768 x 8-Bit Static RAM ..... 1-18
NMC61256N-L 32,768 $\times 8$-Bit Static RAM ..... 1-18

Section 1
Static RAMs

## Section 1 Contents

DEVICE
DESCRIPTION
$4096 \times 1$ Static RAM
$1024 \times 4$ Static RAM1-8
NMC6164AN, NMC6164AN-L $8192 \times 8$-Bit Static RAM ..... 1-13
NMC61256N, NMC61256N-L $32,768 \times 8$-Bit Static RAM ..... 1-18

## NMC2147H $4096 \times 1$ Static RAM

## General Description

The NMC2147H is a 4096 -word by 1 -bit static random access memory fabricated using N -channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.
The separate chip select input automatically switches the part to its low power standby mode when it goes high.
The output is held in a high impedance state during write to simplify common I/O applications.

## Features

- All inputs and outputs directly TTL compatible
- Static operation-no clocks or refreshing required
- Automatic power-down
- High-speed-down to 35 ns access time
- TRI-STATE ${ }^{\circledR}$ output for bus interface
- Separate Data In and Data Out pins
- Single +5 V supply
- Standard 18-pin dual-in-line package
- Available in MIL-STD-883 class B screening


## Block Diagram*



## Pin Names*

| A0-A11 | Address Inputs |
| :--- | :--- |
| $\overline{\text { WE }}(\bar{W})$ | Write Enable |
| $\overline{C S}(\bar{S})$ | Chip Select |
| $D_{\text {IN }}(D)$ | Data In |
| $D_{\text {OUT }}(Q)$ | Data Out |
| V CC | Power (5V) |
| V SS | Ground |

Order Number NMC2147HJ-1, NMC2 147HJ-2, NMC2147HJ-3, or NMC2147HJ-3L NS Package Number J18A Order Number NMC2147HN-1, NMC2147HN-2, NMC2147HN-3 or NAHC2147hiN-3L NS Package Number N18A

Logic Symbol*
$\sim$


TL/D/5257-2

Connection Diagram*


Top View


## Truth Table*

| CS <br> (S) | $\overline{\text { WE }}$ <br> (W) | DIN <br> (D) | DOUT <br> (Q) | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | Hi-Z | Not Selected | Standby |
| L | L | H | Hi-Z | Write 1 | Active |
| L | L | L | Hi-Z | Write 0 | Active |
| L | H | X | DOUT | Read | Active |

DC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Notes 1 and 2 )

| Symbol | Parameter | Conditions | NMC2147H-3L |  | $\begin{aligned} & \text { NMC2147H-1 } \\ & \text { NMC2147H-2 } \\ & \text { NMC2147H-3 } \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| \|ILI| | Input Load Current (All Input Pins) | $\mathrm{VIN}=0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } 4.5 \mathrm{~V}, \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| VIL | Input Low Voltage |  | $-3.0$ | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| VIH | Input High Voltage |  | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | V |
| VOL | Output Low Voltage | $10 \mathrm{~L}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| ICC | Power Supply Current | $\begin{aligned} & \mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C}, \\ & \text { Output Open } \end{aligned}$ |  | 125 |  | 180 |  | 160 | mA |
| ISB | Standby Current | $\mathrm{VCC}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{VIH}$ |  | 20 |  | 30 |  | 20 | mA |
| IPO | Peak Power-On Current | $\begin{aligned} & \text { VCC = VSS to VCC Min, } \\ & \overline{C S}=\text { Lower of VCC or VIH Min } \end{aligned}$ |  | 30 |  | 40 |  | 30 | mA |

Capacitance $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3 )

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| CIN | Address/Control Capacitance | VIN $=0 \mathrm{~V}$ |  | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ |  | 6 | pF |

Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
Note 2: These circuits require $500 \mu$ s time delay after VCC reaches the specified minimum limit to ensure proper orientation after power-on. This allows the internally generated substrate bias to reach its functional level.

Note 3: This parameter is guaranteed by periodic testing.

## AC Test Conditions

| Input Test Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Level | 1.5 V |
| Output Timing Reference Level (H-1) | 1.5 V |
| Output Timing Reference Level | 0.8 V and 2.0 V |
| (H-2, H-3, H-3L) |  |
| Output Load | See Figure 1 |



TL/D/5257-4

FIGURE 1. Output Load
*Symbols in parentheses are proposed industry standard.

Read Cycle AC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2147H-1 |  | NMC2147H-2 |  | $\begin{aligned} & \text { NMC2147H-3 } \\ & \text { NMC2147H-3L } \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{RC}}$ | TAVAV | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {ta }}$ | TAVQV | Address Access Time |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $t_{\text {ACS }}$ | TSLQV | Chip Select Access Time (Notes 4) |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| tLZ | TSLQX | Chip Select to Output Active (Note 5) | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| $t_{H Z}$ | TSHQZ | Chip Deselect to Output TRI-STATE (Note 5) | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| ${ }^{\text {toH }}$ | TAXQX | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tPU | TSLIH | Chip Select to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {t }}$ | TSHIL | Chip Deselect to Power-Down |  | 20 |  | 20 |  | 20 |  | 30 | ns |


| Max Access/Current | NMC2147H-1 | NMC2147H-2 | NMC2147H-3 | NMC2147H-3L | NMC2147H |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Access (TAVQV—ns) | 35 | 45 | 55 | 55 | 70 |
| Active Current (ICC-mA) | 180 | 180 | 180 | 125 | 160 |
| Standby Current (ISB-mA) | 30 | 30 | 30 | 20 | 20 |

Read Cycle Waveforms*



Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.
Note 5: Measured $\pm 50 \mathrm{mV}$ from steady state voltage. This parameter is sampled and not $100 \%$ tested.
*The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{VV} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2147H-1 |  | NMC2147H-2 |  | $\begin{aligned} & \text { NMC2147H-3 } \\ & \text { NMC2147H-3L } \end{aligned}$ |  | NMC2147H |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| twc | TAVAV | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| ${ }^{t_{C W}}$ | TSLWH | Chip Select to End of Write | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| $t_{\text {AW }}$ | TAVWH | Address Valid to End of Write | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| $t_{\text {AS }}$ | TAVSL TAVWL | Address Set-Up Time | 0 |  | 0 |  | $i_{0}$ |  | 0 |  | ns |
| twP | TWLWH | Write Pulse Width | 20 |  | 25 |  | 25 |  | 40 |  | ns |
| twR | TWHAX | Write Recovery Time | 0 |  | 0 |  | 10 |  | 15 |  | ns |
| tow | TDVWH | Data Set-Up Time | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $t_{\text {DH }}$ | TWHDX | Data Hold Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| twz | TWLQZ | Write Enable to Output TRI-STATE (Note 5) | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 35 | ns |
| tow | TWHQX | Output Active from End of Write (Note 5) | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Write Cycle Waveforms* (Note 6)


TL/D/5257-7

Write Cycle Waveforms* (Note 6)
Write Cycle 2 (Chip Select Limited)


TL/D/5257-8
Note 6: The output remains TRI-STATE if the $\overline{C S}$ and $\overline{W E}$ go high simultaneously. $\overline{\text { WE }}$ or $\overline{\mathrm{CS}}$ or both must be high during the address transitions to prevent an erroneous write.
*The symbols in parentheses are proposed industry standard.

## NMC2148H $1024 \times 4$ Static RAM

## General Description

The NMC2148H is a 1024 -word by 4 -bit static random access memory fabricated using N -channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.
The separate chip select input automatically switches the part to its low power standby mode when it goes high. Common input/output pins are provided.

## Features

- All inputs and outputs directly TTL compatible
- Static operation-no clocks or refreshing required
- Automatic power-down
- High-speed-down to 45 ns access time
- TRI-STATE ${ }^{\circledR}$ output for bus interface
- Common data I/O pins
- Single +5 V supply
- Standard 18-pin dual-in-line package

Block Diagram*


Pin Names*

| A0-A9 | Address Inputs |
| :--- | :--- |
| $\overline{W E}(\bar{W})$ | Write Enable |
| $\overline{C S}(\overline{\mathbf{S}})$ | Chip Select |
| $1 / 01-1 / 04$ | Data Input/Output |
| (DQ1-DQ4) |  |
| VCC | Power (5V) |
| VSS | Ground |

Logic Symbol*


TL/D/7404-3

Connection Diagram*
Dual-In-Line Package


TL/D/7404-2
Top View

[^0]
## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Voltage at Any Pin with Respect to VSS
Storate Temperature

$$
\text { Temperature with Bias } \quad-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

DC Output Current

$$
\begin{array}{r}
-3.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\
65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
20 \mathrm{~mA} \\
1.2 \mathrm{~W}
\end{array}
$$

Power Dissipation
Lead Temperature (Soldering, 10 sec.)

Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | I/O | Mode | Power |
| :---: | :---: | :---: | :---: | :---: |
| H | X | Hi-Z | Standby | Standby |
| L | L | H | Write 1 | Active |
| L | L | L | Write 0 | Active |
| L | H | DOUT | Read | Active |

DC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Notes 1 and 2 )

| Symbol | Parameter |  <br> Conditions | $\begin{aligned} & \text { NMC2148H-L } \\ & \text { NMC2148H-3L } \end{aligned}$ |  | NMC2148H NMC2148H-2 NMC2148H-3 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| \|ILI| | Input Load Current (All Input Pins) | $\begin{aligned} & \mathrm{VIN}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } 4.5 \mathrm{~V} \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| VIL | Input Low Voltage |  | -2.5 | 0.8 | -2.5 | 0.8 | V |
| VIH | Input High Voltage |  | 2.1 | 6.0 | 2.1 | 6.0 | V |
| VOL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| ICC | Power Supply Current | $\mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C},$ <br> Output Open |  | 125 |  | 180 | mA |
| ISB | Standby Current | $\mathrm{VCC}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{VIH}$ |  | 20 |  | 30 | mA |
| IPO | Peak Power-On Current | $\begin{aligned} & \text { VCC = VSS to VCC Min, } \\ & \overline{C S}=\text { Lower of VCC or VIH Min } \end{aligned}$ |  | 30 |  | 40 | mA |
| \|IOS| | Output Short Circuit Current | VOUT = GND to VCC |  | 250 |  | 250 | mA |

Capacitance $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| CIN | Address/Control Capacitance | $\mathrm{VIN}=\mathrm{OV}$ |  | 5 | pF |
| $\mathrm{CI} / \mathrm{O}$ | Input/Output Capacitance | $\mathrm{VI} / \mathrm{O}_{1}=\mathrm{OV}$ |  | 7 | pF |

Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
Note 2: These circuits require $500 \mu \mathrm{~s}$ time delay after VCC reaches the specified minimum limit to ensure proper operation after power-on. This allows the internally generated substrate bias to reach its functional level.
Note 3: This parameter is guaranteed by periodic testing.

AC Test Conditions
Input Test Levels
Input Rise and Fall Times
Input Timing Reference Level
Output Timing Reference Levels
Output Load

GND to 3.0V
5 ns
1.5 V
0.8 V and 2.0 V

See Figure 1


TL/D/7404-4

FIGURE 1. Output Load

Read Cycle AC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1 )

| Sym | bol | Parameter | NMC2148H-2 |  | $\begin{gathered} \text { NMC2148H-3 } \\ \text { NMC2148H-3L } \end{gathered}$ |  | NMC2148H NMC2148H-L |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{RC}}$ | TAVAV | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $t^{\prime}{ }_{\text {a }}$ | TAVQV | Address Access Time |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {ACS } 1}$ | TSLQV1 | Chip Select Access Time (Notes 4 and 5) |  | 45 |  | 55 |  | 70 | ns |
| $t_{\text {ACS2 }}$ | TLSQV2 | Chip Select Access Time (Notes 4 and 6) |  | 55 |  | 65 |  | 80 | ns |
| tLZ | TSLQX | Chip Select to Output Active (Note 7) | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | TSHQZ | Chip Deselect to Output TRI-STATE (Note 7) | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | TAXQX | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PU }}$ | TSLIH | Chip Select to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | TSHIL | Chip Deselect to Power-Down |  | 30 |  | 30 |  | 30 | ns |


| Max Access/Current | NMC2148H-2 | NMC2148H-3 | NMC2148H | NMC2148H-3L | NMC2148H-L |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Access (TAVQV—ns) | 45 | 55 | 70 | 55 | 70 |
| Active Current (ICC-mA) | 180 | 180 | 180 | 125 | 125 |
| Standby Current (ISB-mA) | 30 | 30 | 30 | 20 | 20 |

## Read Cycle Waveforms*



Read Cycle 2 (Chip Select Switched, $\overline{\text { WE }}=$ VIH) (Note 4)


TL/D/7404-6
Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.
Note 5: Chip deselected longer than 55 ns .
Note 6: Chip deselected less than 55 ns.
Note 7: Measured $\pm 50 \mathrm{mV}$ from steady state voltage. This parameter is sampled and not $100 \%$ tested.
*The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol |  | Parameter | NMC2148H-2 |  | $\begin{aligned} & \text { NMC2148H-3 } \\ & \text { NMC2148H-3L } \end{aligned}$ |  | NMC2148H NMC2148H-L |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  | Min | Max | Min | Max | Min | Max |  |
| twc | TAVAV | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| tcw | TSLWH | Chip Select to End of Write | 40 |  | 50 |  | 65 |  | ns |
| $t_{\text {AW }}$ | TAVWH | Address Valid to End of Write | 40 |  | 50 |  | 65 |  | ns |
| $t_{\text {AS }}$ | TAVSL TAVWL | Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |
| twp | TWLWH | Write Pulse Width | 35 |  | 40 |  | 50 |  | ns |
| tWR | TWHAX | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |
| tow | TDVWH | Data Set-Up Time | 20 |  | 20 |  | 25 |  | ns |
| $t_{\text {DH }}$ | TWHDX | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| twz | TWLQZ | Write Enable to Output TRI-STATE (Note 7) | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| tow | TWHQX | Output Active from End of Write (Note 7) | 0 |  | 0 |  | 0 |  | ns |

## Write Cycle Waveforms* (Note 8)

Write Cycle 1 (Write Enable Limited)


Write Cycle Waveforms* (Note 8) (Continued)
Write Cycle 2 (Chip Select Limited)


TL/D/7404-8
Note 8: The output remains TRI-STATE if the $\overline{C S}$ and $\overline{W E}$ go high simulataneously. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ or both must be high during the address transitions to prevent an erroneous write.
*Symbols in parentheses are proposed industry standard.

National Semiconductor Corporation

## ADVANCED INFORMATION


microCMOS

## NMC6164AN/6164AN-L $8192 \times 8$-Bit Static RAM

## General Description

The NMC6164A/6164AN-L is an 8192 by 8-bit, new generation, static RAM. It is fabricated with National's proprietary microCMOS double-polysilicon technology which combines high performance and high density with low power consumption and excellent reliability.
The NMC6164A/6164AN-L operates with a single 5V power supply with $\pm 10 \%$ tolerance. Additional battery back-up operation is available (L version) for data retention down to 2 V , with low standby current.
Packaging is available in standard 28 -pin plastic DIP. In addition to the inputs and outputs being TTL compatible, the outputs are also CMOS compatible, in that capacitive loads are driven to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

## Features

- Single power supply: $5 \mathrm{~V} \pm 10 \%$
- Fast access time $45 \mathrm{~ns} / 55 \mathrm{~ns} / 70 \mathrm{~ns}$ max

■ Equal access and cycle times

- Completely static RAM: no clock or timing strobe required
- Low standby power and low power operation Standby: $10 \mu \mathrm{~W}$, typical Operation: $10 \mathrm{~mW} / \mathrm{MHz}$, typical
- Battery back-up operation available (L version) with data retention supply voltage: $2 \mathrm{~V}-5.5 \mathrm{~V}$
- Common data input and output, TRI-STATE ${ }^{\circledR}$ output
- TTL compatible: all inputs and outputs
- CMOS compatible: outputs drive capacitive loads to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$
- Standard 28-pin package configuration

Block and Connection Diagrams


TL/D/8808-1

| Order Number | NMC6164AN-45L | NMC6164AN-45 | NMC6164AN-55L | NMC6164AN-55 | NMC6164AN-70L | NMC6164AN-70 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | 45 | 45 | 55 | 55 | 70 | 70 |
| Access <br> Time (ns) | $100 \mu \mathrm{~A}$ | 2 mA | $100 \mu \mathrm{~A}$ | 2 mA | $100 \mu \mathrm{~A}$ | 2 mA |
| Icc Standby, <br> CMOS | NM |  |  |  |  |  |

Absolute Maximum Ratings<br>If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／ Distributors for availability and specifications．<br>Voltage on Any Pin Relative to $\mathrm{V}_{\mathrm{SS}}$<br>Storage Temperature， TSTG $_{\text {ST }}$<br>Temperature Under Bias，TBIAS<br>Power Dissipation， $\mathrm{PD}_{\mathrm{D}}$<br>Current Through Any Pin<br>ESD rating to be determined．

## Recommended DC Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ Supply Voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {SS }}$ Supply Voltage | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ ，Input High Voltage （Logic 1） |  |  |  |
| TTL | 2.2 | 6.0 | V |
| CMOS | $\mathrm{V}_{\mathrm{CC}}-0.2$ | $\mathrm{V}_{\mathrm{CC}}+0.2$ | V |
| $\mathrm{V}_{\text {IL }}$ ，Input Low Voltage （Logic 0） |  |  |  |
| TTL | －0．3 | 0.8 | V |
| CMOS | －0．3 | 0.2 | V |
| TOPR，Operating Temp | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics at recommended operating conditions

| Symbol |  | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lıI |  | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ | －2 | 2 | $\mu \mathrm{A}$ |
| ILO |  | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS1}}=\mathrm{V}_{I H} \text { or } C S 2=V_{I L} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{I / O}=\mathrm{V}_{S S} \text { to } V_{\mathrm{CC}} \end{aligned}$ | －2 | 2 | $\mu \mathrm{A}$ |
| ICC |  | Active Quiescent Current，TTL | All Inputs at TTL Levels |  | 25 | mA |
| Icc | Std | Active Quiescent Current，CMOS | All Inputs at CMOS Levels |  | 2 | mA |
|  | L |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{lCC1}$ |  | Average Operating Current，TTL | $\begin{aligned} & \mathrm{t}_{\mathrm{RC}}=\mathrm{t}_{\mathrm{RC}} \mathrm{Min} \\ & \mathrm{CS1}=\mathrm{V}_{1 \mathrm{~L}} T \mathrm{TL} \text { and } \mathrm{CS} 2=\mathrm{V}_{1 \mathrm{H}} \mathrm{TTL} \\ & \mathrm{l}_{1 / \mathrm{O}}=0 \mathrm{~mA} \\ & \text { All Inputs at } \mathrm{TTL} \text { Levels } \end{aligned}$ |  | 50 | mA |
|  |  | Average Operating Current，CMOS | $\begin{aligned} & t_{\mathrm{RC}}=t_{\mathrm{RC}} \mathrm{Min} \\ & \overline{\mathrm{CS} 1}=\mathrm{V}_{\mathrm{IL}} \mathrm{CMOS} \text { and } C S 2=\mathrm{V}_{\mathrm{IH}} C M O S \\ & I_{I / O}=0 \mathrm{~mA} \\ & \text { All Inputs at CMOS Levels } \end{aligned}$ |  | 30 | mA |
| $I_{\text {SB }}$ | Std | Standby Power Supply Current | $\overline{\mathrm{CS} 1}=\mathrm{V}_{\mathrm{IH}}$ TTL or CS2 $=\mathrm{V}_{\mathrm{IL}}$ TTL |  | 4 | mA |
|  | L |  |  |  | 2 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Std | Standby Power Supply Current | $\overline{\mathrm{CS} 1}=\mathrm{V}_{\mathrm{IH}} \mathrm{CMOS}$ or $\mathrm{CS2} 2=\mathrm{V}_{\mathrm{IL}} \mathrm{CMOS}$ |  | 2 | mA |
|  | L |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ |  | Output Low Voltage，TTL | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 | V |
|  |  | Output Low Voltage，CMOS | $\mathrm{IOL}= \pm 10 \mu \mathrm{~A}$ | －0．2 | 0.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | Output High Voltage，TTL | $\mathrm{l}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
|  |  | Output High Voltage，CMOS | $\mathrm{l}_{\mathrm{OH}}= \pm 10 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.2$ | $V_{C C}+0.2$ | V |

## Capacitance

| Symbol | Parameter | Conditions | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}($ Note 5$)$ | 8 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input／Output Capacitance | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}($ Note 5$)$ | 10 | pF |

## Truth Table



| Symbol | Parameter | NAC6164AN/6164AN-L |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -45 |  | -55 |  | -70 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| READ CYCLE (Note 4) |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {AA }}$ | Address Access Time |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{CO} 1}$ | Chip Selection ( $\overline{\mathrm{CS} 1}$ ) to Output Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{CO} 2}$ | Chip Selection (CS2) to Output Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable ( $\overline{\mathrm{OE}})$ to Output Valid |  | 20 |  | 25 |  | 30 | ns |
| tLZ1 | Chip Selection ( $\overline{\mathrm{CS} 1}$ ) to Output Active (Note 12) | 15 |  | 15 |  | 15 |  | ns |
| tLz2 | Chip Selection (CS2) to Output Active (Note 12) | 15 |  | 15 |  | 15 |  | ns |
| tolz | Output Enable ( $\overline{\mathrm{OE}})$ to Output Active (Note 12) | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZ1}}$ | Chip Deselection ( $\overline{\text { CS1 }}$ ) to Output in $\mathrm{Hi}-\mathrm{Z}$ (Notes 2 and 3) | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| $\mathrm{t}_{\mathrm{HZ} 2}$ | Chip Deselection (CS2) to Output in Hi -Z (Notes 2 and 3) | 0 | 20 | 0 | 25 | 0 | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable ( $\overline{\mathrm{OE}}$ ) to Output in Hi-Z (Notes 2 and 3) | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {cW1 }}$ | Chip Selection ( $\overline{\mathrm{CS} 1}$ ) to End of Write (Note 10) | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CW} 2}$ | Chip Selection ( $\overline{\mathrm{CS} 2}$ ) to End of Write | 40 |  | 50 |  | 60 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time (Note 7) | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 40 |  | 50 |  | 60 |  | ns |
| twp | Write Pulse Width (Note 6) | 35 |  | 40 |  | 50 |  | ns |
| ${ }^{\text {t WR1 }}$ | Write Recovery Time from $\overline{\mathrm{CS1}}$ (Note 8) | 0 |  | 0 |  | 0 |  | ns |
| tWR2 | Write Recovery Time from CS2 (Note 8) | 0 |  | 0 |  | 0 |  | ns |
| twhz | Beginning of Write to Output in $\mathrm{Hi}-\mathrm{Z}$ (Note 9) | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| tow | Data Valid to Write Time Overlap | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from End of Write | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | Output Disable ( $\overline{\mathrm{OE}}$ ) to Output in Hi-Z | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| tow | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns |

*Applies to Standard and L Versions.
Note 1: $A C$ test conditions $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$.
Note 2: $t_{\mathrm{HZ}}$ and $\mathrm{t}_{\mathrm{OHZ}}$ are defined as the time at which the outputs achieve the open circuit condition and are determined as: High to TRI-STATE, measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V
Low to TRI-STATE, measured $V_{O L}(D C)+0.10 \mathrm{~V}$
Note 3: At any given temperature and voltage condition, $t_{H Z} M A X$ is less than $t_{L Z}$ MIN, both for a given device and from device to device (guaranteed, not tested).
Note 4: $\overline{W E}$ is high for read cycle.
Note 5: $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$. This parameter is sampled and not $100 \%$ tested.
Note 6: A write occurs during the overlap (twp) of a low $\overline{\mathrm{CS} 1}$ and a high CS2 and a low $\overline{\mathrm{WE}}$.
Note 7: $\mathrm{t}_{\mathrm{AS}}$ is measured from the address changes to the beginning of the write.
Note 8: twR is measured from the earliest of $\overline{C S 1}$ or $\overline{W E}$ going high or CS2 going low to the end of the write cycle.
Note 9: If $\overline{\mathrm{CS} 1}$ is low and CS2 is high during this period, I/O pins are in the output state. At this time, the data input signals of opposite phase to the outputs must not be applied.
Note 10: If the $\overline{\mathrm{CS} 1}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transition or after the $\overline{\mathrm{WE}}$ transition, the outputs will remain in a Hi Z state.
Note 11: CS2 controls the address buffers, $\overline{W E}$ buffer, $\overline{C S 1}$ buffer, $D_{I N}$ buffer and $\overline{O E}$ buffer. When CS2 controls the data retention mode, all inputs (address, I/O, $\overline{W E}, \overline{\mathrm{CS} 1}, \overline{\mathrm{OE}}$ ) can be in the high impedance state. When $\overline{\mathrm{CS} 1}$ controls the data retention mode, CS2 must be at $\mathrm{V}_{\mathrm{IH}}, \mathrm{CMOS}$. All other input levels (address, $\overline{\mathrm{OE}}$, $\overline{\mathrm{WE}}, \mathrm{I} / \mathrm{O}$ ) can be in the high impedance state.
Note 12: Output active level is defined as steady state TRI-STATE level $\pm 0.1 \mathrm{~V}$.

## AC Test Conditions

Input pulse levels Input rise and fall times
All Input timing reference levels

$$
\begin{array}{r}
\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.0 \mathrm{~V} \\
5 \mathrm{~ns} \\
\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}
\end{array}
$$

Output timing reference levels

## AC Test Load


(Including
Jig \& Probe Capacitance)

Timing Waveforms


TL／D／8808－4

Write Cycle 2 （ $\overline{O E}$ Low Fixed）


Timing Waveforms (Continued)


TL/D/8808-6

## Low VCC Data Retention (LVersion)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR1 | $V_{C C}$ for Data Retention | $\begin{aligned} & \hline \overline{\mathrm{CS} 1}>\mathrm{V}_{\mathrm{IH}}, \text { CMOS (Note 11) } \\ & \mathrm{CS} 2>\mathrm{V}_{\mathrm{IH}}, \text { CMOS } \end{aligned}$ | 2.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{DR} 2}$ | $V_{C C}$ for Data Retention | CS2 < $\mathrm{V}_{\text {IL }}, \mathrm{CMOS}$ (Note 11) | 2.0 | 5.5 | V |
| $I_{\text {cCDR1 }}$ | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V} \\ & \mathrm{CS} 1>\mathrm{V}_{\mathrm{IH}}, \mathrm{CMOS} \\ & \mathrm{CS} 2>\mathrm{V}_{\mathrm{IH}}, \mathrm{CMOS} \end{aligned}$ |  | 40 | $\mu \mathrm{A}$ |
| ICCDR2 | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V} \\ & \mathrm{CS} 2<\mathrm{V}_{\mathrm{IL}}, \mathrm{CMOS} \end{aligned}$ |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselect to Data Retention Time | See Retention Waveform | 0 |  | ns |
| $t_{\text {R }}$ | Operation Recovery Time | See Retention Waveform | $t_{\text {RC }}$ |  | ns |

## Low Vcc Data Retention Waveforms

No. 1 ( $\overline{\mathrm{CS} 1}$ Controlled)


TL/D/8808-7

No. 2 (CS2 Controlled)


## NMC61256N/NMC61256N-L 32,768 x 8-Bit Static RAM

## General Description

The NMC61256N/NMC61256N-L is a 32,768 by 8 -bit, new generation static RAM. It is fabricated with National's proprietary microCMOS double-polysilicon technology which combines high performance and high density with low power consumption and excellent reliability.
The NMC61256N/NMC61256N-L operates with a single 5V power supply with $\pm 10 \%$ tolerance. Additional battery back-up operation is available (L version) for data retention down to 2 V , with low standby current.
Packaging is in standard 28 -pin plastic DIP.
In addition to the inputs and outputs being TTL compatible, the outputs are also CMOS compatible, in that capacitive loads are driven to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

## Features

■ Single power supply: $5 \mathrm{~V} \pm 10 \%$
■ Fast access time $70 \mathrm{~ns} / 100 \mathrm{~ns} / 120 \mathrm{~ns}$ max

- Equal access and cycle times
- Completely static RAM: no clock or timing strobe required
- Low standby power and low power operation Standby: $50 \mu \mathrm{~W}$, typical Operation: $10 \mathrm{~mW} / \mathrm{MHz}$, typical
■ Battery back-up operation available (L version) with data retention supply voltage: $2 \mathrm{~V}-5.5 \mathrm{~V}$
- Common data input and output, TRI-STATE® output
- TTL compatible: all inputs and outputs
- CMOS compatible: outputs drive capacitive loads to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$
- Standard 28-pin package configuration

Block and Connection Diagrams


Dual-In-Line Package


TL/D/8807-2
Top View
Order Number NMC61256N or NMC61256N-L
See NS Package Number N28A

| Order <br> Number | NMC61256N-70L | NMC61256N-70 | NMC61256N-100L | NMC61256N-100 | NMC61256N-120L | NMC61256N-120 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | 70 | 70 | 100 | 100 | 120 | 120 |
| Access <br> Time (ns) | $500 \mu \mathrm{~A}$ | 2 mA | $500 \mu \mathrm{~A}$ | 2 mA | $500 \mu \mathrm{~A}$ | 2 mA |
| ICC Standby, <br> CMOS | 5 |  |  |  |  |  |

## Absolute Maximum Ratings <br> If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. <br> Voltage on Any Pin Relative to $V_{S S}$ <br> Storage Temperature, TsTG <br> Temperature Under Bias, $\mathrm{T}_{\text {BIAS }}$ <br> Power Dissipation, $\mathrm{PD}_{\mathrm{D}}$ <br> Current Through Any Pin <br> ESD rating to be determined. <br> $$
\begin{array}{r} -0.6 \mathrm{~V} \text { to }+7 \mathrm{~V} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 1.0 \mathrm{~W} \\ 100 \mathrm{~mA} \end{array}
$$

Recommended DC Operating Conditions

| Conditions | Min | Rax | Units |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ Supply Voltage | 4.5 | 5.5 | V |
| VSS Supply Voltage | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{IH}}$, Input High Voltage (Logic 1) |  |  |  |
| TTL | 2.2 | 6.0 | V |
| CMOS | $V_{C C}-0.2$ | $V_{C C}+0.2$ | V |
| $\mathrm{V}_{\mathrm{IL}}$, Input Low Voltage (Logic 0) |  |  |  |
| TTL | -0.3 | 0.8 | V |
| CMOS | -0.3 | 0.2 | V |
| TOPR, Operating Temp | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics at recommended operating conditions

| Symbol |  | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ |  | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ | -2 | 2 | $\mu \mathrm{A}$ |
| lo |  | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS}} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{1 \mathrm{H}} \\ & \mathrm{~V}_{I / O}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -2 | 2 | $\mu \mathrm{A}$ |
| ICC |  | Active Quiescent Current, TTL | All Inputs at TTL Levels $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} \mathrm{TTL}, \mathrm{I}_{\mathrm{I}} \mathrm{O}=0 \mathrm{~mA}$ |  | 25 | mA |
| ICC | Std. | Active Quiescent Current, CMOS | All Inputs at CMOS Levels $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} \mathrm{CMOS}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}$ |  | 2 | mA |
|  | L |  |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC1}}$ |  | Average Operating Current, TTL | $\begin{aligned} & T_{R C}=T_{R C} \operatorname{Min} \\ & \hline C S=V_{I L} T T L, I_{I / O}=0 \mathrm{~mA} \\ & \text { All Inputs at } T T L \text { Levels } \end{aligned}$ |  | 50 | mA |
|  |  | Average Operating Current, CMOS | $\begin{aligned} & T_{R C}=T_{R C} M i n \\ & \overline{C S}=V_{I L} T T L, I_{I / O}=0 \mathrm{~mA} \\ & \text { All Inputs at CMOS Levels } \end{aligned}$ |  | 30 | mA |
| $I_{\text {SB }}$ | Std. | Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}} \mathrm{TTL} \\ & \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA} \end{aligned}$ |  | 4 | mA |
|  | L |  |  |  | 2 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Std. | Standby Power Supply Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}$ CMOS |  | 2 | mA |
|  | L |  |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ |  | Output Low Voltage, TTL | $\mathrm{IOL}^{\text {a }}$ 8 mA |  | 0.4 | V |
|  |  | Output Low Voltage, CMOS | $\mathrm{l}_{\mathrm{OL}}= \pm 10 \mu \mathrm{~A}$ | -0.2 | 0.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | Output High Voltage, TTL | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  | V |
|  |  | Output High Voltage, CMOS | $\mathrm{l}_{\mathrm{OH}}= \pm 10 \mu \mathrm{~A}$ | $V_{C C}-0.2$ | $V_{C C}+0.2$ | V |

## Capacitance

| Symbol | Parameter | Conditions | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}($ Note 5$)$ | 8 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}($ Note 5$)$ | 10 | pF |

## Truth Table

| Mode | $\overline{\text { WE }}$ | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{I / O}$ | Current |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Not Selected <br> (Power Down) | $\bullet$ | H | $\bullet$ | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{I}_{\mathrm{SB}}, \mathrm{I}_{\mathrm{SB} 1}$ |
| Output Disabled | H | L | H | $\mathrm{Hi}-Z$ | $\mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{CC} 1}$ |
| Read | H | L | L | $\mathrm{D}_{\mathrm{OUT}}$ | $\mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{CC} 1}$ |
| Write | L | L | $\bullet$ | $\mathrm{D}_{\mathrm{IN}}$ | $\mathrm{I}_{\mathrm{CC},} \mathrm{I}_{\mathrm{CC} 1}$ |

[^1]AC Electrical Characteristics* (Note 1)

| Symbol | Parameter | NMC61256N/NMC61256N-L |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -70 |  | -100 |  | -120 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| READ CYCLE (Note 4) |  |  |  |  |  |  |  |  |
| $t_{R C}$ | Read Cycle Time | 70 |  | 100 |  | 120 |  | ns |
| $t_{\text {AA }}$ | Address Access Time |  | 70 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Selection ( $\overline{\mathrm{CS}})$ to Output Valid |  | 70 |  | 100 |  | 120 | ns |
| toe | Output Enable ( $\overline{\mathrm{OE}})$ to Output Valid |  | 30 |  | 50 |  | 60 | ns |
| tLZ | Chip Selection ( $\overline{\mathrm{CS}})$ to Output Active (Note 11) | 15 |  | 15 |  | 15 |  | ns |
| tolz | Output Enable ( $\overline{\mathrm{OE}})$ to Output Active (Note 11) | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Chip Deselection (CS) to Output in $\mathrm{Hi}-\mathrm{Z}$ (Notes 2 and 3) | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable ( $\overline{\mathrm{OE}}$ ) to Output in Hi-Z (Notes 2 and 3) | 0 | 25 | 0 | 35 | 0 | 40 | ns |
| toha | Output Hold from Address Change | 5 |  | 10 |  | 10 |  | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 70 |  | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\text {c }}$ W | Chip Selection ( $\overline{\mathrm{CS}}$ ) to End of Write (Note 10) | 60 |  | 80 |  | 85 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time (Note 7) | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 60 |  | 80 |  | 85 |  | ns |
| $t_{\text {WP }}$ | Write Pulse Width (Note 6) | 40 |  | 60 |  | 70 |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time from $\overline{\mathrm{CS}}$ (Note 8) | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t Whz }}$ | Beginning of Write to Output in Hi-Z (Note 9) | 0 | 25 | 0 | 35 | 0 | 40 | ns |
| tow | Data Valid to Write Time Overlap | 30 |  | 35 |  | 40 |  | ns |
| $t_{\text {DH }}$ | Data Hold from End of Write | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable ( $\overline{\mathrm{OE}}$ ) to Output in $\mathrm{Hi}-\mathrm{Z}$ | 0 | 25 | 0 | 35 | 0 | 40 | ns |
| tow | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns |

*Applies to Standard and L Versions.
Note 1: $A C$ test conditions $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 10 \%$.
Note 2: $t_{H Z}$ and $\mathrm{t}_{\mathrm{OH}}$ are defined as the time at which the outputs achieve the open circuit condition and are determined as: High to TRI-STATE, measured $\mathrm{V}_{\mathrm{OH}}(\mathrm{DC})-0.10 \mathrm{~V}$
Low to TRI-STATE, measured $\mathrm{V}_{\mathrm{OL}}$ (DC) +0.10 V
Note 3: At any given temperature and voltage condition, $t_{H Z}$ MAX is less than $t_{L Z}$ MIN, both for a given device and from device to device (guaranteed not tested).
Note 4: $\overline{W E}$ is high for read cycle.
Note 5: $T_{A}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$. This parameter is sampled and not $100 \%$ tested.
Note 6: A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
Note 7: $t_{A S}$ is measured from the address changes to the beginning of the write.
Note 8: tWR is measured from the earliest of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of the write cycle.
Note 9: If $\overline{\mathrm{CS}}$ is low during this period, $I / O$ pins are in the output state. At this time, the data input signals of opposite phase to the outputs must not be applied.
Note 10: If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transition or after the $\overline{\mathrm{WE}}$ transition, the outputs will remain in a Hi-Z state.
Note 11: Output active level is defined as steady state TRI-STATE level $\pm 0.1 \mathrm{~V}$.

## AC Test Conditions

Input pulse levels: Input rise and fall times:
$\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.0 \mathrm{~V}$
All input timing reference levels: $\quad 1.5 \mathrm{~V}$
Output timing reference levels: $\quad \mathrm{VOH}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$

## AC Test Load



TL/D/8807-3

Timing Waveforms


TL/D/8807-4


TL/D/8807-5

Timing Waveforms (Conitinued)


TL/D/8807-6

## Low $\mathrm{V}_{\mathrm{cc}}$ Data Retention (LVersion)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $V_{D R}$ | $V_{C C}$ for Data Retention | $\overline{C S}>V_{I H}, C M O S$ | 2.0 | 5.5 | V |
| $I_{C C D R}$ | Data Retention Current | $V_{C C}=2 V$ <br> $C S$ | $V_{I H}, C M O S$ | 200 | $\mu A$ |
| $t_{C D R}$ | Chip Deselect to Data Retention Time | See Retention Waveform | 0 |  | ns |
| $t_{R}$ | Operation Recovery Time | See Retention Waveform | $t_{R C}$ |  | ns |

## Low VCc Data Retention Waveform



## Section 2 Contents

PAGENUMBER
TTL RAM Selection Guide ..... 2-3
DEVICE DESCRIPTIONDM54S189, DM74S189DM74S289DM54S189A, DM74S189ADM85S06DM75S07, DM85S07DM75S07A, DM85S07A
DM75S68A, DM85S68,DM75S68A, DM85S68A
IDM29705, 29705A
64-Bit (16 x 4) TRI-STATE RAM ..... 2-4
64-Bit Open-Collector RAM ..... 2-4
High Speed 64-Bit TRI-STATE RAM ..... 2-4
Open Collector ..... 2-12
TRI-STATE ..... 2-12
High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAMs ..... 2-12
$16 \times 4$ Edge Triggered Registers ..... 2-20
16 Word by 4-Bit Two Port RAM/Register File ..... 2-24

## TTL RAM Selection Guide



| Size <br> (Bits) | Organization | Outputs* | Pins <br> (DIP) | P/N | $\mathrm{T}_{\text {A }}$ | Icc | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INVERTING RAMS |  |  |  |  |  |  |  |
| 64 | $16 \times 4$ | TS | 16 | DM54S189 | 50 | 110 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM74S189 | 35 | 110 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM54S189A | 30 | 100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM74S189A | 25 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | OC | 16 | DM74S289 | 35 | 110 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| NON-INVERTING RAMS |  |  |  |  |  |  |  |
| 64 | $16 \times 4$ | TS | 16 | DM75S07 | 50 | 100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM85S07 | 35 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM75S07A | 30 | 100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 16 | DM85S07A | 25 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | OC | 16 | DM85S06 | 35 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| EDGE TRIGGERED REGISTERS |  |  |  |  |  |  |  |
| 64 | $16 \times 4$ | TS | 18 | DM75S68 | 55 | 100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 18 | DM85S68 | 40 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 18 | DM75S68A | 45 | 100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $16 \times 4$ | TS | 18 | DM85S68A | 24 | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

*TS = TRI-STATE ${ }^{*}$ outputs
$O C=$ Open Collector outputs

# DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE® RAM DM74S289 64-Bit Open-Collector RAM DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM 

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA , only one-eighth that of a DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.
The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM74S289.
Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM74S189 outputs are bus connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.
Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is
available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.
The fast access time of the DM74S189A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns. The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM74S189A outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

## Features

- Schottky-clamped for high speed applications (S189A) Access from chip-enable input 17 ns max Access from address inputs 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads (S189, S189A)
- DM74S289 are functionally equivalent and have opencollector outputs
- DM54SXXX is guaranteed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Compatible with most TTL circuits
- Chip-enable input simplifies system decoding


## Connection Diagram



TL/L/9232-1

Top View

## Truth Table

| Function | Inputs |  | Output |
| :--- | :---: | :---: | :--- |
|  | Chip- <br> Enable | Read/ <br> Write |  |
| Write (Store <br> Complement of Data) | L | L | High-Impedance |
| Read | L | H | Stored Data |
| Inhibit | H | X | High-Impedance |

$H=$ High Level, L = Low Level, X = Don't Care
Order Number DM54S189J, DM54S189AJ, DM74S189J, DM74S189AJ, DM74S289J, DM74S189N, DM74S189AN or DM74S289N See NS Package Number J16A or N16E

```
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage, VCC & 7.0 V \\
Input Voltage & 5.5 V \\
Output Voltage & 5.5 V \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(+300^{\circ} \mathrm{C}\)
\end{tabular}
```


## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |
| DM54S189 | 4.5 | 5.5 | V |
| DM74S189, DM74S289 | 4.75 | 5.25 | V |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |
| DM54S189 | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DM74S189, DM74S289 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

DM54S189, DM74S189, DM74S289 Electrical Characteristics
over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $V_{C C}=\operatorname{Min}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, \\ & \mathrm{DM} 54 \mathrm{~S} 189 \end{aligned}$ | 2.4 | 3.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-6.5 \mathrm{~mA},$ DM74S189 | 2.4 | 3.2 |  | V |
| ICEX | High Level Output Current Open Collector Only | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 100 |  |
| VOL | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ | DM54S189 |  |  | 0.5 | V |
|  |  |  | DM74S189, DM74S289 |  |  | 0.45 | V |
| ${ }_{1 H}$ | High Level Input Current | $V_{C C}=\operatorname{Max}, \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}} \dot{=} \mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.45 \mathrm{~V}$ |  | 2 |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{OV} \end{aligned}$ | DM54S189, DM74S189 | -30 |  | -100 | mA |
| ICC | Supply Current (Note 5) | $V_{C C}=M a x$ |  |  | 75 | 110 | mA |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| lozh | TRI-STATE Output Current, High Level Voltage Applied | $\begin{aligned} & V_{C C}=M a x, \\ & V_{O}=2.4 V \end{aligned}$ | DM54S189, DM74S189 |  |  | 50 | $\mu \mathrm{A}$ |
| lozl | TRI-STATE Output Current, Low Level Voltage Applied | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} \end{aligned}$ | DM54S189, DM74S189 | -50 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5 V, V_{I N}=2 V, \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  |  | 4.0 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}, \\ & \text { Output "Off" } \end{aligned}$ |  |  | 6.0 |  | pF |


| DM74S189 Switching Characteristics <br> over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | Conditions | DM54S189 |  |  | DM74S189 |  |  | Units |
|  |  |  | Min | Typ (Note 2) | Max | Min | Typ (Note 2) | Max |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Access Times from Address |  |  | $\begin{gathered} C_{L}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 25 | 50 |  | 25 | 35 | ns |
| ${ }^{\text {t }} \mathrm{CZ} \mathrm{H}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }_{\text {t }}^{\text {czL }}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twzH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }}$ WZL | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{aligned} & C_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \end{aligned}$ <br> (Figure 4) |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }_{\text {t }}^{\text {CLZ }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twhz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| ${ }^{\text {t WLZ }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $t_{\text {ASW }}$ <br> tDSW <br> tcsw | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> tDHW <br> $t_{\text {CHW }}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

## DM74S289 Switching Characteristics

over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM74S289 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Time from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \\ \mathrm{R}_{\mathrm{L} 2}=600 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 25 | 35 | ns |
| ${ }^{\text {t }} \mathrm{CHL}$ | Enable Time from Chip-Enable |  |  |  | 12 | 17 | ns |
| ${ }^{\text {t WHL }}$ | Enable Time from Read/Write | Sense Recovery Time from Read/Write |  |  | 12 | 25 | ns |
| ${ }^{\text {t }}$ LLH | Disable Time from Chip-Enable |  |  |  | 12 | 20 | ns |
| ${ }^{\text {twLH }}$ | Disable Time from Read/Write |  |  |  | 13 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ASW}} \\ & \mathrm{t}_{\mathrm{DSW}} \\ & \mathrm{t}_{\mathrm{CSW}} \end{aligned}$ | Set-Up Time (Figure 2) | Address to Read/Write |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> ${ }^{\text {t.HWW }}$ | Hold Time (Figure 2) | Address from Read/Write |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DM 54 S 189 and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM74S189/289. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.


| DM54S189A, DM74S189A Switching Characteristics over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | Conditions | DM54S189A |  |  | DMM7S189A |  |  | Units |
|  |  |  | Min | Typ (Note 2) | Max | Min | Typ <br> (Note 2) | Max |  |
| $t_{\text {AA }}$ | Access Time from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 20 | 30 |  | 20 | 25 | ns |
| ${ }_{\text {t }}^{\text {CZH }}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 11 | 25 |  | 11 | 17 | ns |
| tczi | Output Enable Time to Low Level |  |  |  | 11 | 25 |  | 11 | 17 | ns |
| ${ }^{\text {twzH }}$ | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }}$ WZL | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {t }}$ CLZ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {twhz }}$ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| twLZ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| twp | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {ASW }}$ <br> tosw <br> tcsw | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 20 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {AHW }}$ <br> tDHW <br> tchw | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\min /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 54 \mathrm{~S} 189(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM74S189(A). All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.

## DM54S189(A), DM74S189(A) Switching Time Waveforms



Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}}=\approx 50 \Omega$.

## DM74S289 Switching Time Waveforms

Enable and Disable Time from Chip-Enable



FIGURE 2
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.

## Block Diagram



FIGURE 3

## AG Test Circuits

DM54S189(A)/DM74S189(A)


TL/L/9232-9
$C_{L}$ includes probe and jig capacitance.
All diodes are 1N3064.

DM74S289


TL/L/9232-10

FIGURE 4

# DM85S06 Open-Collector DM75S07/DM85S07 TRI-STATE ${ }^{\circledR}$ DM75S07A/DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAMs 

## General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA , only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.
The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM85S06.
Write Cycle: The information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM85S07 outputs are bus-connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.
Read Cycle: The stored information is available at the outputs when the read/write input is high and the chip-enable
is low. When the chip-enable is high, the outputs will be in the high-impedance state.
The fast access time of the DM75S07A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns . The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM75S07 outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

## Features

- Schottky-clamped for high speed applications (75S07A) Access from chip-enable input 17 ns max Access from address inputs 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads
- DM85S06 is functionally equivalent and has open-collector outputs
- DM75SXX is guaranteed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Compatible with most TTL logic circuits
- Chip-enable input simplifies system decoding


## Connection Diagram



TL/L/9231-1
Top View

## Truth Table

| Function | Inputs |  | Output |
| :--- | :---: | :---: | :--- |
|  | Chip- <br> Enable | Read/ <br> Write |  |
|  | L | L | High-Impedance |
| Read | L | H | Stored Data |
| Inhibit | H | X | High-Impedance |

$H=$ High Level, $L=$ Low Level, $X=$ Don't Care
Order Number DM75S07J, DM75S07AJ, DM85S06J, DM85S07J, DM85S07AJ, DM85S06N, DM85S07N or DM85S07AN See NS Package Number J16A or N16E

| Absolute Maximum Ratings (Note 1) | Operating Conditions |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | Min | Max | Units |
| Distributors for availability and specifications. | DM75S07(A) | 4.5 | 5.5 | V |
| Supply Voltage, VCC 7.0V | DM85S06/DM85S07(A) | 4.75 | 5.25 | V |
| Input Voltage 5.5V | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
| Output Voltage 5.5 V | DM75S07(A) | -55 | +125 +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DM85S06/DM85S07(A) | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.$) \quad+300^{\circ} \mathrm{C}$ |  |  |  |  |
| DM85S06, DM75S07/DM85S07, DM75 Electrical Characteristics <br> over recommended operating free-air temperature range unless | 7A/DM85S07A |  |  |  |


| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\begin{aligned} & \mathrm{lOH}=-2.0 \mathrm{~mA} \\ & \mathrm{DM} 75 \mathrm{SO7}(\mathrm{~A}) \end{aligned}$ | 2.4 | 3.4 |  | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}, \\ & \mathrm{DM} 85 \mathrm{SO7}(\mathrm{~A}) \end{aligned}$ | 2.4 | 3.2 |  | V |
| $l_{\text {CEX }}$ | High Level Output Current Open-Collector Only | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $V_{C C}=\mathrm{Min}$ | $\mathrm{l} \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.45 | V |
|  |  |  | $\mathrm{lOL}=20 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{IIH}^{\text {H}}$ | High Level Input Current | $V_{C C}=M a x, V_{1}=2.4 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $V_{C C}=M a x, V_{1}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ILL | Low Level Input Current | $V_{C C}=M a x, V_{1}=0.40 \mathrm{~V}$ |  |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\begin{aligned} & V_{C C}=M a x, V_{O}=0 V \\ & D M 75 S 07(A), D M 85 S 07(A) \end{aligned}$ |  | -30 |  | -90 | mA |
| lcc | Supply Current (Note 5) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  |  | 75 | 100 | mA |
| VIC | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | mA |
| IOZH | TRI-STATE Output Current, High Level Voltage Applied | $\begin{aligned} & V_{C C}=M a x, V_{O}=2.4 \mathrm{~V} \\ & D M 75 S 07(A), D M 85 S 07(A) \end{aligned}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| IozL | TRI-STATE Output Current, Low Level Voltage Applied | $\begin{aligned} & V_{C C}=M a x, V_{O}=0.4 \mathrm{~V} \\ & D M 75 S 07(A), D M 85 S 07(A) \end{aligned}$ |  | -40 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & V_{C C}=5 V, V_{I N}=2 V \\ & T_{A}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \end{aligned}$ |  |  | 4 |  | pF |
| $\mathrm{Co}_{0}$ | Output Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1 \mathrm{MHz} \\ & \text { Output "Off" } \end{aligned}$ |  |  | 6 |  | pF |


| Symbol | Parameter |  | Conditions | DM75S07 |  |  | DM85S07 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 1) | Max | Min | Typ <br> (Note 1) | Max |  |
| $t_{\text {A }}$ | Access Time from Addre |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 25 | 50 |  | 25 | 35 | ns |
| ${ }^{\text {t }} \mathrm{CZH}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| $t_{\text {czi }}$ | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| twzH | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| twZL | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }_{\text {t }}^{\text {CLZ }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| twhz | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| ${ }^{\text {twLZ }}$ | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| twp | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\text {ASW }} \\ & \mathrm{t}_{\mathrm{DSW}} \\ & \mathrm{t}_{\mathrm{CSW}} \end{aligned}$ | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> $t_{\mathrm{CHW}}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

## DM75S07A/DM85S07A Switching Characteristics

over recommended operating ranges of $\mathrm{T}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{CC}}$ unless otherwise noted

| Symbol | Parameter |  | Conditions | DM75S07A |  |  | DM85S07A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \\ \hline \end{gathered}$ | Max |  |
| $t_{\text {AA }}$ | Access Time from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 20 | 30 |  | 20 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CZH}$ | Output Enable Time to High Level | Access Times from Chip-Enable |  |  | 12 | 25 |  | 12 | 17 | ns |
| tCZL | Output Enable Time to Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| twZH | Output Enable Time to High Level | Sense Recovery Times from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| twZL | Output Enable Time to Low Level |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Output Disable Time from High Level | Disable Times from Chip-Enable | $\begin{gathered} C_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=280 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 12 | 25 |  | 12 | 17 | ns |
| ${ }^{\text {t CLZ }}$ | Output Disable Time from Low Level |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| tWHZ | Output Disable Time from High Level | Disable Times from Read/Write |  |  | 15 | 35 |  | 15 | 25 | ns |
| twLz | Output Disable Time from Low Level |  |  |  | 15 | 35 |  | 15 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 20 |  |  | ns |
| tASW <br> $t_{\text {DSW }}$ <br> tcsw | Set-Up Time (Figure 1) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 20 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> $t_{\text {DHW }}$ <br> $t^{\text {tchw }}$ | Hold Time (Figure 1) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified $\mathrm{min} /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 75 \mathrm{~S} 07(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM85S07(A). All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.

## DM75S07(A)/DM85S07(A) Switching Time Waveforms



FIGURE 1
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}}=\approx 50 \Omega$.

| DM75S06/DM85S06 Switching Characteristics over recommended operating ranges of $T_{A}$ and $V_{C C}$ unless otherwise noted |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | Conditions | DRA75S06 |  |  | DM855S06 |  |  | Units |
|  |  |  | Min | Typ (Note 1) | Max | Min | Typ (Note 1) | Max |  |
| $t_{\text {AA }}$ | Access Times from Address |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \\ \mathrm{R}_{\mathrm{L} 2}=600 \Omega \\ \text { (Figure 4) } \end{gathered}$ |  | 25 | 50 |  | 25 | 35 | ns |
| ${ }^{\text {t }} \mathrm{CHL}$ | Enable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 17 | ns |
| twhL | Enable Time from Read/Write | Sense Recovery Time from Read/Write |  |  | 13 | 35 |  | 13 | 25 | ns |
| ${ }^{\text {t }}$ L ${ }^{\text {H }}$ | Disable Time from Chip-Enable |  |  |  | 12 | 25 |  | 12 | 20 | ns |
| ${ }^{\text {twLH }}$ | Disable Time from Read/Write |  |  |  | 13 | 35 |  | 13 | 25 | ns |
| $t_{\text {WP }}$ | Width of Write Enable Pulse (Read/Write Low) |  |  | 25 |  |  | 25 |  |  | ns |
| $t_{\text {ASW }}$ <br> tDSW <br> tcsw | Set-Up Time (Figure 2) | Address to Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data to Read/Write |  | 25 |  |  | 25 |  |  | ns |
|  |  | Chip-Enable to Read/Write |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {AHW }}$ <br> tDHW <br> $\mathrm{t}_{\mathrm{CHW}}$ | Hold Time (Figure 2) | Address from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Data from Read/Write |  | 0 |  |  | 0 |  |  | ns |
|  |  | Chip-Enable from Read/Write |  | 0 |  |  | 0 |  |  | ns |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Unless otherwise specified min/max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 75 \mathrm{~S} 07(\mathrm{~A})$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM85S07(A). All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.
Note 5: ICC is measured with all inputs grounded; and the outputs open.
DM75S06/DM85S06 Switching Time Waveforms


## DM75S06/DM85S06 Switching Time Waveforms (Continued)



TL/L/9231-7
FIGURE 2 (Continued)
Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.
Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.
Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$ and $\mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.

## Block Diagram



TL/L/9231-8
FIGURE 3

## AC Test Circuits

National Semiconductor Corporation

## DM75S68/DM85S68/DM75S68A/DM85S68A $16 \times 4$ Edge Triggered Registers

## General Description

These Schottky memories are addressable " $D$ " register files. Any of its 16 four-bit words may be asynchronously read or may be written into on the next clock transition. An input terminal is provided to enable or disable the synchronous writing of the input data into the location specified by the address terminals. An output disable terminal operates only as a TRI-STATE® output control terminal. The addressable register data may be latched at the outputs and retained as long as the output store terminal is held in a low state. This memory storage condition is independent of the state of the output disable terminal.
All input terminals are high impedance at all times, and all outputs have low impedance active drive logic states and the high impedance TRI-STATE condition.

## Features

- On-chip output register
- PNP inputs reduce input loading
- Edge triggered write
- High speed-20 ns typ
- All parameters guaranteed over temperature
- TRI-STATE output
- Schottky-clamped for high speed
- Optimized for register stack applications
- Typical power dissipation-350 mW


## Logic and Block Diagram



| Pin Names |  |
| :--- | :--- |
| $A_{0}-A_{3}$ | Address Inputs |
| $D_{1}-D_{4}$ | Data Inputs |
| $O_{1}-0_{4}$ | Data Outputs |
| $\overline{W E}$ | Write Enable |
| $C L K$ | Write Clock Input |
| $\overline{O S}$ | Output Store |
| $O D$ | Output Disable |


| OD | $\overline{W_{E}}$ | CLK | $\overline{\mathrm{O}}$ | MODE | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | 0 | Output Store | Data From Last Addressed Location |
| x | 0 | $\Omega$ | X | Write Data | Dependent on State of OD and $\overline{O S}$ |
| 0 | x | x | 1 | Read Data | Data Stored in Addressed Location |
| 1 | $x$ | $x$ | 0 | Output Store | High Impedance State |
| 1 | X | X | 1 | Output Disable | High Inpedance State |

$0=$ Low Level
$1=$ High Level
$X=$ Don't Care

TL/F/9233-1

| Absolute Maximum Ratings (Note 1) |  |
| :--- | ---: |
| If Military/Aerospace specified devices are required, |  |
| contact the National Semiconductor Sales Office/ |  |
| Distributors for availability and specifications. |  |
| Supply Voltage | 7.0 V |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | Min | Max | Units |
| :---: | :---: | :---: | :---: |
| Supply Voltage, VCC |  |  |  |
| DM85S68/DM85S68A | 4.75 | 5.25 | V |
| DM75S68/DM75S68A | 4.5 | 5.5 | V |
| Temperature, T |  |  |  |
| DM85S68/DM85S68A | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| DM75S68/DM75S68A | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{VOH}^{\text {O }}$ | High Level Output Voltage | $V_{C C}=M i n$ | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA},$ <br> DM75S68/DM75S68A | 2.4 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-5.2 \mathrm{~mA}, \\ & \mathrm{DM} 85 \mathrm{~S} 68 / \mathrm{DM} 85 \mathrm{~S} 68 \mathrm{~A} \end{aligned}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{C C}=M i n, \\ & l_{O L}=16 \mathrm{~mA} \end{aligned}$ | DM75S68/DM75S68A |  |  | 0.5 | V |
|  |  |  | DM85S68/DM85S68A |  |  | 0.45 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | High Level Input Current at Maximum Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V} \end{aligned}$ | Clock Input |  |  | -500 | $\mu \mathrm{A}$ |
|  |  |  | All Others |  |  | -250 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OL}}=\mathrm{OV}$ |  | -20 |  | -55 | mA |
| ICC | Supply Current | $V_{C C}=\operatorname{Max}$ |  |  | 70 | 100 | mA |
| VIC | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| loz | TRI-STATE Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | +40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2. Unless otherwise specified $\mathrm{min} /$ max limits apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the $\mathrm{DM} 75 \mathrm{~S} 68 / \mathrm{DM} 75 \mathrm{~S} 68 \mathrm{~A}$ and across the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range for the DM85S68/DM85S68A. All typicals are given for $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Note 4: Only one output at a time should be shorted.
Switching Characteristics over recommended operating range of $T_{A}$ and $V_{C C}$ unless otherwise noted

| Symbol | Parameter |  | DM75S68 |  | DM85S68 |  | DM75S68A |  | DM85S68A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Мах | Min | Мах |  |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable to High Level |  |  | 40 |  | 35 |  | 40 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | Output Enable to Low Level |  |  | 30 |  | 24 |  | 30 |  | 24 | ns |
| $t_{H z}$ | Output Disable Time from High Level |  |  | 35 |  | 15 |  | 35 |  | 15 | ns |
| tLZ | Output Disable Time from Low Level |  |  | 35 |  | 18 |  | 35 |  | 18 | ns |
| $\begin{aligned} & t_{\mathrm{AA}} \\ & \mathrm{t}_{\mathrm{OSA}} \\ & \mathrm{t}_{\mathrm{CA}} \\ & \hline \end{aligned}$ | Access Time | Address to Output |  | 55 |  | 40 |  | 45 |  | 24 | ns |
|  |  | Output Store to Output |  | 35 |  | 30 |  | 35 |  | 20 | ns |
|  |  | Clock to Output |  | 50 |  | 40 |  | 50 |  | 35 | ns |

over recommended operating range of $T_{A}$ and $V_{C C}$ unless otherwise noted (Continued)

| Symbol | Parameter |  | DM75S68 |  | DM85S68 |  | DM75S68A |  | DM85S68A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ASC }}$ <br> $t_{\text {DSC }}$ <br> $t_{\text {ASOS }}$ <br> twesc <br> tossc | Set-Up Time | Address to Clock | 25 |  | 15 |  | 25 |  | 15 |  | ns |
|  |  | Data to Clock | 15 |  | 5 |  | 15 |  | 5 |  | ns |
|  |  | Address to Output Store | 40 |  | 30 |  | 40 |  | 10 |  | ns |
|  |  | Write Enable Set-Up Time | 10 |  | 5 |  | 10 |  | 5 |  | ns |
|  |  | Store before Write | 15 |  | 10 |  | 15 |  | 10 |  | ns |
| $t_{\text {AHC }}$ <br> $t_{D H C}$ <br> $\mathrm{t}_{\mathrm{AHOS}}$ <br> twehc | Hold Time | Address from Clock | 15 |  | 10 |  | 15 |  | 10 |  | ns |
|  |  | Data from Clock | 20 |  | 15 |  | 20 |  | 15 |  | ns |
|  |  | Address from Output Store | 10 |  | 5 |  | 10 |  | 2 |  | ns |
|  |  | Write Enable Hold Time | 20 |  | 15 |  | 20 |  | 10 |  | ns |

Connection Diagram


Top View
Order Number DM75S68J, DM85S68J, DM85S68N, DM75S68AJ, DM85S68AJ or DM85S68AN

See NS Package Number J18A or N18A

## AC Test Circuit and Switching Time Waveforms




TL/L/9233-4



Output Store Access, Set-Up and Hold Time


TL/L/9233-7
Output Disable and Enable Time


OUTPUT
DISABLE


TL/L/9233-8

National

## IDM29705/29705A 16-Word by 4-Bit Two-Port RAM/Register File

## General Description

The IDM29705 and IDM29705A are 16-word by 4-bit RAM/ Register File chips housed in a standard 28-pin dual-in-line package. The IDM29705 and the IDM29705A feature TRI-STATE® outputs. These RAMs, which are fabricated using SCL® (Schottky ECL Technology) feature two separate output ports that enable any two 4-bit words to be read from these outputs simultaneously. Each output port contains a four-bit latch. A common Latch Enable (LE) input is used to control all eight latches. The device, which has two Write Enable (WE) inputs, is designed so that either Write Enable ( $\mathrm{WE}_{1}$ or $W E_{2}$ ) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge-triggered.
The device, which has fully decoded A-address and B-address fields, can address any of the 16 memory words for the A-output port and, simultaneously, select any of the 16 words for presentation at the B-output port. Incoming data is written into the four-bit RAM word selected by the B-address. The $D$ inputs are used to load the new data into the device.
Several of these devices can be cascaded to increase the total number of memory words in the system. When $\overline{O E-A}$ is high, the A-output port is in the high-impedance mode. $\overline{\mathrm{OE}-\mathrm{B}}$, when high, forces the B-output port to the high-impedance state.

The writing of new data into the RAM is controlled by the Write Enable inputs. With both Write Enable inputs low, data is written into the word selected by the B-address field. The memory outputs follow the data inputs during writing if the Latch Enable (LE) is high. With either Write Enable high, no data is written into the RAM.

## Features and Benefits

- 16-word by 4-bit, 2-port RAM/Register Files
- Two output ports, each with separate output control

■ 4-bit latches on each output port

- Non-inverted data output with respect to data input
- Output enable and write enable inputs provide ease in cascading
- SCL technology (Schottky ECL) provides ECL speeds while keeping low power Schottky input/output voltage and power consumption compatibility
- $100 \%$ reliability testing in compliance with MIL-STD-883


## IDM29705/29705A Block Diagram



TL/L/9234-1

$$
\begin{aligned}
& \text { Absolute Maximum Ratings } \\
& \text { If Military/Aerospace specified devices are required, } \\
& \text { contact the National Semiconductor Sales Office/ } \\
& \text { Distributors for availability and specifications. } \\
& \text { Storage Temperature } \\
& \text { Temperature (Ambient) Under Bias } \\
& \text { Supply Voltage to Ground Potential } \\
& \text { ( } 65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& \text { DC Voltage Applied to Outputs for } \\
& \text { High Output State } \\
& \text { DC Input Voltage } \\
& \text { DC Output Current, into Outputs } \\
& \text { DC Input Current }
\end{aligned}
$$

## Operating Range

| P/N | Ambient <br> Temperature | V $\mathbf{C C}$ |
| :--- | :---: | ---: |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |  |
| IDM29705JC | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |
| IDM29705JM, JM/883 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| IDM29705AJC, NC |  |  |
| IDM29705AJM, $\mathrm{JM} / 883$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |

Standard Screening (coniorms to MLL-STD-883 for Class C parts)

| Step | MIL-STD-883 Method | Conditions | Level |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | DC, PC | DM, FM |
| Pre-Seal Visual Inspection | 2010 | B | 100\% | 100\% |
| Stabilization Bake | 1008 | C: $24-$ hour $150^{\circ} \mathrm{C}$ | 100\% | 100\% |
| Temperature Cycle | 1010 | $\begin{gathered} \mathrm{C}:-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ 10 \text { cycles } \\ \hline \end{gathered}$ | 100\% | 100\% |
| Centrifuge | 2001 | B: $10,000 \mathrm{G}$ | 100\% | 100\% |
| Fine Leak | 1014 | A: $5 \times 10^{-8} \mathrm{~atm}-\mathrm{cc} / \mathrm{cm}^{3}$ | 100\% | 100\% |
| Gross Leak | 1014 | C2: Fluorocarbon | 100\% | 100\% |
| Electrical Test <br> Subgroups 1 and 7 and 9 | 5004 | See below for definitions of subgroups | 100\% | 100\% |
| Insert Additional Screening Here for Class B Parts |  |  |  |  |
| Group A Sample Tests <br> Subgroup 1 <br> Subgroup 2 <br> Subgroup 3 <br> Subgroup 7 <br> Subgroup 8 <br> Subgroup 9 | 5005 | See below for definitions of subgroups | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \end{aligned}$ | $\begin{aligned} & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \\ & \text { LTPD }=7 \\ & \text { LTPD }=5 \end{aligned}$ |

## Additional Screening for Class B Parts

$\begin{array}{|c|c|l|c|}\hline \text { Step } & \begin{array}{c}\text { MIL-STD-883 } \\ \text { Method }\end{array} & \text { Conditions } & \text { Level } \\$\cline { 4 - 4 } \& \& DMB, FMB <br> \hline Burn-In \& 1015 \& D: $\left.125^{\circ} \mathrm{C}, & 100 \% \\ & & 160 \text { hours min }\end{array}\right]$

Group A Subgroups as defined in ML-STD. 883, method 5005)

| Subgroup | Parameter | Temperature |
| :---: | :---: | :---: |
| 1 | DC | $25^{\circ} \mathrm{C}$ |
| 2 | DC | Maximum rated temperature |
| 3 | DC | Minimum rated temperature |
| 7 | Function | $25^{\circ} \mathrm{C}$ |
| 8 | Function | Maximum and minimum |
|  |  | rated temperature |
| 9 | Switching | $25^{\circ} \mathrm{C}$ |
| 10 | Switching | Maximum rated temperature |
| 11 | Switching | Minimum rated temperature |

Electrical Characteristics (over operating temperature range, unless otherwise noted)

| Symbol <br> $\mathrm{V}_{\mathrm{OH}}$ | Parameter <br> Output HIGH Voltage <br> (IDM29705 only) | Test Conditions (Note 1) |  |  | $\begin{gathered} \text { Min. } \\ \hline 2.4 \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \\ \hline \end{gathered}$ | Max. | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\min \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | Mil, $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  |  |  |  |  |
|  |  |  | Com'l, $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\min \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{lOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 |  |
|  |  |  | $\mathrm{lOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 | Volts |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  |  | 0.5 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ (Note 4) |  |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{min}, \mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | $\mathrm{A}_{\mathrm{i}}, \mathrm{B}_{\mathrm{i}}$ |  |  | -0.25 | mA |
|  |  |  |  | Others |  |  | -0.36 |  |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\max , \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| loz | Off state (High Impedance) Output Current | $\begin{aligned} & V_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\max$ |  | 29705A | -30 |  | -85 | mA |
|  |  |  |  | 29705 | -25 |  | -85 |  |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\max$ |  |  |  | 120 | 175 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~T}=70^{\circ} \mathrm{C}$ |  |  |  | 155 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}=125^{\circ} \mathrm{C}$ |  |  |  | 145 | mA |

Note 1: For conditions shown as Min. or Max., use the appropriate value specified under Electrical Characteristics for the applicable device type.
Note 2: Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
Note 4: 29705A commercial temperature range only.
Switching Characteristics (Input Levels $=0 \mathrm{~V}$ and 3.0 V , Transitions measured at 1.5 V ) Combinational Delays (in nanoseconds) $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Parameter | From | To | Conditions | Comm'I <br> Max. (Note 1) |  | $\begin{gathered} \text { Mil } \\ \text { Max. } \\ \text { (Note 2) } \\ \hline \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | 705 | 705A | 705 | 705A |
| Access Time | A Address Stable | YA Stable | $L E=H I G H$ | 40 | 30 | 55 | 35 |
|  | B Address Stable | YB Stable |  | 40 | 30 | 55 | 35 |
|  | Both WE LOW | $Y A=D$ | LE $=$ HIGH, $A=B$ | 45 | 45 | 48 | 45 |
|  |  | $Y B=D$ | $\mathrm{LE}=\mathrm{HIGH}$ | 45 | 45 | 48 | 45 |
| Turn-On Time | OE-A or OE-B LOW |  |  | 25 | 20 | 25 | 25 |
| Turn-Off Time | OE-A or OE-B HIGH | YA or YB Off | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}($ Note 3) | 20 | 20 | 20 | 20 |
| Reset Time | A-LO LOW | YA LOW |  | 20 | 20 | 30 | 25 |
| Enable Time | LE HIGH | YA and YB Stable |  | 25 | 20 | 25 | 25 |
|  | Data In | $Y A$ or $Y B=D$ | $\begin{aligned} & \text { LE }=\mathrm{HIGH}, \mathrm{WE} \\ & \text { both LOW, } A=B \end{aligned}$ | 45 | 45 | 45 | 45 |

Switching Characteristics (Continued)
Minimum Setup and Hold Times (in nanoseconds)

| Parameter | From | To | Conditions | Comm'l <br> Max. <br> (Note 1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  | 705 | 705A | 705 | 705A |
| Data Setup Time | D Stable | Either WE HIGH |  | 20 | 15 | 25 | 20 |
| Data Hold Time | Either WE HIGH | D Changing |  | 0 | 0 | 0 | 0 |
| Address Setup Time | B Stable | Both WE LOW |  | 3 | 0 | 5 | 3 |
| Address Hold Time | Either WE HIGH | B Changing |  | 0 | 0 | 0 | 0 |
| Latch Close <br> Before Write Begins | LE LOW | $\mathrm{WE}_{1}$ LOW | WE ${ }_{2}$ LOW | 0 | 0 | 0 | 0 |
|  | LE LOW | WE ${ }_{2}$ LOW | $\mathrm{WE}_{1}$ LOW | 0 | 0 | 0 | 0 |
| Address Setup <br> Before Latch Closes | A or B Stable | LE LOW |  | 20 | 15 | 40 | 20 |
| Minimum Pulse Widths (in nanoseconds) |  |  |  |  |  |  |  |
| Write Pulse Width | $\mathrm{WE}_{1}$ | HIGH-LOW-HIGH | WE2LOW | 25 | 20 | 25 | 20 |
|  | $\mathrm{WE}_{2}$ | HIGH-LOW-HIGH | WE1LOW | 20 | 20 | 20 | 20 |
| A Latch Reset Pulse | A-LO | HIGH-LOW-HIGH |  | 20 | 15 | 20 | 15 |
| Latch Data Capture | LE | LOW-HIGH-LOW | Address Stable | 20 | 15 | 20 | 15 |

Note 1: $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$.
Note 2: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$.
Note 3: Measured from 1.5 V at the input to 0.5 V change in the output level.

## Function Tables

Write Control

| $\overline{W E}_{\mathbf{1}}$ | $\overline{W E}_{\mathbf{2}}$ | Function | RAM Outputs at Latch Inputs |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | B-Port |  |
| L | L | Write D into B | A data $(A \neq B)$ | D input data |
| X | H | No write | A data | B data |
| H | X | No write | A data | B data |

## YA Read

| Inputs |  |  | YA Outputs | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OE-A }}$ | $\overline{\text { A-LO }}$ | LE |  |  |
| H | X | X | Z | High impedance |
| L | L | X | L | Force YA LOW |
| L | H | H | A-Port RAM data | Latches transparent |
| L | H | L | NC | Latches retain data |

Function Tables (Continued)
YB Read

| Inputs |  | YB Output | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}-\mathrm{B}}$ | LE |  |  |
| H | X | Z | High impedance <br> Latches transparent |
| L | H | B-Port RAM data | NC |

$H=H I G H \quad Z=$ High impedance
$L=L O W \quad N C=$ No change
$\mathrm{x}=$ Don't care

## Pinout Descriptions of the IDM29705/29705A

$D_{3}-D_{0}$ : Through these inputs new data can be written in the location specified by the $B$-address inputs.
$\mathbf{A}_{\mathbf{3}}-\mathbf{A}_{0}$ : The 4-bit address presented at the A inputs selects one of the 16 memory words for presentation at the A-data latch outputs.
$\mathrm{B}_{3}-\mathrm{B}_{0}$ : The 4-bit address presented at the B inputs selects one of the 16 memory words for presentation at the $B$-data latch outputs. This address also selects the location into which data is written.
$Y_{A_{3}}-Y_{0}$ : The four A-data latch outputs.
$\mathrm{YB}_{3}-\mathrm{YB}_{0}$ : The four B -data latch outputs.
$\overline{W E}_{1}, \overline{W E}_{2}$ : Write enable inputs. When both are low, enables data to be written into the RAM location selected by the Baddress field. When either Write Enable input is high, no data can be written into memory.
OE-A: A-port output enable. When low, data in the A-data latch is present at the $Y A_{i}$ outputs. When high, the $Y A_{i}$ outputs are in the high-impedance mode.
$\overline{\mathrm{OE}-\mathrm{B}: ~ B-p o r t ~ o u t p u t ~ e n a b l e . ~ W h e n ~ l o w, ~ d a t a ~ i n ~ t h e ~ B-d a t a ~}$ latch is presented at the $\mathrm{YB}_{\mathrm{i}}$ outputs. When high, the $\mathrm{YB}_{\mathrm{i}}$ outputs are in the high-impedance mode.

LE: Latch enable. The LE input acts as control for both the RAM-A and RAM-B output ports. When high the latches are transparent and data from the RAM, as selected by the A and $B$ address inputs, is presented at the outputs. When low, the latches retain the last data read from the RAM regardless of the current $A$ and $B$ address inputs.

A-LO: Force A to zero. This input operates to force the Aport latch outputs low independent of the LE input or A address inputs. The A-output bus can be forced low using this control input. With $\overline{A-L O}$ high, the $A$ latches operate in their normal manner. Once forced low, the A latches remain low independent of the $\bar{A}-L O$ input if the Latch Enable (LE) is low.

IDM29705/29705A Connection Diagram and Test Load


TL/L/9234-2


TL/L/9234-3
Note 1: $C_{L}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.
Note 3: S1 and S3 are closed while S2 is open for $t_{\text {PZH }}$ test. S1 and S2 are closed while S3 is open for $t_{P Z L}$ test.
Note 4: $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

Section 3
TTL FIFOs

## Section 3 Contents

## DM75/85X431 $64 \times 8$ No-Fall-Through FIFO Memory

## General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 64 words by 8 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

## Features

- $64 \times 8$-bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and read clock frequencies
- Totally independent asynchronous write and read clocks
- Cascadable to any depth and/or width (requiring no external hardware)
- Status outputs indicate full, empty and partially-filled conditions
■ 24-pin $0.3^{\prime \prime}$ wide DIP package
- TTL I/O signal levels
- Single +5 V supply


## Applications

- Data rate translator for computer peripheral controller, eg. disc, tape, printer, graphic display, etc.
- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP
- Real-time data acquisition buffer
- Variable length shift register for real-time signal delay
- Variable length pipeline register for multiprocessing, DSP, graphics, image analysis, etc.


## Block and Connection Diagrams



TL/L/8676-2

Dual-In-Line Package


Top View
Order Numbers DM75/85X431J or DM85X431N
NS Package Numbers J24F or N24C

## Absolute Maximum Ratings

| If Military/Aerospace specified devices are required, |  |
| :--- | ---: |
| contact the National Semiconductor Sales Office/ |  |
| Distributors for availability and specifications. |  |
| Supply Voltage, VCC | 7 V |
| Input Voltage | 7 V |

Off-State Output Voltage
5.5 V

Storage Temperature
ESD Susceptibility (Note 5)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
To Be Determined

Electrical Characteristics Over Operating Conditions DM75/DM85X431

| Symbol | Parameter | Conditions |  | Guaranteed Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IC }}$ | Input Clamp Voltage | $V_{C C}=M i n$, | $Y_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| IIL | Low-Level Input Current | $V_{C C}=$ Max, | $V_{1}=0.45 \mathrm{~V}$ |  |  | -0.4 | mA |
| $\mathrm{IIH}^{\text {H}}$ | High-Level Input Current | $V_{C C}=M a x$, | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Maximum Input Current | $V_{C C}=M a x$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \text { for }$ <br> Q Outputs $\mathrm{IOL}=4 \mathrm{~mA}$ for IR, OR and FLAG Outputs |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & V_{C C}=M i n \\ & V_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-0.9 \mathrm{~mA} \text { for }$ <br> Q Outputs $\mathrm{IOH}_{\mathrm{O}}=-0.6 \mathrm{~mA}$ for IR, OR and FLAG Outputs | 2.4 |  |  | V |
| los | Output Short-Circuit Current (Note 1) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$, | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -30 |  | -80 | mA |
| Icc | Supply Current | $V_{C C}=M a x$ Inputs Low, Outputs Open |  |  | 200 |  | mA |

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
Operating Conditions (Note 3)

| Symbol | Parameter | DM75X431 |  |  | DM85X431 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{T}_{\text {A }}$ | Operating Free-Air Temperature (Note 2) | $-55$ |  | +125 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| twWH | WC Pulse Width High |  |  |  |  | 12 | 15 | ns |
| $t_{\text {WWL }}$ | WC Pulse Width Low |  |  |  |  | 7 | 10 | ns |
| tsDW | Input Data Setup |  |  |  |  | 13 | 17 | ns |
| $t_{\text {HDW }}$ | Input Data Hold Time |  |  |  |  | 0 | 5 | ns |
| $t_{\text {WRH }}$ | RC Pulse Width High |  |  |  |  | 7 | 10 | ns |
| tWRL | RC Pulse Width Low |  |  |  |  | 7 | 10 | ns |
| twM | Master Reset Pulse Width (Note 4) |  |  |  |  | 38 | 50 | ns |
| $t_{\text {RMW }}$ | Reset Recovery Time |  |  |  |  | 38 | 50 | ns |

Note 2: Ambient Temperature.
Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.
Note 4: Minimum time between any two consecutive transitions on the MR/FS input.
Note 5: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

Switching Characteristics Over Operating Conditions

| Symbol | Parameter | Initial Conditions | DM75X431 |  |  | DM85X431 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| fwc | Write Frequency |  |  |  |  |  | 40 | 35 | MHz |
| $\mathrm{f}_{\mathrm{RC}}$ | Read Frequency |  |  |  |  |  | 40 | 50 | MHz |
| tPRQ | RC to Data Output |  |  |  |  |  | 20 | 27 | ns |
| tPWOH | WC to OR High | Empty, RC = H |  |  |  |  | 15 | 20 | ns |
| $t_{\text {PWIH }}$ | WC Falling to IR High | < 63 Words |  |  |  |  | 11 | 15 | ns |
| tpWHIL | WC Rising to IR Low | < 63 Words |  |  |  |  | 11 | 15 | ns |
| tpwLIL | WC Falling to IR Low | 63 Words, RC $=\mathrm{H}$ |  |  |  |  | 11 | 15 | ns |
| tpRIH $^{\text {l }}$ | RC to IR High | Full, WC = L |  |  |  |  | 15 | 20 | ns |
| $\mathrm{t}_{\text {PROH }}$ | RC to OR High | > 1 Word |  |  |  |  | 13 | 18 | ns |
| $\mathrm{t}_{\mathrm{PROL}}$ | RC to OR Low |  |  |  |  |  | 10 | 14 | ns |
| $t_{\text {PRIL }}$ | RC Falling to IR Low | 63 Words, WC = H |  |  |  |  | 13 | 18 | ns |
| $t_{\text {PWFH }}$ | WC to FLAG High |  |  |  |  |  | 27 | 36 | ns |
| $t_{\text {PRFL }}$ | RC to FLAG Low |  |  |  |  |  | 27 | 36 | ns |
| tPDQ | Transparent D to Q | Empty, WC = H |  |  |  |  | 34 | 45 | ns |
| $\mathrm{t}_{\text {PWQ }}$ | WC Rising to Q | Empty |  |  |  |  | 34 | 45 | ns |
| tPMIH | MR to IR High | Full |  |  |  |  | 28 | 38 | ns |
| $\mathrm{t}_{\mathrm{PMOL}}$ | MR to OR Low |  |  |  |  |  | 15 | 20 | ns |
| tPMFL | MR to FLAG Low |  |  |  |  |  | 28 | 38 | ns |

## Pin Description

$V_{C C} \quad$ Supply voltage.
D0-D7 8-bit data input bus.
Q0-Q7 8-bit data output bus (non-inverted).
WC Write Clock input-latches in data word from D-bus on a high-to-low transition (except when FIFO is full). Data enters the memory while WC is high.
RC Read Clock input-presents next data word onto Q-bus on a low-to-high transition (except when FIFO is empty).
IR Input Ready status output-when high indicates FIFO is ready for another write cycle, ie., FIFO is not full. IR is forced low whenever WC is high (except during 64th write cycle) to accommodate cascading.
OR Output Ready status output-when high indicates FIFO is ready for another read cycle, ie., FIFO is not empty. OR is forced low whenever RC is low to accommodate cascading.
MR/FS Master Reset/FLAG Select input-resets the FIFO to the empty state (internal pointers reset to zero) on either a low-to-high or high-to-low transistion. The state of the MR/FS input during operation selects the waveform to be presented on the FLAG status output.
FLAG Intermediate status FLAG output-if MR/FS input is low, then a high output on FLAG indicates FIFO is at least one quarter filled ( 16 or more words remaining in memory). If MR/FS is high, then a high output on FLAG indicates FIFO is at least three quarters filled ( 48 or more words remaining).


Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%$ $90 \%$ ) $=2.5 \mathrm{~ns}$
Measurements made at 1.5 V

TL/L/8676-10

## Functional Description

The NFT FIFO is implemented using a $64 \times 8$-bit RAM with separate write and read ports. The write port is addressed by the write pointer and the read port by the read pointer. While the WC input is high, a data word on the $D$ inputs is written into the write port of the RAM. The write pointer (initially zero) is incremented on the falling edge of WC, thus concluding a write cycle. The RAM contents addressed by the read pointer (also initially zero) are always presented on the $Q$ outputs. Thus the first word appears on the $Q$ outputs as it is being written. The rising edge of RC increments the read pointer which then accesses the next data word from the RAM's read port.
When the value of the write pointer equals the read pointer, then the FIFO is empty, ie., any data words which had been written have also been read. When the value of the write pointer exceeds the read pointer by 64, then the FIFO is full, ie., the next RAM location into which data should be written contains the oldest word that has not yet been read.
The IR and OR status outputs indicate the full and empty conditions, respectively. When WC is brought low at the end of a write cycle, IR would go high if the FIFO is still not full. If the FIFO becomes full, IR would become low until a vacant

## Functional Description (Continued)

RAM location is made available resulting from a read operation (or the Master Reset is activated). WC should remain low until IR goes high. If WC is brought high while IR is still low, then the entire write cycle would be ignored, the RAM contents and write pointer remaining unchanged.
IR is usually driven low whenever WC is high in order to accommodate cascading as described later. However, during the final write cycle (in which the last vacant location is being written) IR would remain high if and as long as RC is high. This is to provide sufficient cycle times to guarantee the proper transfer of data between cascaded devices while reading.
The OR output would go high after the rising edge of RC if the FIFO remains not empty. OR is initially low following a reset until the first word is written into the FIFO. RC should remain high until OR goes high. If RC is brought low before OR goes high, then the read cycle would be inhibited and the next rising edge of RC would not increment the read pointer.
The FIFO resets to the empty state (write and read pointers reset to zero) on either the rising or falling edge of the MR/FS input. Following a reset, IR will be high, provided WC is low, OR and FLAG will be low. WC and RC may be in either state when a reset occurs.
If WC is high following a reset, the first write cycle would not commence until after WC is returned low (a high output on IR must be observed before the FIFO performs any write cycle). Likewise, if RC is low following a reset, the first read cycle would not commence until RC is returned high and a high output is observed on OR (returning RC high does not advance the read pointer).
The FIFO may be operated while the MR/FS input is held either low or high. The state of the MR/FS input during operation selects one of two waveforms to appear on the FLAG status output.
If the FIFO is operated while the MR/FS input is held low, then the FLAG output would indicate when the FIFO is at least one quarter filled, i.e., when the write pointer value exceeds the read pointer by at least 16. If the FIFO is operated while MR/FS is high, then FLAG would indicate when the FIFO is at least three quarters filled, as shown in the following truth table:

| \# WORDS <br> STORED | FLAG OUTPUT |  |
| :---: | :---: | :---: |
|  | MR/FS $=$ L | MR/FS $=$ H |
| $0-15$ | L | L |
| $16-47$ | H | L |
| $48-64$ | H | H |

The FLAG output remains stable throughout all write and read cycles which do not cross the above boundaries. Note that the FLAG waveform selection cannot be switched without resetting the FIFO.
In a system, MR/FS may be connected to either a normallylow or normally-high system reset signal. Even though the FIFO responds to input transitions, conventional system reset pulses, including wakeup circuits, would produce desired results.
FIFO buffers wider than 8 bits can be implemented by connecting multiple chips in parallel. For $64 \times 8 \mathrm{n}$ configurations, the IR, OR and FLAG status information can be taken from any one of the chips since there is no fall-through delay which may otherwise cause output skew between chips. FIFO buffers deeper than 64 words can also be implemented by connecting multiple chips in series. To do this, the Q, OR and RC lines of one chip are connected to the D, WC and IR lines, respectively, of the next chip in the series (see "Cascading Devices" block diagram). When the first word is written into the first chip, the resulting rising edge of its OR initiates a write cycle into the second chip, which in turn produces a read cycle from the first chip. The handshaking signals passed over the OR/WC and RC/IR connections between each adjacent pair of chips causes the data word to be passed from one chip to the next until it settles onto the outputs of the last chip in the series. See "Cascaded Write Cycle Waveform" diagram.
As the buffer fills, each chip, beginning with the last, becomes full. A buffer consisting of $n$ chips connected in series can store $63 n+1$ words. This is because the last word written into each full chip (except the first chip) remains on the outputs of the previous chip. Each time a word is read from the last chip, one word is transferred down from each of the previous chips (or until an empty chip is encountered). See "Cascaded Read Cycle Waveform".

Write Cycle Timing Waveform


TL/L/8676-3
*IR goes low following the first of these two events.

Functional Description (Continued)
Since the control signals and data are passed from chip to chip in a serially cascaded buffer, some fall-through delay is introduced between the input of the first chip and the output of the last. The delay increases with the number of chips cascaded serially.

Chips can be cascaded both serially and in parallel to produce deeper and wider buffers (as shown in "Cascading Devices" block diagram). However, due to the resulting chip-level fall-through delays, it may be necessary to ANDgate the IR outputs of the first level of chips, as with the OR outputs of the last level.

Read Cycle Timing Waveform


Cascading Devices
( $190 \times 16$ Bit FIFO)


TL/L/8676-7

Functional Description (Continued)


TL/L/8676-8

Read Cycle Waveform For Two Devices Cascaded Serially


TL/L/8676-9

## DM75/85X432 $128 \times 4$, DM75/85X433 $128 \times 5$, No-Fall-Through FIFO Memories

## General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 128 words by either 4 or 5 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

## Features

- $128 \times 4 / 5$ bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and read clock frequencies
- Totally independent asynchronous write and read clocks
- 16 mA TRI-STATE ${ }^{\circledR}$ data outputs for bus drive capability

Status outputs indicate full, empty and partially-filled conditions
(18/20 pin $0.3^{\prime \prime}$ wide DIP package

- TTL I/O signal levels
- Single +5 V supply


## Applications

■ Data rate translator for computer peripheral controller, eg. disc, tape, printer, graphic display, etc.

- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP

Real-time data acquisition buffer
Variable length shift register for real-time signal delay
(1) Variable length pipeline register for multiprocessing, DSP, graphics, image analysis, etc.

## Block and Connection Diagrams



Dual-In-Line Package


Off-State Output Voltage
5.5 V

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ To Be Determined

Electrical Characteristics Over Operating Conditions DM75/DM85X432/433

| Symbol | Parameter | Conditions |  | Guaranteed Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  |  | 2 |  | V |
| $V_{1 C}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | -18 mA |  | -1.5 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, | $=0.45 \mathrm{~V}$ |  | -0.4 | mA |
| $\mathrm{IIH}^{\text {H }}$ | High-Level Input Current | $V_{C C}=M a x$, | $=2.4 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, | 5.5 V |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { loL }=16 \mathrm{~mA} \text { for } Q \text { Outputs } \\ & \mathrm{loL}=4 \mathrm{~mA} \text { for } \bar{F}, \\ & \overline{\mathrm{E}} \text { and FLAG Outputs } \end{aligned}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & V_{C C}=M i n, \\ & V_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & V_{\mathrm{IH}}=2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \text { for } \mathrm{Q} \text { Outputs } \\ & \mathrm{I}_{\mathrm{OL}}=-0.6 \mathrm{~mA} \text { for } \overline{\mathrm{F}}, \\ & \overline{\mathrm{E}} \text { and FLAG Outputs } \end{aligned}$ | 2.4 |  | V |
| los | Output Short-Circuit Current (Note 1) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{0}=0 \mathrm{~V}$ |  | -30 | -80 | mA |
| IOZH | High Voltage Off-State Output Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Iozl | Low Voltage Off-State Output Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| ICC | Supply Current | $V_{C C}=$ Max, Inputs Low, Outputs Open |  |  | 265 | mA |

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## Operating Conditions (Note 3)

| Symbol | Parameter | DM75X432/433 |  | DM85X432/433 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{C C}$ | Supply Voltage | 4.5 | 5.5 | 4.75 | 5.25 | V |
| $\mathrm{T}_{\text {A }}$ | Operating Free-Air Temperature (Note 2) | -55 | +125 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $t_{\text {WWH }}$ | WC Pulse Width High |  |  | 10 |  | ns |
| tWWL | WC Pulse Width Low |  |  | 15 |  | ns |
| tsDW | Input Data Setup |  |  | 15 |  | ns |
| thDW | Input Data Hold Time |  |  | 0 |  | ns |
| tWRH | RC Pulse Width High |  |  | 10 |  | ns |
| tWRL | RC Pulse Width Low |  |  | 10 |  | ns |
| ${ }^{\text {twM }}$ | Master Reset Pulse Width |  |  |  |  | ns |
| $t_{\text {RMW }}$ | Reset Recovery Time |  |  |  |  | ns |

Note 2: Ambient Temperature.
Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.
Note 4: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

Switching Characteristics Over Operating Conditions

| Symbol | Parameter | Initial Conditions | DM75X432/433 |  | DM85X432/433 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\mathrm{Wc}}$ | Write Frequency |  |  |  |  | 35 | MHz |
| $\mathrm{f}_{\mathrm{RC}}$ | Read Frequency |  |  |  |  | 35 | MHz |
| $t_{\text {PRQ }}$ | RC to Data Output |  |  |  |  | 20 | ns |
| $t_{\text {PWF }}$ | WC Rising to $\overline{\mathrm{F}}$ Low | 127 Words |  |  |  | 15 | ns |
| $t_{\text {PWE }}$ | WC Rising to E High | Empty |  |  |  | 15 | ns |
| $t_{\text {PRE }}$ | RC Rising to $\bar{E}$ Low | 1 Word |  |  |  | 15 | ns |
| $\mathrm{t}_{\text {PRF }}$ | RC Rising to $\overline{\mathrm{F}}$ High | Full |  |  |  | 15 | ns |
| ${ }_{\text {tPWI }}$ | WC Rising to FLAG High |  |  |  |  | 20 | ns |
| $\mathrm{t}_{\text {PRI }}$ | RC Rising to FLAG Low |  |  |  |  | 20 | ns |
| tsRW | RC Rising Before WC | Full |  |  |  |  | ns |
| ${ }^{\text {tSWR }}$ | WC Rising Before RC | Empty |  |  |  |  | ns |
| $t_{P D Q}$ | Transparent D to Q | Empty, WC = Low |  |  |  | 30 | ns |
| tPWQ | WC Falling to Q | Empty |  |  |  | 30 | ns |
| $t_{\text {PMF }}$ | MR to F High | Full |  |  |  | 30 | ns |
| tPME | MR to E Low |  |  |  |  | 30 | ns |
| $\mathrm{t}_{\text {PMI }}$ | MR to FLAG Low |  |  |  |  | 30 | ns |
| tPZX | Output Enable |  |  |  |  | 20 | ns |
| tpXZ | Output Disable |  |  |  |  | 20 | ns |

## Pin Description

$V_{C C} \quad+5 \mathrm{~V}$ supply.
$D_{0}-D_{3 / 4} 4 / 5$-bit data input bus.
$\mathbf{Q}_{0}-\mathbf{Q}_{3 / 4} 4 / 5$-bit data output bus (TRI-STATE non-inverted).
WC Write Clock input-latches in a data word from D-bus on a low-to-high transition (except when FIFO is full). Data enters the memory while WC is low.
RC Read Clock input-presents next data word onto Q-bus on a low-to-high transition (except when FIFO is empty).
$\overline{\mathrm{E}} \quad$ Empty Status Output-goes low when last word is read from FIFO (or when FIFO is reset); goes high when first word is written into an empty FIFO.
$\bar{F} \quad$ Full Status Output-goes low when FIFO becomes full following a write; goes high when a read cycle creates a vacancy (or when FIFO is reset).
FLAG Intermediate Status Flag Output-high while FIFO is at least $1 / 4$ filled ( 32 or more words remaining in memory) if the FS input is low, or while FIFO is at least $3 / 4$ filled ( 96 or more words) if FS is high; otherwise FLAG remains low.

FS Flag Select input-selects FIFO word-count threshold for FLAG output (32 if low, 96 if high).
MR Master Reset input-resets the FIFO to the empty state (internal pointers reset to zero) while low (level sensitive).
$\overline{\mathbf{O E}} \quad$ Output Enable input-when low, enables output on the $Q$ data bus; disables when high.


| $\mathbf{I}_{\mathrm{OL}}$ | $\mathbf{R 1}$ | $\mathbf{R 2}$ |
| :---: | :---: | :---: |
| 16 mA | $300 \Omega$ | $600 \Omega$ |
| 4 mA | $1100 \Omega$ | $2200 \Omega$ |

Input Pulse Amplitude $=3 \mathrm{~V}$
Input Rise and Fall Time ( $10 \%$ $90 \%)=2.5 \mathrm{~ns}$
$t_{\text {PHZ }}$ measurement made at $\mathrm{V}_{\mathrm{OH}}$ - 0.5V, tplz measurement made at $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$, all other measurements made at 1.5 V .

## Functional Description

The RAM contents addressed by the read pointer (also initially zero) are presented on the $Q$ outputs whenever the $\overline{O E}$ input is low (Q bus outputs are disabled when $\overline{O E}$ is high). Thus the first word may appear on the Q outputs as it is being written. The rising edge of RC increments the read pointer which then accesses the next data word from the RAM's read port. (Each pointer automatically wraps around from the last to the first RAM location.)
When the value of the read pointer becomes equal to the write pointer due to a read cycle, then the FIFO is empty, ie. any data words which had been written have also been read. When the value of the write pointer exceeds the read pointer by 128 due to a write cycle, then the FIFO is full, ie. the next RAM location into which data should be written contains the oldest word that has not yet been read.
The $\overline{\mathrm{E}}$ and $\overline{\mathrm{F}}$ status outputs indicate the empty and full conditions, respectively. Initially (following a reset) $\bar{F}$ is high. When WC is brought high at the end of any write cycle, $\bar{F}$ would go low if the FIFO becomes full; otherwise it remains high (without glitches). When the FIFO is full, $\bar{F}$ remains low until a vacant RAM location is made available resulting from a read operation (or the Master Reset is activated). $\overline{\mathrm{F}}$ goes high after the rising edge of RC which creates the first vacancy.
Writing is inhibited while $\bar{F}$ is low. If WC is brought low while $\bar{F}$ was still low, new data would not begin to be written into the RAM until after a read cycle causes $\overline{\mathrm{F}}$ to go high (WC must then remain low long enough to complete the write cycle). Any low-to-high transitions on WC while $\bar{F}$ is low are ignored (write pointer not incremented).
Initially (followinig a reset) the $\bar{E}$ output is low. $\bar{E}$ remains low while the FIFO is empty until the first write cycle is completed. $\bar{E}$ goes high after the rising edge of WC concluding the first write cycle. When RC is brought high at the end of any read cycle, $\bar{E}$ would go low if the FIFO becomes emtpy; otherwise it remains high (without glitches).
Reading is inhibited while $\bar{E}$ is low. Any low-to-high transitions on RC while $\bar{E}$ is low are ignored (read pointer not incremented). While the FIFO is empty, the Q outputs (if enabled) would either be in an indetermined state if WC is high, or would reflect $D$ input data as it is written into the memory if WC is low.
The FIFO is reset to the empty state (write and read pointers reset to zero) while the $\overline{M R}$ input is low. WC and RC inputs are ignored and may be in either state during a reset. If WC is low following a reset, it should remain low long enough to complete the write cycle.

The FS input selects the waveform to appear on the FLAG output. When FS is low, then the FLAG output indicates when the FIFO is at least one quarter filled (i.e., when the write pointer value exceeds the read pointer by at least 32). When FS is high, then FLAG indicates when the FIFO is at least three quarters filled (write pointer exceeds read pointer by at least 96). The FLAG output remains stable (without glitches) except following the write or read cycle which changes the FIFO's status with respect to the selected threshold.
It is recommended that the FS input be changed only while the FIFO is empty or full. If FS is changed while the FIFO contains between 32 and 96 words, the FLAG output may not change to reflect the accurate status until a threshold is crossed.

FLAG Output Truth Table:

| \# Words Stored | FLAG Output |  |
| :---: | :---: | :---: |
|  | FS $=$ L | FS $=\mathbf{H}$ |
| $0-31$ | L | L |
| $32-95$ | $H$ | L |
| $96-128$ | $H$ | $H$ |

FIFO buffers wider than 4 or 5 bits can be implemented by connecting multiple chips in parallel. The $\bar{E}, \bar{F}$ and FLAG status information can be taken from any one of the chips since there is no fall-through delay which may otherwise cause output skew between chips.
FIFO buffers deeper than 128 words could also be implemented by connecting the $D$ and $Q$ lines of multiple devices in parallel and alternating the WC and RC clocks between each of the devices in turn (the $\overline{\mathrm{OE}}$ input of each device must then be connected to its own RC input). For example, a $256 \times 4 / 5$ FIFO buffer could be implemented using two FIFO chips plus a dual D-type flip-flop (eg. 74S74) as shown in the diagram, "External Cascading". Cascading more than two devices (depth greater than 256) requires more sophisticated logic to generate the alternating WC and RC clocks; registered programmable logic devices may be useful for this. Note that when cascading in this manner, there are no additional delays introduced. Also, the threshold boundaries for the FLAG output are proportional to the number of devices cascaded.


L/L/9235-4
Write Cycle Timing


TL/L/9235-5
Read Cycle Timing


Functional Description (Continued)


TL/L/9235-7


## Section 4 Contents

## DEVICE

## DESCRIPTION

$256 \times 1$ ECL Random Access Memory ..... 4-3
$1024 \times 1$ ECL Random Access Memory ..... 4-8
1024-Bit (256 x 4) ECL RAM ..... 4-13
4096-Bit (4096 x 1) ECL RAMs ..... 4-19
4096-Bit (1024 x 4) ECL RAMs ..... 4-24
1024-Bit (256 x 4) ECL RAM ..... 4-30
4096-Bit ( $4096 \times 1$ ) ECL RAMs ..... 4-35
4096-Bit ( $1024 \times 4$ ) ECL RAM ..... 4-40

National
March 1987
Semiconductor Corporation

## DM10414/DM10414A

$256 \times 1$ ECL Random Access Memory

## General Description

The DM10414, DM10414A is a 256 -word by 1 -bit ECL random access memory. The fully static memory is designed with active low chip selects and separate I/O pins. The 8 address bits (A0 through A7) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.
An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

## Features

- Fully compatible with standard and voltage compensated 10k series ECL
© Temperature range $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
a Typical address access

| DM10414 | 10 ns |
| :--- | ---: |
| DM10414A | 7 ns |

$\square$ Typical chip select access
DM10414
4 ns
DM10414A
3 ns

## Block and Connection Diagrams




TL/L/9236-1

## Logic Symbol



Pin Names

| $A 0-A 7$ | Address Inputs |
| :--- | :--- |
| $D_{\text {IN }}$ | Data Input |
| $D_{\text {OUT }}$ | Data Output |
| $\overline{\mathrm{CS1}}, \overline{\mathrm{CS} 2}, \overline{\mathrm{CS3}}$ | Chip Select Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |

Truth Table

| $\overline{\text { CS }}$ | WE | DIN $_{\text {IN }}$ | DOUT | MODE |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | L | Not Selected |
| L | L | H | L | Write 1 |
| L | L | L | L | Write 0 |
| L | H | X | DOUT | Read |

$L=$ low $(-1.7 \mathrm{~V}$ nominal $)$
$H=$ high $(-0.9$ nominal $)$
$X=$ don't care

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

| Temperature Under Bias (ambient) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$ | -7.0 V to +0.5 V |
| Any Input Relative to $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |

Output Current (Output High) $\quad-30 \mathrm{~mA}$ to +0.1 mA
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

Operating Conditions

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (Notes $1-3$ )

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathbf{A}}$ | Min <br> Limit | Max <br> Limit | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMAX }}$ or $\mathrm{V}_{\text {ILMIN }}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ + & 25^{\circ} \mathrm{C} \\ + & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VoL | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMAX }}$ or $\mathrm{V}_{\text {ILMIN }}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{array}{r} -1870 \\ -1850 \\ -1830 \\ \hline \end{array}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| VOHC | Output Voltage High | $V_{I N}=V_{\text {IHMIN }} \text { or } V_{\text {ILMAX }}$ <br> Performed on One Input at a Time | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ + & 25^{\circ} \mathrm{C} \\ + & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ |  | mV |
| Volc | Output Voltage Low | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHMIN }} \text { or } \mathrm{V}_{\text {ILMAX }}$ <br> Performed on One Input at a Time | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ + & 25^{\circ} \mathrm{C} \\ + & 75^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ + & 25^{\circ} \mathrm{C} \\ + & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ + & 25^{\circ} \mathrm{C} \\ + & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| ${ }_{1 H}$ | Input Current High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMAX }}$ Performed on One Input at a Time | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \end{aligned}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\text { CS }}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILMIN }}$ Performed on One Input at a Time | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{gathered} 0.5 \\ -50 \\ \hline \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Supply Current (Pin 8) (Note 4) | All Inputs and Outputs Open | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -150 |  | mA |

Note 1: Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.
Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
Note 3: Guaranteed with transverse air flow exceeding 500 linear F. P. M. and 2-minute warm-up period. Typical resistance values of the package are: $\boldsymbol{\theta}_{\mathrm{JA}}$,
(Junction to Ambient) $=90^{\circ} \mathrm{C} / \mathrm{W}$ (still air); $\theta_{\mathrm{JA}}$ (Junction to Ambient) $=50^{\circ} \mathrm{C} / \mathrm{W}$ (at $500 \mathrm{~F} . \mathrm{P} . \mathrm{M}$. air flow); $\theta_{\mathrm{JC}}$ (Junction to Case) $=25^{\circ} \mathrm{C} / \mathrm{W}$.
Note 4: Typical values at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}: \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$, $\mathrm{I}_{\mathrm{EE}}=-105 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-90 \mathrm{~mA}$.

## Functional Description

Addressing the DM10414, DM10414A is achieved by means of the 8 address lines A0-A7. Each of the $2^{8}$ one-zero combinations of the address lines corresponds to a bit location in the memory. The active low Chip Selects together with the unterminated emitter-follower output allows for wire-ORing. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.

The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. The operating mode is controlled by the active low Write Enable ( $\overline{\mathrm{WE}}$ ). $\overline{\mathrm{WE}}$ low causes the data at the Data Input ( $\mathrm{D}_{\mathrm{IN}}$ ) to be stored at the selected address. $\overline{\mathrm{WE}}$ low also causes the output to be disabled (low due to the $50 \Omega$ pull-down resistor). WE high causes the data stored at the selected address to be present at the Data Out (DOUT) pin.

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

## TEST CONDITIONS

Loading Conditions


TL/L/9236-8

| Symbol | Parameter | DM10414A |  | DM10414 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |

READ MODE

| $t_{A A}$ | Address Access Time (Note 5) |  | 10 |  | 15 | ns |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access Time |  | 5 |  | 7 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  | 5 |  | 7 | ns |

Note 5: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

## Switching Time Waveforms



TL/L/9236-4



TL/L/9236-6
AC Electrical Characteristics (Continued)
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, 500 \mathrm{LFM}$

| Symbol | Parameter | DM10414A |  | DM10414 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| WRITE MODE |  |  |  |  |  |  |
| tw | Write Pulse Width | 6 |  | 8 |  | ns |
| twSD | Data Set-Up Time Prior to Write | 2 |  | 2 |  | ns |
| tWHD | Data Hold Time After Write | 2 |  | 2 |  | ns |
| twSA | Address Set-Up Time Prior to Write | 3 |  | 4 |  | ns |
| tWHA | Address Hold Time After Write | 2 |  | 3 |  | ns |
| twscs | Chip Select Set-Up Time Prior to Write | 2 |  | 2 |  | ns |
| twhCs | Chip Select Hold Time After Write | 2 |  | 2 |  | ns |
| tws | Write Disable Time |  | 5 |  | 7 | ns |
| twR | Write Recovery Time |  | 5 |  | 7 | ns |

## Switching Time Waveforms (Continued)



TL/L/9236-7

## AC Electrical Characteristics (Continued)

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, 500 \mathrm{LFM}$

| Symbol | Parameter | DM10414A |  | DM10414 |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |

RISE TIME AND FALL TIME

| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1 | 3.5 | 1 | 3.5 | ns |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1 | 3.5 | 1 | 3.5 | ns |

## Capacitance

| Symbol | Parameter | Conditions | DM10414A |  |  | DM10414 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 5) | Max | Min | Typ (Note 5) | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure With a Pulse Technique |  | 4 | 5 |  | 4 | 5 | pF |
| COUT | Output Pin Capacitance |  |  | 7 | 8 |  | 7 | 8 | pF |

## DM10415/DM10415A

 $1024 \times 1$ ECL Random Access Memory
## General Description

The DM10415, DM10415A is a 1024-word by 1 -bit ECL random access memory. This fully static memory is designed with an active low chip select and separate I/O pins. The 10 address bits (A0 through A9) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.
An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

## Features

- Fully compatible with standard and voltage compensated 10k series ECL
- Temperature range $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
- Typical address access

| DM10415 | 20 ns |
| :--- | :--- |
| DM10415A | 12 ns |

- Typical chip select access

DM10415 6 ns
DM10415A
4 ns

## Block and Connection Diagrams



TL/L/9237-1


Order Number DM10415J or DM10415AJ
See NS Package J16A

## Logic Symbol



Pin Names

| $A 0-A 9$ | Address Inputs |
| :--- | :--- |
| $D_{\text {IN }}$ | Data Input |
| $D_{\text {OUT }}$ | Data Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |

## Truth Table

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | DIN $_{\text {IN }}$ | DOUT | MODE |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | L | Not Selected |
| L | L | H | L | Write 1 |
| L | L | L | L | Write O |
| L | H | X | DOUT | Read |

$L=$ low ( -1.7 V nominal)
$\mathrm{H}=$ high ( -0.9 V nominal)
$\mathrm{X}=$ don't care

[^2]
## Absolute Maximum Ratings

If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／
Distributors for availability and specifications．
Temperature Under Bias（Ambient）

$$
\begin{array}{r}
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{EE}} \text { to }+0.5 \mathrm{~V}
\end{array}
$$

Output Current（Output High）$\quad-30 \mathrm{~mA}$ to +0.1 mA Lead Temperature（Soldering， 10 sec ．） $300^{\circ} \mathrm{C}$

Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ ，Output Load $=50 \Omega$ and 30 pF to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$（Notes 1－3）

| Symbol | Parameter | Conditions | $\mathrm{T}_{\text {A }}$ | Min <br> Limit | Max <br> Limit | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMAX }}$ or $\mathrm{V}_{\text {ILMIN }}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMAX }}$ or $\mathrm{V}_{\text {ILMIN }}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ &+ 25^{\circ} \mathrm{C} \\ &+ 75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMIN }}$ or $\mathrm{V}_{\text {ILMAX }}$ | $\begin{array}{r}  \\ 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{gathered} -1020 \\ -980 \\ -920 \end{gathered}$ |  | mV |
| Volc | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHMIN }}$ or $\mathrm{V}_{\text {ILMAX }}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $V_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| $\mathrm{IIH}^{\text {H}}$ | Input Current High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHMAX }}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low， $\overline{\mathrm{CS}}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILMIN }}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 0.5 \\ -50 \\ \hline \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Supply Current （Pin 8）（Note 4） | All Inputs and Outputs Open | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to } \\ & +75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | －150 |  | mA |

Note 1：Conditions for testing not shown in the tables are chosen to guarantee operation under＂worst case＂conditions．
Note 2：The specified limits represent the＂worst case＂value for the parameter．Since these＂worst case＂values normally occur at the temperature extremes， additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges．
Note 3：Guaranteed with transverse air flow exceeding 500 linear F．P．M．and 2－minute warm－up period．Typical resistance values of the package are：$\theta_{\mathrm{JA}}$ ， （Junction to Ambient）$=90^{\circ} \mathrm{C} / \mathrm{W}$（still air）；$\theta_{\mathrm{JA}}$（Junction to Ambient）$=50^{\circ} \mathrm{C} / \mathrm{W}$（at $500 \mathrm{~F} . \mathrm{P} . \mathrm{M}$ ．air flow）；$\theta_{\mathrm{JC}}$（Junction to Case）$=25^{\circ} \mathrm{C} / \mathrm{W}$ ．
Note 4：Typical values at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}: \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-105 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-90 \mathrm{~mA}$ ．

## Functional Description

Addressing the DM10415/DM10415A is achieved by means of the 10 address lines A0-A9. Each of the $2^{10}$ one-zero combinations of the address lines corresponds to a bit location in the memory. The active low Chip Select ( $\overline{\mathrm{CS}}$ ) together with the unterminated emitter-follower output allows for memory array expansion to 2048 words without additional decoding. This emitter-follower output allows for wireORing. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.

The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. The operating mode is controlled by the active low Write Enable ( $\overline{W E}$ ). $\overline{W E}$ low causes the data at the Data Input ( $\mathrm{D}_{\mathrm{IN}}$ ) to be stored at the selected address. WE low also causes the output to be disabled (low due to the $50 \Omega$ pull-down resistor). WE high causes the data stored at the selected address to be present at the Data Out (DOUT) pin.

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$, Airflow exceeding 500 LFM

## TEST CIRCUIT AND INPUT WAVEFORM



AC Electrical Characteristics
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$, Airflow exceeding 500 LFM (Continued)
READ CYCLE TIMING DIAGRAMS


TL/L/9237-6

| Symbol | Parameter | DM10415A |  | DM10415 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| READ CYCLE |  |  |  |  |  |  |
| $t_{\text {AA }}$ | Address Access Time (Note 5) |  | 20 |  | 35 | ns |
| $t_{A C S}$ | Chip Select Access Time |  | 8 |  | 10 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  | 8 |  | 10 | ns |

Note 5: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$, Output Load $=50 \Omega, 30 \mathrm{pF}$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$, Airflow exceeding 500 LFM (Continued) WRITE CYCLE TIMING DIAGRAMS


TL/L/9237-7

| Symbol | Parameter | DM10415A |  | DM10415 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\operatorname{Min}$ | $\operatorname{Max}$ | $\operatorname{Min}$ | $\operatorname{Max}$ |  |

WRITE CYCLE

| $t_{W}$ | Write Pulse Width (to Guarantee Writing) | 12 |  | 25 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tWSD | Data Set-Up Time Prior to Write | 4 |  | 5 |  | ns |
| tWHD | Data Hold Time After Write | 4 |  | 5 |  | ns |
| twSA | Address Set-Up Time Prior to Write | 5 |  | 8 |  | ns |
| tWHA | Address Hold Time After Write | 3 |  | 4 |  | ns |
| twscs | Chip Select Set-Up Time Prior to Write | 4 |  | 5 |  | ns |
| twhcs | Chip Select Hold Time After Write | 4 |  | 5 |  | ns |
| tws | Write Disable Time |  | 10 |  | 10 | ns |
| twR | Write Recovery Time |  | 10 |  | 10 | ns |

RISE TIME AND FALL TIME

| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1 | 3,5 | 1 | 3,5 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1 | 3,5 | 1 | 3,5 | ns |

## Capacitance

| Symbol | Parameter | DM10415A |  | DM10415 |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{C}_{\mathbb{N}}$ | Input Pin Capacitance |  | 5 |  | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Pin Capacitance |  | 8 |  | 8 | pF |

## DM10422/DM10422A/DM10422A-7 1024-Bit (256 x 4) ECL RAM

## General Description

The DM10422/DM10422A/DM10422A-7 is a 1024-bit ECL random access memory organized as 4 blocks of 256 bits. Since each block has its own Select input, the memory can be configured for a maximum of 1024 by 1 bit through WireORing of the outputs. The high-speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage compensated and is compatible with all 10k ECL logic. Separate Data In and Data Out pins allow the set-up of data for a write cycle while performing a read.

Features

- 4 separate Block Select inputs for configurations from $256 \times 4$ to $1024 \times 1$
■ Maximum address access time-DM10422 12 ns —DM10422A 10 ns -DM10422A-7 7 ns
- Maximum Block Select access time-DM10422 5 ns

$$
\text { -DM10422A } 5 \mathrm{~ns}
$$

$$
\text { -DM10422A-7 } 4 \mathrm{~ns}
$$

■ 10 kH logic compatible with on-chip voltage compensation

- Oxide isolation process
- Unterminated emitter-follower output for easy memory expansion
- Compatible with HM10422, MBM10422 and F10422


## Block Diagram



TL/L/8693-10

## Truth Table (Positive Logic)

Pin Names

| Input |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { BS }}$ | $\overline{\text { WE }}$ | DI |  |  |
| H | X | X | L | Disable |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |


| $\overline{\mathrm{BS1}}-\overline{\mathrm{BS4}}$ | Block Selects |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 7$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{DI1-D14}$ | Data Inputs |
| $\mathrm{DO1-DO4}$ | Data Outputs |

[^3]
## Functional Description

Addressing the DM10422/DM10422A/DM10422A-7 is accomplished by means of the eight address lines (A0-A7). Each of the 256 possible combinations of address inputs corresponds to a unique four-bit word in the memory array. The availability of four active-low Block Select inputs ( $\overline{\mathrm{BS} 1}-$ BS4) and the unterminated emitter-follower outputs allow the user to reconfigure the part into a $512 \times 2$ or $1024 \times 1$ architecture by wire-ORing the outputs and using the BS inputs as address lines.
The device is selected with $\overline{\mathrm{BS}}$ low and deselected with $\overline{\mathrm{BS}}$ high. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\mathrm{BS}}$ inputs are internally pulled low so that in cases where no memory expansion is needed, no external connections are required.
The read and write operations are controiled by the activelow Write Enable input ( $\overline{\mathrm{WE}}$ ). With $\overline{\mathrm{WE}}$ and $\overline{\mathrm{BS}}$ held low, the data at the Data Inputs (DI1-DI4) is written into addressed location. WE low also causes the output to be disabled; the termination will then pull the output low. To read, $\overline{W E}$ is held high, while $\overline{\mathrm{BS}}$ is held low. The rising edge of $\overline{W E}$ causes the data present at the selected address to be transferred to the Data Outputs (DO1-DO4). The data presented at the Data Outputs is non-inverted.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias (Ambient)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range
$\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$
Any Input Relative to $V_{C C}$
Output Current (Output High)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-7.0 V to +0.5 V
$\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
-30 mA to +0.1 mA
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$
ESD rating is to be determined.

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, airflow $\geq 500 \mathrm{LFM}$

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}$ | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max or $\mathrm{V}_{\text {IL }}$ Min | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 7500 \end{aligned}$ | $\begin{gathered} -1000 \\ -960 \\ -900 \end{gathered}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VoL | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max or $\mathrm{V}_{\text {IL }}$ Min | $\begin{aligned} & \hline 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\text {OHC }}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Min or $\mathrm{V}_{\text {IL }}$ Max | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} -1020 \\ -980 \\ -920 \end{gathered}$ | - | mV |
| Volc | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Min or $\mathrm{V}_{\text {IL }}$ Max | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ | - | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{array}{r} \hline-1870 \\ -1850 \\ -1830 \\ \hline \end{array}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{IIH}^{\text {H}}$ | Input Current High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }}$ Max | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ | - | 220 | $\mu \mathrm{A}$ |
| ILL | Input Current Low, $\overline{\mathrm{CS}}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| leE | Power Supply Current | All Inputs and Outputs Open | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ | -200 | - | mA |

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

Test Circuit and Input Waveform


TL/L/8693-6
$t_{r}=t_{f}=2.0 n s \pm 10 \%$
$\mathrm{R}_{\mathrm{T}}=50 \Omega$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
All timing measurements are referenced from $50 \%$ of input levels to $50 \%$ of input/output levels.

Read Cycle

| Symbol | Parameter | DM10422 |  | DM10422A |  | DM10422A-7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {AA }}$ | Address Access Time | - | 12 | - | 10 | - | 7 | ns |
| $t_{\text {ABS }}$ | Block Select Access Time | - | 5 | - | 5 | - | 4 | ns |
| $\mathrm{t}_{\text {RBS }}$ | Block Select Recovery Time | - | 5 | - | 5 | - | 4 | ns |

## Read Cycle Timing Diagrams



## Write Cycle

| Symbol | Parameter | DM10422 |  | DM10422A |  | DM10422A-7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| tw | Write Pulse Width | 7 | - | 6 | - | 5 | - | ns |
| twSD | Data Set-Up Time | 2.0 | - | 2.0 | - | 1.0 | - | ns |
| twHD | Data Hold Time | 2.0 | - | 2.0 | - | 1.0 | - | ns |
| twSA | Address Set-Up Time | 3.0 | - | 2.0 | - | 1.0 | - | ns |
| tWHA | Address Hold Time | 2.0 | - | 2.0 | - | 1.0 | - | ns |
| twSBS | Block Select Set-Up Time | 2.0 | - | 2.0 | - | 1.0 | - | ns |
| twhBS | Block Select Hold Time | 2.0 | - | 2.0 | - | 1.0 | - | ns |
| tws | Write Disable Time |  | 5 | - | 5 | - | 4 | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  | 7 | - | 7 | - | 7 | ns |

## Write Cycle Timing Diagram



TL/L/8693-11

## Rise Time and Fall Time

| Symbol | Parameter | DM10422 |  | DM10422A |  | DM10422A-7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{r}$ | Output Rise Time | 1 | 3.5 | 1 | 3.5 | 1 | 3.5 | ns |
| $t_{f}$ | Output Fall Time | 1 | 3.5 | 1 | 3.5 | 1 | 3.5 | ns |

## Capacitance

| Symbol | Parameter | DM10422 |  | DM10422A |  | DM10422A-7 |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | $\operatorname{Min}$ | Max | Min | Max |  |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | - | 5 | - | 5 | - | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | - | 8 | - | 8 | - | 8 | pF |

## Typical Performance Characteristics



Write Recovery Time vs Write Pulse Width $25^{\circ} \mathrm{C}$, NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


Supply Current (IEE) vs Ambient Temperature NOMINAL $V_{E E}$, INPUTS OPEN AND SPECIFIED AIRFLOW


Block Select Access Time vs Ambient Temperature NOMINAL. $\mathrm{V}_{\mathrm{EE}}$, INPUT LEVELS AND SPECIFIED AIRFLOW


Address Setup and Hold Times vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW $\mathrm{T}_{\mathrm{W}}=19 \mathrm{~ns}$



Write Pulse Width vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/8693-12

Data Setup and Hold Times vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW $T_{W}=10 \mathrm{~ns}$


TL/L/8693-13

Output Low Voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/8693-14

## Connection Diagrams




TL/L/8693-4

## Order Number DM10422W, DM10422AW

 or DM10422A-7WSee NS Package Number W24B

## DM10470/DM10470A 4096-Bit (4096 x 1) ECL RAMs

## General Description

The DM10470/DM10470A is a fully decoded 4096-bit, 10K and 10 KH compatible, ECL read/write random access memory designed for high-speed scratch pad and buffer storage applications. This device is organized as 4096 words by 1 bit and has separate Data In and Data Out pins. On-chip voltage compensation is provided for improved noise margin. The active low Chip Select and unterminated emitter-follower outputs allow for easy expansion.

## Features

- Two speed selected offerings for maximum cost-performance:
DM10470
$25 \mathrm{~ns} / 200 \mathrm{~mA}$ max
DM10470A
$15 \mathrm{~ns} / 200 \mathrm{~mA}$ max
- $4096 \times 1$ bit organization
- 10 K and 10 KH logic compatible
- On-chip voltage compensation for improved noise margin
- Oxide isolation process
$\square$ Unterminated emitter-follower outputs for easy memory expansion
- Compatible with HM10470, MBM10470 and F10470

Logic Diagram


TL/L/7723-1

## Connection Diagram

Dual-In-Line Package


Top View
Order Numbers DM10470J, DM10470AJ See NS Package Number J18A

## Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\text { WE }}$ | DIN $_{\text {IN }}$ | Open Emitter |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | DouT | Read |

$H=$ High Voltage Level
L = Low Voltage Level
X = Don't Care
Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 11$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{D}_{\text {IN }}$ | Data Input |
| $\mathrm{D}_{\text {OUT }}$ | Data Output |

## Functional Description

Addressing the DM10470/DM10470A is achieved by means of the twelve address lines (A0-A11). Each of the $2^{12}$ possible combinations of address inputs corresponds to a unique bit location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select ( $\overline{\mathrm{CS}}$ ) inputs as address lines.
The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{C S}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections are required.

The read and write operations are controlled by the state of the active-low Write Enable ( $\overline{\mathrm{WE}}$ ). With $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CS}}$ held low, the data at the Data Input $\left(\mathrm{D}_{\mathrm{IN}}\right)$ is written into the addressed location. WE low also disables the output; the termination will then pull the output low. To read, $\overline{W E}$ is held high while $\overline{\mathrm{CS}}$ is held low. The rising edge of $\overline{W E}$ causes data at the addressed location to be transferred to the Data Output (DOUT). The Data presented at $\mathrm{D}_{\text {OUT }}$ is non-inverted.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias (Ambient)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range
$\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-7.0 V to +0.5 V
Any Input Relative to $\mathrm{V}_{\mathrm{CC}}$
Output Current (Output High)
$\mathrm{V}_{\mathrm{EE}}$ to +0.5 V

Lead Temperature (Solder
ESD Rating is to be determined.
Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, airflow exceeding 500 LFM

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathbf{A}}$ | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ Max or $\mathrm{V}_{\text {IL }}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} -1000 \\ -960 \\ -900 \end{gathered}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV |
| VOL | Output Voltage Low | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ Max or $\mathrm{V}_{\mathrm{IL}}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathbb{I H}} \operatorname{Min}$ or $\mathrm{V}_{\mathrm{IL}} \operatorname{Max}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \\ & \hline \end{aligned}$ |  | mV |
| V OLC | Output Voltage Low | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \operatorname{Min}$ or $\mathrm{V}_{\mathrm{IL}} \operatorname{Max}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | $\begin{aligned} & -840 \\ & -810 \\ & -720 \\ & \hline \end{aligned}$ | mV |
| $V_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV |
| $\mathrm{IH}_{\mathrm{H}}$ | Input Current High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\mathrm{CS}}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| lee | Power Supply Current Pin 9 (Note 1) | All Inputs \& Outputs Open | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ | -200 |  | mA |

Note 1: Typical values at $T_{A}=0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-160 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=155 \mathrm{~mA}, T_{A}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=140 \mathrm{~mA}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, output load $=50 \Omega$ and 30 pF to -2.0 V .

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, airflow exceeding 500 LFM

Test Circuit and Input Waveform


## Read Cycle

| Symbol | Parameter | Conditions | DM10470 |  | DM10470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {AA }}$ | Address Access Time | Measured at 50\% of Input to $50 \%$ of Output (Note 2) |  | 25 |  | 15 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time |  |  | 10 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{RCS}}$ | Chip Select Recovery Time |  |  | 10 |  | 8 | ns |

Note 2: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

## Read Cycle Timing Diagrams



Chip Select Access Time


## Write Cycle

| Symbol | Parameter | DM10470 |  | DM10470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tw | Write Pulse Width (to Guarantee Writing) | 15 |  | 10 |  | ns |
| twSD | Data Set-Up Time Prior To Write | 2 |  | 2 |  | ns |
| ${ }^{\text {twHD }}$ | Data Hold Time After Write | 2 |  | 2 |  | ns |
| twSA | Address Set-Up Time Prior to Write | 3 |  | 3 |  | ns |
| twHA | Address Hold Time After Write | 2 |  | 2 |  | ns |
| twscs | Chip Select Set-Up Time Prior to Write | 2 |  | 2 |  | ns |
| twhes | Chip Select Hold Time After Write | 2 |  | 2 |  | ns |
| tws | Write Disable Time |  | 8 |  | 8 | ns |
| twr | Write Recovery Time |  | 8 |  | 8 | ns |

## Write Cycle Timing Diagram

Write Mode


TL/L/7723-13

Rise Time and Fall Time

| Symbol | Parameter | Conditions | DM10470 |  | DM10470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{r}$ | Output Rise Time | Measured Between 20\% and $80 \%$ Points | 1 | 3.5 | 1 | 3.5 | ns |
| $t_{f}$ | Output Fall Time |  | 1 | 3.5 | 1 | 3.5 | ns |

## Capacitance

| Symbol | Parameter | Conditions | DM10470 |  | DM10470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure With a Pulse Technique |  | 5 |  | 5 | pF |
| Cout | Output Pin Capacitance |  |  | 8 |  | 8 | pF |

## Typical Performance Characteristics

## Address Access Time vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW



Write Recovery Time vs Write Pulse Width $25^{\circ} \mathrm{C}$, NOMINAL VEE, INPUT LEVELS AND SPECIFIED
 $T_{W}$. WRITE PULSE WIDTH ( $n s$ )

## Supply Current (IEE)

 vs Ambient Temperature NOMINAL VEE, INPUTS OPEN AND SPECIFIED AIRFLOWChip Select Access Time
vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


Address Set-Up and Hold Times vs Ambient Temperature

$T_{A}$, AMBIENT TEMPERTURE ( ${ }^{\circ}$ )

Output High Voltage ( $\mathrm{V}_{\mathrm{OH}}$ )
vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


Write Pulse Width
vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/7723-10
Data Set-Up and Hold Times vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/7723-11
Output Low Voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


National

## DM10474A/DM10474A-10/DM10474A-8 4096-Bit (1024 x 4) ECL RAM

## General Description

The DM10474A/DM10474A-10/DM10474A-8 is a fully decoded 4096-bit, 10KH compatible, ECL read/write random access memory designed for high-speed scratch pad and buffer storage applications. This device is organized as 1024 words by 4 bits and has separate Data In and Data Out pins. On-chip voltage compensation is provided for improved noise margin. The active-low Chip Select and unterminated emitter-follower outputs allow for easy expansion.

## Features

- Three speed selected offerings for maximum cost-performance:

| DM10474A | $15 \mathrm{~ns} /-220 \mathrm{~mA}$ max |
| :--- | ---: |
| DM10474A-10 | $10 \mathrm{~ns} /-240 \mathrm{~mA}$ max |
| DM10474A-8 | $8 \mathrm{~ns} /-240 \mathrm{~mA}$ max |

- 1024 words $\times 4$ bit organization
- 10K and 10 KH logic compatible
- On-chip voltage compensation for improved noise margin
- Oxide isolation process
- Unterminated emitter-follower outputs for easy memory expansion
- Available in DIP and Flat Package
- Pin compatible with HM10474, MBM10474 and F10474


## Block Diagram



Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :---: |
| CS | $\overline{W E}$ | $\mathrm{D}_{\text {IN }}$ | Open Emitter |  |
| H | X | X | L | Not Selected |
| L | L | L | L | WRITE "0" |
| L | L | H | L | WRITE "1" |
| L | H | X | DOUT | READ |

[^4]
## Functional Description

Addressing the DM10474A/DM10474A-10/DM10474A-8 is achieved by means of the ten address lines (A0-A9). Each of the $2^{10}$ possible combinations of address inputs corresponds to a unique word location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select ( $\overline{\mathrm{CS}}$ ) inputs as address lines.
The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\mathrm{CS}}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections are required.
The read and write operations are controlled by the state of the active-low Write Enable (何). With $\overline{W E}$ and $\overline{C S}$ held low, the data at the Data Inputs (DI1-DI4) is written into the addressed location. $\overline{\text { WE }}$ low also disables the output. The termination will then pull the output low. To read, $\overline{W E}$ is held high, while $\overline{\mathrm{CS}}$ is held low. The rising edge of $\overline{\mathrm{WE}}$ causes data at the addressed location to be transferred to the Data Outputs (DO1-DO4). The Data presented at Data Outputs is non-inverted.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias (Ambient)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$
-7.0 V to +0.5 V
Any Input Relative to $\mathrm{V}_{\mathrm{CC}}$
Output Current (Output High)
$\mathrm{V}_{\mathrm{EE}}$ to +0.5 V

Lead Temperature (Soldering
ESD rating is to be determined.

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -5.46 | -4.94 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}$ | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ Max or $\mathrm{V}_{\text {IL }}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{gathered} -1000 \\ -960 \\ -900 \\ \hline \end{gathered}$ | $\begin{array}{r} -840 \\ -810 \\ -720 \\ \hline \end{array}$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ Max or $\mathrm{V}_{\mathrm{IL}}$ Min | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | -1665 <br> -1650 <br> $-1625$ | mV |
| VOHC | Output Voltage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \operatorname{Min}$ or $\mathrm{V}_{\mathrm{IL}} \operatorname{Max}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{gathered} -1020 \\ -980 \\ -920 \\ \hline \end{gathered}$ |  | mV |
| V OLC | Output Voltage Low | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \operatorname{Min}$ or $\mathrm{V}_{\text {IL }} \mathrm{Max}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \\ & \hline \end{aligned}$ | $\begin{array}{r} -840 \\ -810 \\ -720 \\ \hline \end{array}$ | mV |
| $V_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | $\begin{gathered} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | $-1490$ <br> - 1475 <br> $-1450$ | mV |
| ${ }_{1 / H}$ | Input Current High | $V_{I N}=V_{I H} M a x$ | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\mathrm{CS}}$ All Others | $V_{I N}=V_{I L} M$ in | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| $l_{\text {l }}$ | Power Supply Current Pin 9 (Note 1) | All Inputs \& Outputs Open | $\begin{gathered} 0^{\circ} \mathrm{C} \\ \text { to } \\ 75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} (10474-8)-240 \\ (10474-10)-240 \\ (10474-15)-220 \end{gathered}$ |  | mA |

Note 1: Typical values at $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{I}_{E E}=-200 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-190 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=75^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{EE}}=-175 \mathrm{~mA}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, output load $=50 \Omega$ and 30 pF to -2.0V.

AC Electrical Characteristics
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Test Circuit and Input Waveform


TL/L/9229-3
All timing measurements referenced from $\mathbf{5 0 \%}$ of input levels to $\mathbf{5 0 \%}$ of input/output levels
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ including jig and stray capacitance
$R_{T}=50 \Omega$

TL/L/9229-2

## Read Cycle

| Symbol | Parameter | Conditions | DM10474A |  | DM10474A-10 |  | DM10474A-8 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {AA }}$ | Address Access Time | Measured at $50 \%$ of Input to $50 \%$ of Output (Note 2) |  | 15 |  | 10 |  | 8 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time |  |  | 8 |  | 6 |  | 5 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Chip Select Recovery Time |  |  | 8 |  | 6 |  | 5 | ns |

Note 2: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

## Read Cycle Timing Diagrams



TL/L/9229-4


| Write Cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | DM10474A |  | DM10474A-10 |  | DR10474A-8 |  | Units |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{W}$ | Write Pulse Width | 15 | - | 10 | - | 6 | - | ns |
| twSD | Data Set-Up Time Prior To Write | 2 | - | 2 | - | 1 | - | ns |
| tWHD | Data Hold Time After Write | 2 | - | 2 | - | 1 | - | ns |
| twSA | Address Set-Up Time | 3 | - | 3 | - | 1 | - | ns |
| tWHA | Address Hold Time | 2 | - | 2 | - | 1 | - | ns |
| twscs | Chip Select Set-Up <br> Time Prior to Write | 2 | - | 2 | - | 1 | - | ns |
| twHCS | Chip Select Hold Time | 2 | - | 2 | - | 1 | - | ns |
| tws | Write Disable Time | - | 8 | - | 8 | - | 5 | ns |
| twR | Write Recovery Time | - | 8 | - | 8 | - | 8 | ns |

Write Cycle Timing Diagram


## Rise Time and Fall Time

| Symbol | Parameter | Conditions | DM10474A/DM10474A-10/DM10474A-8 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $t_{r}$ | Output Rise Time | Measured Between 20\% and $80 \%$ Points | 1 | 3.5 | ns |
| $\mathrm{t}_{\text {f }}$ | Output Fall Time |  | 1 | 3.5 | ns |
| Capacitance |  |  |  |  |  |
| Symbol | Parameter | Conditions | DM10474A/DM10474A-10/DM10474A-8 |  | Units |
|  |  |  | Min | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Measure With a Pulse Technique |  | 5 | pF |
| Cout | Output Pin Capacitance |  |  | 8 | pF |

## Typical Performance Characteristics



## Connection Diagrams

Dual-In-Line Package


Order Number DM10474AJ, DM10474A-10J or DM10474-8J
See NS Package Number J24E

Flat Pack


National Corporation

## DM100422/DM100422A 1024-Bit (256 x 4) ECL RAM

## General Description

The DM100422/DM100422A is a 1024-bit ECL random access memory organized as 4 blocks of 256 bits. Since each block has its own Select input, the memory can be configured for a maximum of 1024 by 1 bit through Wire-ORing of the outputs. The high-speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage and temperature compensated and is compatible with all 100k ECL logic. Separate Data In and Data Out pins allow the set-up of data for a write cycle while performing a read.

## Features

- 4 separate Block Select inputs for configurations from $256 \times 4$ to $1024 \times 1$
■ Maximum address access time-DM100422 12 ns -DM100422A 10 ns
- Maximum Block Select access time-DM100422 5 ns
-DM100422A 5 ns
- 100k logic compatible with on-chip voltage and temperature compensation
- Oxide isolation process
- Unterminated emitter-follower output for easy memory expansion
■ Compatible with HM100422, MBM100422 and F100422


## Block Diagram



Truth Table (Positive Logic)

| Input |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| BS | $\overline{\text { WE }}$ | DI |  |  |
| H | X | X | L | Disable |
| L | L | L | L | Write "0" |
| L | L | H | L | Write "1" |
| L | H | X | Data | Read |


| $\overline{\mathrm{BS1}}-\overline{\mathrm{BS} 4}$ | Block Selects |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A} 7$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{DI1-DI4}$ | Data Inputs |
| $\mathrm{DO} 1-\mathrm{DO} 4$ | Data Outputs |

[^5]
## Functional Description

Addressing the DM100422/DM100422A is accomplished by means of the eight address lines (AO-A7). Each of the 256 possible combinations of address inputs corresponds to a unique four-bit word in the memory array. The availability of four active-low Block Select inputs ( $\overline{\mathrm{BS} 1}-\overline{\mathrm{BS}}$ ) and the unterminated emitter-follower outputs allow the user to reconfigure the part into a $512 \times 2$ or $1024 \times 1$ architecture by wire-ORing the outputs and using the BS inputs as address lines.
The device is selected with $\overline{B S}$ low and deselected with $\overline{\mathrm{BS}}$ high. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\mathrm{BS}}$ inputs are internally pulled low so that in cases where no memory expansion is needed, no external connections are required.
The read and write operations are controlled by the activelow Write Enable input ( $\overline{W E}$ ). With $\overline{W E}$ and $\overline{B S}$ held low, the data at the Data Inputs (DI1-DI4) is written into addressed location. WE low also causes the output to be disabled; the termination will then pull the output low. To read, $\overline{W E}$ is held high, while $\overline{B S}$ is held low. The rising edge of $\overline{W E}$ causes the data present at the selected address to be transferred to the Data Outputs (DO1-DO4). The data presented at the Data Outputs is non-inverted.

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias (Ambient) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range
$\mathrm{V}_{\mathrm{EE}}$ Relative to $\mathrm{V}_{\mathrm{CC}}$

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

$$
-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V}
$$

Any Input Relative to $\mathrm{V}_{\mathrm{CC}}$

$$
V_{E E} \text { to }+0.5 \mathrm{~V}
$$

Output Current (Output High)

$$
-30 \mathrm{~mA} \text { to }+0.1 \mathrm{~mA}
$$

Lead Temperature (Soldering, 10 sec .)
ESD rating is to be determined.

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -4.73 | -4.27 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, airflow exceeding 500 LFM

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max or $\mathrm{V}_{\text {IL }}$ Min | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max or $\mathrm{V}_{\text {IL }}$ Min | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Voltage High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Min or $\mathrm{V}_{\text {IL }}$ Max | -1035 | - | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Voltage Low | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Min or $\mathrm{V}_{\text {IL }}$ Max | - | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage High | Guaranteed Input Voltage High for All Inputs | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low | Guaranteed Input Voltage Low for All Inputs | -1810 | -1475 | mV |
| $1{ }_{1 H}$ | Input Current High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max}$ | - | 220 | $\mu \mathrm{A}$ |
| IIL | Input Current Low, $\overline{\mathrm{BS}}$ All Others | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }} \mathrm{Min}$ | $\begin{gathered} 0.5 \\ -50 \end{gathered}$ | 170 | $\mu \mathrm{A}$ |
| $\mathrm{IEE}^{\text {e }}$ | Power Supply Current | All Inputs and Outputs Open | -200 | - | mA |

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

Test Circuit and Input Waveform


TL/L/6749-3
$t_{r}=t_{f}=2.0 \mathrm{~ns} \pm 10 \%$
$\mathrm{R}_{\mathrm{T}}=50 \Omega$
$\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
All timing measurements are referenced from $50 \%$ of input levels to $50 \%$ of input/output levels.

TL/L/6749-2

## Read Cycle

| Symbol | Parameter | DM100422 |  | DM100422A |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {AA }}$ | Address Access Time | - | 12 | - | 10 | ns |
| $\mathrm{t}_{\text {ABS }}$ | Block Select Access Time | - | 5 | - | 5 | ns |
| $\mathrm{t}_{\text {RBS }}$ | Block Select Recovery Time | - | 5 | - | 5 | ns |

Read Cycle Timing Diagrams

Ádidress Âccess Time


TL/L/6749-4


TL/L/6749-5

## Write Cycle

| Symbol | Parameter | DM100422 |  | DM100422A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tw | Write Pulse Width | 7 | - | 6 | - | ns |
| ${ }^{\text {twSD }}$ | Data Set-Up Time | 2.0 | - | 2.0 | - | ns |
| tWHD | Data Hold Time | 2.0 | - | 2.0 | - | ns |
| tWSA | Address Set-Up Time | 3.0 | - | 2.0 | - | ns |
| tWHA | Address Hold Time | 2.0 | - | 2.0 | - | ns |
| tWSBS | Block Select Set-Up Time | 2.0 | - | 2.0 | - | ns |
| tWHBS | Block Select Hold Time | 2.0 | - | 2.0 | - | ns |
| tws | Write Disable Time |  | 5 | - | 5 | ns |
| twR | Write Recovery Time |  | 7 | - | 7 | ns |

## Write Cycle Timing Diagram



## Rise Time and Fall Time

| Symbol | Parameter | DM100422 |  | DM100422A |  | $*$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1 | 3.5 | 1 | 3.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1 | 3.5 | 1 | 3.5 | ns |

## Capacitance

| Symbol | Parameter | DM100422 |  | DM100422A |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | - | 5 | - | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 8 | - | 8 | pF |

## Dual-In-Line Package



Top View
Order Number DM100422J or DM100422AJ
See NS Package Number J24E

Quad Cerpack


TL/L/6749-8
Order Number DM10422W, DM10422AW or DM100422AJ
See NS Package Number W24B

## DM100470／DM100470A 4096－Bit（4096 x 1）ECL RAMs

## General Description

The DM100470／DM100470A is a fully decoded 4096－bit， 100 K compatible，ECL read／write random access memory designed for high－speed scratch pad and buffer storage ap－ plications．This device is organized as 4096 words by 1 bit and has separate Data In and Data Out pins．On－chip volt－ age and temperature compensation is provided for im－ proved noise margin．The active－low Chip Select $\overline{\mathrm{CS}}$ and unterminated emitter－follower outputs allow for easy expan－ sion．

## Features

－Two speed－selected offerings for maximum cost－performance：
DM100470
$25 \mathrm{~ns} / 200 \mathrm{~mA} \max$
DM100470A
$15 \mathrm{~ns} / 200 \mathrm{~mA}$ max
－ $4096 \times 1$ bit organization
－100K logic compatible
－On－chip voltage and temperature compensation for im－ proved noise margin
－Oxide－isolation process
－Unterminated emitter－follower outputs for easy memory expansion
（⿴囗十a Pin－compatible with HM100470 and F100470

## Logic Diagram



TL／L／8639－1

## Connection Diagram



Order Number DM100470J or DM100470AJ See NS Package Number J18A

## Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| Mode |  |  |  |  |
|  | $\overline{\text { WE }}$ | D $_{\text {IN }}$ | Open Emitter |  |
| H | X | X | L | Not Selected |
| L | L | L | L | Write＂0＂ |
| L | L | H | L | Write＂1＂ |
| L | H | X | DOUT | Read |

$H=$ High Voltage Level $L=$ Low Voltage Level $X=$ Don＇t Care

Pin Names

| $\overline{\mathrm{CS}}$ | Chip Select Input |
| :--- | :--- |
| $\mathrm{AO}-\mathrm{A} 11$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{D}_{\text {IN }}$ | Data Input |
| $\mathrm{D}_{\text {OUT }}$ | Data Output |

## Functional Description

Addressing the DM100470/DM100470A is achieved by means of the twelve address lines (A0-A11). Each of the $2^{12}$ possible combinations of address inputs corresponds to a unique bit location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select ( $\overline{\mathrm{CS}}$ ) inputs as address lines.
The device is selected with $\overline{\mathrm{CS}}$ low and deselected with $\overline{\mathrm{CS}}$ high. A $50 \Omega$ resistor to -2 V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\mathrm{CS}}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections is required.
The read and write operations are controlled by the state of the active-low Write Enable ( $\overline{\mathrm{WE}}$ ). With $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CS}}$ held low, the data at the Data Input $\left(\mathrm{D}_{\mathrm{IN}}\right)$ is written into the addressed location. WE low also disables the output. The termination will then pull the output low. To read, $\overline{W E}$ is held high while $\overline{\mathrm{CS}}$ is held low. The rising edge of $\overline{\mathrm{WE}}$ causes data at the addressed location to be transferred to the Data Output (DOUT). The data presented at $\mathrm{D}_{\text {Out }}$ is non-inverted.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage, $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -7.0 V |
| :--- | ---: |
| Input Voltage, V IN | +0.5 V to $\mathrm{V}_{\mathrm{EE}}$ |
| Output Current | -30 mA |
| Storage Temperature, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Under Bias, |  |
| $\quad \mathrm{T}_{\text {stg }}$ (Bias) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| ESD Rating to be determined. |  |

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{EE}}\right)$ | -4.73 | -4.27 | V |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, air flow exceeding 500 LFM

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHmax }}$ or $\mathrm{V}_{\text {ILmin }}$ ) | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHmax }}$ or $\mathrm{V}_{\text {ILmin }}$ ) | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHmin }}$ or $\mathrm{V}_{\text {ILmax }}$ ) | -1035 | - | mV |
| Volc | Output Low Voltage ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ min or $\mathrm{V}_{\text {ILImax }}$ ) | - | -1610 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage (Guaranteed Input Voltage High for All Inputs) | -1165 | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input High Voltage (Guaranteed Input Voltage Low for All Inputs) | -1810 | -1475 | mV |
| $\mathrm{IIH}_{\mathrm{H}}$ | Input High Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \text { IHax }}$ ) | - | 220 | $\mu \mathrm{A}$ |
| ILL | Input Low Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILImin }}$ ) | -50 | - | $\mu \mathrm{A}$ |
| ILL | $\overline{\mathrm{CS}}$ Input Low Current ( $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILImin }}$ ) | 0.5 | 170 | $\mu \mathrm{A}$ |
| IEE | Power Supply Current (All Inputs and Outputs Open) | -200 | - | mA |

## AC Electrical Characteristics

## Test Circuit and Input Waveforms



All timing measurements referenced from $50 \%$ of input levels to $50 \%$ of input/output levels
$C_{L}=30 \mathrm{pF}$ including jig and stray capacitance
$R_{T}=50 \Omega$

TL/L/8639-8
Read Cycle $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, airflow exceeding 500 LFM

| Symbol | Parameter | Conditions | DM100470 |  | DM100470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {ACS }}$ | Chip Select Access |  | - | 10 | - | 8 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time |  | - | 10 | - | 8 | ns |
| $t_{\text {AA }}$ | Address Access Time |  | - | 25 | - | 15 | ns |

## Read Cycle Timing Diagrams



TL/L/8639-5

Chip Select Access Time


Write Cycle $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{R}_{\mathrm{T}}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, airflow exceeding 500 LFM

| Symbol | Parameter | DM100470 |  | DM100470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tw | Write Pulse Width | 15 | - | 10 | - | ns |
| $t_{\text {WSD }}$ | Data Set-Up Time Prior to Write | 2 | - | 2 | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time After Write | 2 | - | 2 | - | ns |
| twSA | Address Set-Up Time Prior to Write | 3 | - | 3 | - | ns |
| twha | Address Hold Time After Write | 2 | - | 2 | - | ns |
| twscs | Chip Select Set-Up Time Prior to Write | 2 | - | 2 | - | ns |
| twHCS | Chip Select Hold Time After Write | 2 | - | 2 | - | ns |
| tws | Write Disable Time | - | 8 | - | 8 | ns |
| twR | Write Recovery Time | - | 8 | 一 | 8 | ns |

## Write Cycle Timing Diagram



TL/L/8639-7

## Rise Time and Fall Time

| Symbol | Parameter | Conditions | DM100470 |  | DM100470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{r}$ | Output Rise Time | Measured Between 20\% and 80\% Points | 1 | 3.5 | 1 | 3.5 | ns |
| $t_{f}$ | Output Fall Time |  | 1 | 3.5 | 1 | 3.5 | ns |

## Capacitance

| Symbol | Parameter | Conditions | DM100470 |  | DM100470A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance | Measure with a Pulse Technique | - | 5 | - | 5 | pF |
| COUT | Output Pin Capacitance |  | - | 8 | - | 8 | pF |

## Typical Performance Characteristics

Address Access Time vs Amblent Temperature NOMINAL $V_{E E,}$ INPUT LEVELS AND SPECIFIED AIRFLOW


Write Recovery Time vs Write Pulse Width $25^{\circ} \mathrm{C}$, NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED


Supply Current (IEE) vs Ambient Temperature NOMINAL VEE, INPUTS OPEN AND SPECIFIED AIRFLOW


Chip Select Access Time
vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


Address Set-Up and Hold Times vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW $\mathrm{T}_{\mathrm{W}}=10 \mathrm{~ns}$


Output High Voltage ( $\mathrm{VOH}_{\mathrm{OH}}$ )
vs Ambient Temperature
NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW


Write Pulse Width
vs Ambient Temperature NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/8639-10
Data Set-Up and Hold Times vs Ambient Temperature
NOMINAL $V_{E E}$, INPUT LEVELS AND SPECIFIED AIRFLOW $\mathrm{T}_{\mathrm{W}}=10 \mathrm{~ns}$


TL/L/8639-11
Output Low Voltage (VOL)
vs Ambient Temperature
NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW


TL/L/8639-12

## DM100474/DM100474A (1024 x 4) 4096-Bit, 100k ECL RAM

## General Description

The DM100474 is a 4096-bit read/write random access memory, organized in the popular 1024 words by 4 -bit configuration. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full onchip address decoding, separate Data input and non-inverting Data output lines, as well as an active-low chip select line. The input and output levels are voltage compensated 100k ECL levels. The DM100474A has a maximum access time of 15 ns , and the DM100474 has a maximum access time of 25 ns .

## Features

■ 1024 words $x$ 4-bit organization

- On chip voltage compensation for improved noise margin
- Fully compatible with industry standard 100k series ECL families
a Address access time: 25 ns max for standard part, 15 ns max for "A" part.
- Chip select access time: 10 ns max for standard part, 8 ns max for "A" part.
■ Low power dissipation: -220 mA max for "A" part, - 200 mA max for standard.

■ Pin compatible with F100474 and MBM100474

## Connection and Block Diagrams



Order Number DM100474D or DM100474AD
See NS Package D24K


TL/L/6748-2

## Truth Table

| Inputs |  | Output |  | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | DIN | Open Emitter |  |
| H | X | X | L | Not Selected |
| L | L | L | L | WRITE "0" |
| L | L | H | L | WRITE "1" |
| L | H | X | DOUT | READ |

H = high voltage level
$\mathbf{L}=$ low voltage level
x $=$ don't care

| Absolute Maximum Ratings |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ <br> Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ <br> Output Current |  | -7.0 V to +0.5 V | Storage Temperature, TSTG <br> Storage Temperature Under Bias, TSTG (Bias) |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
|  |  | $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V |  |  |  |  |
|  |  | -30 mA to +0.1 mA |  |  |  | $+125^{\circ} \mathrm{C}$ |
| DC Electrical Characteristics |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}\right.$, output load $=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and airflow $\geq 500 \mathrm{LFM}$ unless otherwise noted. $)$ |  |  |  |  |  |  |
| Symbol |  | rameter | Min | Typ | Max | Units |
| VOH | Output Hig $\left(\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{1 \mathrm{I}}\right.$ | $-\min )$ | -1025 | -955 | -880 | mV |
| VoL | Output Low $\left(\mathrm{V}_{I N}=\mathrm{V}_{\mathbb{H}}\right.$ | $(1 L \text { min })$ | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Hig $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ | old Voltage L max) | -1035 |  |  | mV |
| V OLC | Output Low $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\right.$ | old Voltage ( max) |  |  | -1610 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High (Guarante | Voltage High for All Inputs) | -1165 |  | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input Low (Guarante | Voltage Low for All Inputs) | -1810 |  | -1475 | mV |
| $\mathrm{IIH}^{\text {H }}$ | Input High | $\left.\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH} \text { max }}\right)^{\text {( }}$ |  |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input Low | $\left.V_{\text {IN }}=V_{\text {IL min }}\right)$ | -50 |  |  | $\mu \mathrm{A}$ |
| ILL | $\overline{\mathrm{CS}}$ Input L | nt $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL} \text { min }}\right)$ | 0.5 |  | 170 | $\mu \mathrm{A}$ |
| $l_{\text {EE }}$ | Power Sup <br> (All Inputs | uts Open) | $\begin{aligned} & -200 \\ & -220^{*} \end{aligned}$ |  |  | mA |

*For the DM100474A.

## AC Test Circuit and Switching Time Waveform

(Full guaranteed operating ranges, output load $=50 \Omega$ to -2.0 V and 30 pF to GND and airflow $>500$ LFM unless otherwise noted.)



TL/L/6748-4

$$
t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.0 \mathrm{~ns} \text { type }
$$

Output Load: $\mathrm{R}_{\mathrm{L}}=50 \Omega$
$C_{L}=30 \mathrm{pF}$
(including jig and stray capacitance)

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%$, output load $=50 \Omega$ to $-2.0 \mathrm{~V}, 30 \mathrm{pF}$ to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, air flow $\geq 500 \mathrm{LFM}$ and 2 min warm up.
Read Cycle

| Symbol | Parameter | DM100474 |  | DM100474A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max | Typ | Max |  |
| $\mathbf{t}_{\mathrm{AA}}$ | Address Access Time |  | 25 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access Time |  | 10 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Recovery Time |  | 10 |  | 8 | ns |

## Read Cycle Timing Diagrams



TL/L/6748-5

## Write Cycle

| Symbol | Parameter | DM100474 |  |  | DM100474A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| tw | Write Pulse Width | 20 |  |  | 15 |  |  | ns |
| tws | Write Disable Time |  |  | 10 |  |  | 8 | ns |
| twr | Write Recovery Time |  |  | 10 |  |  | 8 | ns |
| twSA | Address Set Up Time | 2 |  |  | 2 |  |  | ns |
| twscs | Chip Select Set Up Time | 2 |  |  | 2 |  |  | ns |
| twSD | Data Set Up Time | 2 |  |  | 2 |  |  | ns |
| tWHA | Address Hold Time | 2 |  |  | 2 |  |  | ns |
| twHCS | Chip Select Hold Time | 2 |  |  | 2 |  |  | ns |
| ${ }_{\text {tWHD }}$ | Data Hold Time | 2 |  |  | 2 |  |  | ns |

## Write Cycle Timing Diagrams



TL/L/6748-7

Rise Time and Fall Time

| Symbol | Parameter | DM100474/DM100474A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | - | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | - | 2.5 | - | ns |

## Section 5

## Physical Dimensions

## Section 5 Contents

Physical Dimensions5-3Data BookshelfSales and Distribution Offices> J16A (REV K)

NS Package J16A


NS Package J18A




NS Package J28A


NS Package N18A


N20A (REV G)
NS Package N20A



NS Package N28B


W24B (REV C)
NS Package W24B

## Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.
This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.
We are interested in your comments on our technical literature and your suggestions for improvement.
Please send them to:
Technical Communications Dept. M/S 23-200
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090
For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

## DATA CONVERSION/ACQUISITION DATABOOK—1984

Selection Guides • Active Filters • Amplifiers • Analog Switches • Analog-to-Digital Converters
Analog-to-Digital Display (DVM) • Digital-to-Analog Converters • Sample and Hold • Sensors/Transducers
Successive Approximation Registers/Comparators • Voltage References

## HYBRID PRODUCTS DATABOOK-1982

Operational Amplifiers • Buffers • Instrumentation Amplifiers • Sample \& Hold Amplifiers • Comparators
Non-Linear Functions $\circ$ Precision Voltage Regulators and References • Analog Switches
MOS Clock Drivers • Digital Drivers • A-D Converters • D-A Converters • Fiber-Optic Products
Active Filters \& Telecommunication Products • Precision Networks • 883/RETS

## INTERFACE DATABOOK—1986

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers • Display Controllers/Drivers Memory Support • Microprocessor Support • Level Translators/Buffers • Frequency Synthesis

## INTERFACE/BIPOLAR LSI/BIPOLAR MEMORY/PROGRAMMABLE LOGIC DATABOOK—1983

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers Level Translators/Buffers • Display Controllers/Drivers • Memory Support • Dynamic Memory Support Microprocessor Support • Data Communications Support • Disk Support • Frequency Synthesis Interface Appendices • Bipolar PROMs • Bipolar and ECL RAMs • 2900 Family/Bipolar Microprocessor Programmable Logic

## INTUITIVE IC CMOS EVOLUTION—1984

Thomas M. Frederiksen's new book targets some of the most significant transitions in semiconductor technology since the change from germanium to silicon. Intuitive IC CMOS Evolution highlights the transition in the reduction in defect densities and the development of new circuit topologies. The author's latest book is a vital aid to engineers, and industry observers who need to stay abreast of the semiconductor industry.

## INTUITIVE IC OP ARPS-1984

Thomas M. Frederiksen's new book, Intuitive IC Op Amps, explores the many uses and applications of different IC op amps. Frederiksen's detailed book differs from others in the way he focuses on the intuitive groundwork in the basic functioning concepts of the op amp. Mr. Frederiksen's latest book is a vital aid to engineers, designers, and industry observers who need to stay abreast of the computer industry.

## LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LINEAR SUPPLEMENT DATABOOK—1984

Amplifiers • Comparators • Voltage Regulators • Voltage References • Converters • Analog Switches Sample and Hold • Sensors • Filters • Building Blocks • Motor Controllers • Consumer Circuits
Telecommunications Circuits • Speech • Special Analog Functions

## LOGIC DATABOOK VOLUME I-1984

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • LSI/VLSI
LOGIC DATABOOK VOLUME II-1984
Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky • Low Power Schottky Schottky • TTL • Low Power

## LS/S/TTL DATABOOK—1987

Introduction to Bipolar Logic •Low Power Schottky • Schottky •TTL•Low Power

## MASS STORAGE HANDBOOK—1986

Disk Interface Design Guide and User Manual • Winchester Disk Support • Winchester Disk Data Controller Floppy Disk Support • Drive Interface Support Circuits

## MEMORY SUPPORT HANDBOOK—1986

Dynamic Memory Control • Error Checking and Correction • Microprocessor Interface and Applications Memory Drivers and Support
NON-VOLATILE MEMORY DATABOOK—1987
CMOS EPROMs • EEPROMs • Bipolar PROMs
THE NSC800 MICROPROCESSOR FAMILY DATABOOK—1985
CPU • Peripherals • Evaluation Board • Logic Devices • MA2000 Macrocomponent Family

## SERIES 32000 DATABOOK-1986

Introduction • CPU-Central Processing Unit • Slave Processors • Peripherals • Data Communications and LAN's Disk Control and Interface • DRAM Interface • Development Tools • Software Support • Application Notes

## RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography •MIL-M-38510 and DESC Drawing Cross Listing
THE SWITCHED-CAPACITOR FILTER HANDBOOK-1985
Introduction to Filters • National's Switched-Capacitor Filters • Designing with Switched-Capacitor Filters Application Circuits • Filter Design Program • Nomographs and Tables
TRANSISTOR DATABOOK—1982
NPN Transistors • PNP Transistors • Junction Field Effect Transistors • Selection Guides • Pro Electron Series Consumer Series • NA/NB/NR Series • Process Characteristics Double-Diffused Epitaxial Transistors Process Characteristics Power Transistors • Process Characteristics JFETs • JFET Applications Notes

## VOLTAGE REGULATOR HANDBOOK—1982

Product Selection Procedures • Heat Flow \& Thermal Resistance • Selection of Commercial Heat Sink Custom Heat Sink Design • Applications Circuits and Descriptive Information • Power Supply Design Data Sheets

## 48-SERIES MICROPROCESSOR HANDBOOK—1980

The 48-Series Microcomputers • The 48-Series Single-Chip System • The 48-Series Instruction Set Expanding the 48-Series Microcomputers • Applications for the 48-Series • Development Support Analog I/O Components • Communications Components • Digital I/O Components • Memory Components Peripheral Control Components

National Semiconductor Corporate Headquarters<br>2900 Semiconductor Drive<br>P.O. Box 58090<br>Santa Clara, CA 95052-8090<br>Tel: (408) 721-5000<br>TWX: (910) 339-9240

## SALES OFFICES Continued)

## INTERNATIONAL OFFICES

Electronica NSC de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico, 01020 D.F. Mexico
Tel: (905) 524-9402
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima, 830
8 Andar
01452 Sao Paulo, SP. Brasil
Tel: (55/11) 212-5066
Telex: 391-1131931 NSBR BR
National Semiconductor GmbH Industriestraße 10
D-8080 Fürstenfeldbruck
West Germany
Tel: (0 8141) 103-0
Telex: 527649
National Semiconductor (UK) Ltd.
301 Harpur Centre
Horne Lane
Bedford MK40 1TR
United Kingdom
Tel: 0234-270027
Telex: 826209
National Semiconductor Benelux
Ave Charles Quint 545
B-1080 Bruxelles
Belgium
Tel: (02) 4661807
Telex: 61007

National Semiconductor (UK) Ltd.
1, Bianco Lunos Alle
DK-1868 Fredriksberg C
Denmark
Tel: (01) 213211
Telex: 15179
National Semiconductor
Expansion 10000
28, Rue de la Redoute
F-92 260 Fontenay-aux-Roses
France
Tel: (01) 46608140
Telex: 250956
National Semiconductor S.p.A.
Via Solferino 19
20121 Milano
Italy
Tel: (02) 6596146
Telex: 332835
National Semiconductor AB
Box 2016
Stensätravägen 13
S-12702 Skärholmen
Sweden
Tel: (08) 97 0190
Telex: 10731
National Semiconductor
Calle Agustin de Foxa, 27 (9.D)

- 28036 Madrid

Spain
Tel: (01) 7332958
Telex: 46133

## National Semiconductor

## Switzerland

Alte Winterthurerstrasse 53
Postfach 567
$\mathrm{CH}-8304$ Wallisellen-Zurich
Tel: (01) 830-2727
Telex: 59000
National Semiconductor
Pasilanraitio 6C
SF-00240 Helsinki 24
Finland
Tel: (90) 140344
Telex: 124854

## NS Japan Ltd.

4-403 Ikebukuro, Toshima-ku
Tokyo 171, Japan
Tel: (03) 988-2131
Fax: 011-81-3-988-1700
National Semiconductor
Hong Kong Ltd.
Southeast Asia Marketing
Austin Tower, 4th Floor
22-26A Austin Avenue
Tsimshatsui, Kowloon, H.K.
Tel: 3-7231290
Tel: 852 3-7243645
Cable: NSSEAMKTG
Telex: 52996 NSSEA HX

National Semiconductor
Advanced Systems PTY LTD
11-17 Khartoum Road
North Ryde, N.S.W. 2113
Sydney, Australia
Tel: 61-2-887-4455
Telex: AA27173
National Semiconductor (PTE),
Ltd.
200 Cantonment Rd. 13-01
Southpoint
Singapore 0208
Tel: 2252226
Telex: RS 33877
National Semiconductor (Far East)
Ltd.
Taiwan Branch
P.O. Box 68-332 Taipei

7th Floor, Nan Shan Life Bidg
302 Min Chuan East Road,
Taipei, Taiwan R.O.C.
Tel: (02) 501-7227
Telex: 22837 NSTW
Cable: NSTW TAIPEI
National Semiconductor (Far East)
Ltd.
Korea Office
Third Floor, Hankyung Bldg.
4-25 Hannam-Dong
Yongsan-Ku, Seoul 140, Korea
Tel: 797-8001/3
Telex: K24942 NSRK


[^0]:    *Symbols in parentheses are proposed industry standard.

[^1]:    $\bullet=$ Don't care (H or L), $\mathrm{H}=$ Logic HIGH Level, $\mathrm{L}=$ Logic LOW Level

[^2]:    TL/L/9237-3

[^3]:    $H=$ High Voltage Level L = Low Voltage Level $X=$ Don't Care

[^4]:    H = High Voltage Level
    $L=$ Low Voltage Level
    X = Don't Care

[^5]:    $H=$ High Voltage Level $L=$ Low Voltage Level $X=$ Don't Care

