

Microcommunication Elements Databook

• UARTs • NSC800 Family



-

1175 Bordeaux Drive, Sunnyvale, California 94089 Sales (408) 743-3355 Admin. (408) 743-3300 Cust. Service (408) 743-3325



A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.

We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.

harlie port

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

i

Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

La Qualité et La Fiabilité:

Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisànt des systèmes d'une très grande qualité standard.

Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.

Charlie Sporth

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

ij.

MICROCOMMUNICATION ELEMENTS DATABOOK

1987 Edition

CPU

Peripherals

Evaluation Board

iii

Logic Devices

Appendices/Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™ Anadia™ ANS-R-TRAN™ **APPSTM** Auto-Chem Deflasher™ BI-FET™ BI-FET II™ **BI-LINE™ BIPLANTM** BLCTM **BLXTM** Brite-Lite™ BTI TM CheckTrack™ СІМ™ **CIMBUS™** Clock**⊮**Chek™ **СОМВОТМ** COMBO ITM COMBO II™ COPS™ microcontrollers Datachecker® DENSPAKTM **DIBTM Digitalker® DISCERN™** DISTILL™ DNR™ **DPVMTM** ELSTAR™

E-Z-LINK™ 5-Star Service™ **GENIX™ GNX™** HEX 3000™ НРС™ **ICM™ INFOCHEXTM** Integral ISE™ IntelisplayTM **ISETM** ISE/06™ ISE/08™ ISE/16™ ISE32™ KevScan™ LMCMOS™ M²CMOS™ Macrobus™ Macrocomponent[™] Meat⊮Chek™ Microbus™ data bus MICRO-DAC™ utalker™ Microtalker™ **MICROWIRE™** MICROWIRE/PLUS™ **MOLE™** MST™

Naked-8™ National® NAX 800TM Nitride Plus™ Nitride Plus Oxide™ **NML™** NOBUS™ NSC800™ NSX-16™ NS-XC-16™ **NURAM™ OXISS™** P²CMOS™ Perfect Watch™ Pharma//Chek™ **PLAN™** Polvcraft™ POSitalker™ Power & Control™ QUAD3000™ **QUIKLOOK™ RAT**™ RTX16™ **SABR™** Script/Chek™ **SCX™** SERIES/800™ Series 3000™ Series 32000®

Shelfr Chek™ **SPIRE™** STARTM Starlink™ **STARPLEX™** STARPLEX II™ SuperChip™ SuperScript™ SYS32™ TapePak™ **TDS™** TeleGate™ The National Anthem® Timer/Chek™ **TINATM TLCTM** Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ **TRI-STATE®** TURBOTRANSCEIVER™ VIРтм VR32™ **XMOS™ XPUTM** Z STAR™ 883B/RETS™ 883S/RETS™

CP/M™ is a trademark of Digital Research Corporation Z80[®] is a registered trademark of Zilog Corporation IBM[®] is a registered trademark of International Business Machine Corporation VAX™ is a trademark of Digital Equipment Corporation

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

N

Introduction

v

The Microcommunication Elements and NSC800 databook updates previous handbooks and datasheets and introduces new UARTs. It also contains a section on National's NSC800 Microprocessor Family. The databook provides the system designer with detailed technical descriptions of National's devices.

National Semiconductor Corporation is the leading supplier of Universal Asynchronous Receiver Transmitters (UART). National offers the most complete list of UARTs, covering all of the personal computers compatible with IBM type software.

Introduced in this catalog is the new National NS16550A. The NS16550A, an enhanced version of the NS16450, offers customers two onboard FIFOs that relieve the CPU of overhead allowing the CPU to take on more significant tasks.

National continues to be the innovative developer of new IBM type personal computer UARTs. As a company, National is committed to providing customers with unsurpassed quality and service.

Table of Contents

Section 1 CPU	
NSC800 High-Performance Low-Power CMOS Microprocessor	1-3
Section 2 Peripherals	
NSC810A RAM-I/O-Timer	2-3
NSC831 Parallel I/O	2-24
NSC858 Universal Asynchronous Receiver/Transmitter	2-38
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs NS16450/INS8250A/NS16C450/INS82C50A Universal Asynchronous Receiver/	2-57
Transmitter	2-79
INS8250/INS8250-B Universal Asynchronous Receiver/Transmitter	2-96
Section 3 Evaluation Board	
NSC888 NSC800 Evaluation Board	3-3
Section 4 Logic Devices	
MM82PC08 8-Bit Bidirectional Transceiver	4-3
MM82PC12 8-Bit Input/Output Port	4-8
Section 5 Appendices/Physical Dimensions	
AN-491 The NS16550A: UART Design and Application Considerations	5-3
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs	5-30
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80	5-38
Software Comparison NSC800 vs. 8085, Z80	5-41
CMOS Industrial Microcomputer Products	5-43
Physical Dimensions	5-44
Data Bookshelf	
Authorized Distributors	

Alpha-Numeric Index

AN-491 The NS16550A: UART Design and Application Considerations
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80
INS82C50A Universal Asynchronous Receiver/Transmitter
INS8250 Universal Asynchronous Receiver/Transmitter
INS8250A Universal Asynchronous Receiver/Transmitter
INS8250-B Universal Asynchronous Receiver/Transmitter
MM82PC08 8-Bit Bidirectional Transceiver
MM82PC12 8-Bit Input/Output Port
NS16C450 Universal Asynchronous Receiver/Transmitter
NS16450 Universal Asynchronous Receiver/Transmitter
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs
NSC800 High-Performance Low-Power CMOS Microprocessor
NSC810A RAM-I/O-Timer
NSC831 Parallel I/O
NSC858 Universal Asynchronous Receiver/Transmitter
NSC888 Evaluation Board
Software Comparison NSC800 vs. 8085, Z80





Section 1 CPU



Section 1 Contents

NSC800 High-Performance Low-Power CMOS Microprocessor

1-3



microCMOS

NSC800[™] High-Performance Low-Power CMOS Microprocessor

General Description


The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.

The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.

All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class C screening in accordance with Method 5004 of MIL-STD-883.

Features

- Fully compatible with Z80[®] instruction set: Powerful set of 158 instructions 10 addressing modes 22 internal registers
- Low power: 50 mW at 5V V_{CC}
- Unique power-save feature
- Multiplexed bus structure
- Schmitt trigger input on reset
- On-chip bus controller and clock generator
- Variable power supply 2.4V-6.0V
- On-chip 8-bit dynamic RAM refresh circuitry
- Speed: 1.0 μs instruction cycle at 4.0 MHz
 NSC800-4 4.0 MHz
 NSC800-3 2.5 MHz
 NSC800-1 1.0 MHz
- Capable of addressing 64k bytes of memory and 256 I/O devices
- Five interrupt request lines on-chip



1-3

NSC800

Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS 2.0 OPERATING CONDITIONS 3.0 DC ELECTRICAL CHARACTERISTICS 4.0 AC ELECTRICAL CHARACTERISTICS 5.0 TIMING WAVEFORMS NSC800 HARDWARE 6.0 PIN DESCRIPTIONS 6.1 Input Signals 6.2 Output Signals 6.3 Input/Output Signals 7.0 CONNECTION DIAGRAMS 8.0 FUNCTIONAL DESCRIPTION 8.1 Register Array

8.2 Dedicated Registers
8.2.1 Program Counter
8.2.2 Stack Pointer
8.2.3 Index Register
8.2.4 Interrupt Register
8.2.5 Refresh Register

8.3 CPU Working and Alternate Register Sets8.3.1 CPU Working Registers8.3.2 Alternate Registers

8.4 Register Functions
8.4.1 Accumulator
8.4.2 F Register—Flags
8.4.3 Carry (C)
8.4.4 Adds/Subtract (N)
8.4.5 Parity/Overflow (P/V)
8.4.6 Half Carry (H)
8.4.7 Zero Flag (Z)
8.4.8 Sign Flag (S)
8.4.9 Additional General Purpose Registers
8.4.10 Alternate Configurations

8.5 Arithmetic Logic Unit (ALU)8.6 Instruction Register and Decoder

9.0 TIMING AND CONTROL

9.1 Internal Clock Generator9.2 CPU Timing9.3 Initialization9.4 Power Save Feature

9.0 TIMING AND CONTROL

9.5 Bus Access Control 9.6 Interrupt Control

NSC800 SOFTWARE

11.0 ADDRESSING MODES

11.1 Register
11.2 Implied
11.3 Immediate
11.4 Immediate Extended
11.5 Direct Addressing
11.6 Register Indirect
11.7 Indexed
11.8 Relative
11.9 Modified Page Zero
11.10 Bit

12.0 INSTRUCTION SET

12.1 Instruction Set Index/Alphabetical 12.2 Instruction Set Mnemonic Notation 12.3 Assembled Object Code Notation 12.4 8-Bit Loads 12.5 16-Bit Loads 12.6 8-Bit Arithmetic 12.7 16-Bit Arithmetic 12.8 Bit Set, Reset, and Test 12.9 Rotate and Shift 12.10 Exchanges 12.11 Memory Block Moves and Searches 12.12 Input/Output 12.13 CPU Control 12.14 Program Control 12.15 Instruction Set: Alphabetical Order 12.16 Instruction Set: Numerical Order **13.0 DATA ACQUISITION SYSTEM** 14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING **15.0 BURN-IN CIRCUITS 16.0 ORDERING INFORMATION**

17.0 RELIABILITY INFORMATION

1.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.3V to V _{CC} $+0.3V$
Maximum V _{CC}	7V
Power Dissipation	1W
Lead Temp. (Soldering, 10 seconds)	300°C

2.0 Operating Conditions

 $\begin{array}{rcl} \text{NSC800-1} & \to & \text{T}_{\text{A}} = 0^{\circ}\text{C} \ \text{to} \ +70^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -40^{\circ}\text{C} \ \text{to} \ +85^{\circ}\text{C} \\ \text{NSC800-3} & \to & \text{T}_{\text{A}} = 0^{\circ}\text{C} \ \text{to} \ +70^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -40^{\circ}\text{C} \ \text{to} \ +85^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -55^{\circ}\text{C} \ \text{to} \ +125^{\circ}\text{C} \\ \text{NSC800-4} & \to & \text{T}_{\text{A}} = 0^{\circ}\text{C} \ \text{to} \ +70^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -40^{\circ}\text{C} \ \text{to} \ +85^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -40^{\circ}\text{C} \ \text{to} \ +85^{\circ}\text{C} \\ & \text{T}_{\text{A}} = -55^{\circ}\text{C} \ \text{to} \ +125^{\circ}\text{C} \\ \end{array}$

3.0 DC Electrical Characteristics v_{CC} = 5V \pm 10%, GND = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Logical 1 Input Voltage		0.8 V _{CC}		V _{CC}	V
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	V
V _{HY}	Hysteresis at RESET IN input	$V_{CC} = 5V$	0.25	0.5		V
V _{OH1}	Logical 1 Output Voltage	$I_{OUT} = -1.0 \text{ mA}$	2.4			V
V _{OH2}	Logical 1 Output Voltage	$I_{OUT} = -10 \ \mu A$	$V_{CC} - 0.5$			V
V _{OL1}	Logical 0 Output Voltage	$I_{OUT} = 2 \text{ mA}$	0		0.4	V
V _{OL2}	Logical 0 Output Voltage	$I_{OUT} = 10 \mu A$	0		0.1	V
Ι _{ΙL}	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μΑ
I _{OL}	Output Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μA
Icc	Active Supply Current	$I_{OUT} = 0$, $f_{(XIN)} = 2$ MHz, $T_A = 25^{\circ}C$		8	11	mA
Icc	Active Supply Current	$I_{OUT} = 0$, $f_{(XIN)} = 5$ MHz, $T_A = 25^{\circ}C$		10	15	mA
Icc	Active Supply Current	$I_{OUT} = 0$, $f_{(XIN)} = 8$ MHz, $T_A = 25^{\circ}C$		15	21	mA
la	Quiescent Current	$\begin{split} I_{OUT} &= 0, \overline{PS} = 0, V_{IN} = 0 \text{ or } V_{IN} = V_{CC} \\ f_{(XIN)} &= 0 \text{ MHz}, T_A = 25^\circ\text{C}, X_{IN} = 0, \text{CLK} = 1 \end{split}$		2	5	mA
IPS	Power-Save Current	$\begin{split} I_{OUT} &= 0, \overline{PS} = 0, V_{IN} = 0 \text{ or } V_{IN} = V_{CC} \\ f_{(XIN)} &= 5.0 \text{ MHz}, T_A = 25^{\circ} \end{split}$		5	7	mA
C _{IN}	Input Capacitance			6	10	pF
COUT	Output Capacitance			8	12	pF
V _{CC}	Power Supply Voltage	(Note 2)	2.4	5	6	V

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than 5V \pm 10% is guaranteed by design, not tested.

4.0 AC Electrical Characteristics $V_{CC} = 5V \pm 10\%$, GND = 0V, unless otherwise specified NSC800-1 NSC800 NSC800-4 Symbol Units Parameter Notes Min Max Min Max Min Max 500 200 3333 125 3333 tχ Period at XIN and XOUT 3333 ns Pins т Period at Clock Output 1000 6667 400 6667 250 6667 ns $(=2 t_X)$ Clock Rise Time Measured from 10%-90% of tR 110 110 80 ns signal Clock Fall Time 70 60 50 Measured from 10%-90% of tF ns signal Clock Low Time 435 150 85 50% duty cycle, square wave tL ns input on XIN 450 145 75 50% duty cycle, square wave **Clock High Time** tн ns input on XIN Add t for each WAIT STATE ALE to Valid Data 1340 490 300 ns tACC(OP) ALE to Valid Data 1875 620 375 ns Add t for each WAIT STATE tACC(MR) AD(0-7) Float after 0 0 0 tAFR ns **RD** Falling **BACK** Rising to Bus 1000 400 250 tBABE ns Enable **BACK** Falling to Bus Float 50 50 50 t_{BABF} ns BACK Fall to CLK 425 125 55 ns **t**BACL Falling BREQ Hold Time 0 0 0 tBRH ns BREQ Set-Up Time 100 50 45 ns tBRS Clock Falling ALE 0 70 Ó 65 0 55 ns **t**CAF Falling Clock Rising to ALE 0 100 0 100 0 80 **t**CAR ns Rising **t**CRD Clock Rising to 100 90 80 ns **Read Rising** Clock Rising to tCRF 80 70 60 ns **Refresh Falling** ALE Falling to INTA 445 160 85 t_{DAI} ns Falling ALE Falling to RD Falling 400 575 160 250 90 160 t_{DAR} ns ALE Falling to WR Falling 900 1010 350 420 200 255 ns tDAW Add t for each WAIT state ALE Falling to BACK 600 tD(BACK)1 2460 975 ns Add t for opcode fetch cycles Falling BREQ Rising to BACK 500 1610 200 700 125 475 ns tD(BACK)2 Rising Add t for each WAIT state ALE Falling to INTR, NMI, 1360 475 250 ne t_{D(I)} RSTA-C, PS, BREQ, Inputs Add t for opcode fetch cycles Valid Rising PS to Falling ALE 500 1685 200 760 125 500 ns See Figure 14 also **t**DPA ALE Falling to WAIT Input 550 250 125 ns tD(WAIT) Valid

NSC800

Symbol	Parameter	NSC	NSC800-1		NSC800		NSC800-4		Notes
0,		Min	Max	Min	Max	Min	Max	Units	
T _{H(ADH)1}	A(8–15) Hold Time During Opcode Fetch	0		0		0		ns	
T _{H(ADH)2}	A(8–15) Hold Time During Memory or IO, \overline{RD} and \overline{WR}	400		100		60		ns	
T _{H(ADL)}	AD(0-7) Hold Time	100		60		30		ns	
T _{H(WD)}	Write Data Hold Time	400		100		75		ns	
t _{INH}	Interrupt Hold Time	0		0		0		ns	
t _{INS}	Interrupt Set-Up Time	100		50		45		ns	
t _{NMI}	Width of NMI Input	50		30		20		ns	
t _{RDH}	Data Hold after Read	0		0		0		ns	
^t RFLF	RFSH Rising to ALE Falling	60		50		40		ns	
t _{RL(MR)}	RD Rising to ALE Rising (Memory Read)	390		100		45		ns	
t _{S(AD)}	AD(0-7) Set-Up Time	300		45		40		ns	
t _{S(ALE)}	A(8−15), SO, SI, IO/M Set-Up Time	350		70		50		ns	
ts(WD)	Write Data Set-Up Time	385		75		30		ns	,
tw(ALE)	ALE Width	430		130		100		ns	
t _{WH}	WAIT Hold Time	0		0		0		ns	
t _{W(I)}	Width of INTR, RSTA-C, PS, BREQ	500		200		125		ns	
^t W(INTA)	INTA Strobe Width	1000		400		200		ns	Add two t states for first INTA of each interrupt response string Add t for each WAIT state
t _{WL}	WR Rising to ALE Rising	450		130		70		ns	
t _{W(RD)}	Read Strobe Width During Opcode Fetch	960		360		185		ns	Add t for each WAIT State Add t/2 for Memory Read Cycle
tw(RFSH)	Refresh Strobe Width	1925		725		395		ns	
tws	WAIT Set-Up Time	100		70		55		ns	
tw(wAIT)	WAIT Input Width	550		250		175		ns	
tw(WR)	Write Strobe Width	985		390		220		ns	Add t for each WAIT state
t _{XCF}	XIN to Clock Falling	25	100	20	95	5	80	ns	
txcR	XIN to Clock Rising	25	85	20	85	5	80	ns	


NSC800

1


Note 1: Test conditions: t = 1000 ns for NSC800-1, 400 ns for NSC800, 250 ns for NSC800-4.

Note 2: Output timings are measured with a purely capacitive load of 100 pF.

5.0 Timing Waveforms




TL/C/5171-3



1-8

NSC800



1-9

NSC800 HARDWARE

6.0 Pin Descriptions

6.1 INPUT SIGNALS

Reset Input (RESET IN): Active low. Sets A (8–15) and AD (0–7) to TRI-STATE[®] (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.

Bus Request (BREQ): Active low. Used when another device requests the system bus. The NSC800 recognizes BREQ at the end of the current machine cycle, and sets A(8–15), AD(0–7), IO/M, RD, and WR to the high impedance state. RFSH is high during a bus request cycle. The CPU acknowledges the bus request via the BACK output signal.

Non-Maskable Interrupt (NMI): Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The NMI flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop. NMI execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.

Restart Interrupts, A, B, C (RSTA, RSTB, RSTC): Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to NMI except the interrupts vector to the following restart addresses:

Name	Restart
Name	Address (X')
NMI	0066
RSTA	003C
RSTB	0034
RSTC	002C
INTR (Mode 1)	0038

The order of priority is fixed. The list above starts with the highest priority.

Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. INTR is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.

Wait (WAIT): Active low. When set low during RD, WR or INTA machine cycles (during the WR machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of t (wait) states. The wait machine cycle continues until the WAIT input returns high.

The wait strobe input will be accepted only during machine cycles that have $\overline{\text{RD}}$, $\overline{\text{WR}}$ or $\overline{\text{INTA}}$ strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.

Power-Save (PS): Active low. \overline{PS} is sampled during the last t state of the current instruction cycle. When \overline{PS} is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when $\overline{\text{PS}}$ returns high (see Power Save Feature description).

CRYSTAL (X_{IN}, X_{OUT}): X_{IN} can be used as an external clock input. A crystal can be connected across X_{IN} and X_{OUT} to provide a source for the system clock.

6.2 OUTPUT SIGNALS

Bus Acknowledge (BACK): Active low. BACK indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.

Address Bits 8–15 [A(8–15)]: Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto A(8–15). During a BREQ/BACK cycle, the A(8–15) bus is in the TRI-STATE mode.

Reset Out (RESET OUT): Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.

Input/Output/Memory (IO/ \overline{M}): An active high on the IO/ \overline{M} output signifies that the current machine cycle is an input/ output cycle. An active low on the IO/ \overline{M} output signifies that the current machine cycle is a memory cycle. It is TRI-STATE during BREQ/BACK cycles.

Refresh (RFSH): Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. RFSH goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, AD(0-7) has the refresh address and A(8-15) indicates the interrupt vector register data. RFSH is high during BREQ/BACK cycles.

Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the AD(0-7) lines.

Read Strobe (RD): Active low. The CPU receives data via the AD(0-7) lines on the trailing edge of the RD strobe. The RD line is in the TRI-STATE mode during BREQ/BACK cycles.

Write Strobe (WR): Active low. The CPU sends data via the AD(0-7) lines while the WR strobe is low. The WR line is in the TRI-STATE mode during $\overline{BREQ}/\overline{BACK}$ cycles.

Clock (CLK): CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.

Interrupt Acknowledge (INTA): Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the AD(0–7) lines. INTA is active during the M1 cycle immediately following the t state where the CPU recognized the INTR interrupt request.

Two of the three interrupt request modes use $\overline{\text{INTA}}$. In mode 0 one to four $\overline{\text{INTA}}$ signals strobe a one to four byte instruction onto the AD(0–7) lines. In mode 2 one $\overline{\text{INTA}}$ signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1, $\overline{\text{INTA}}$ is inactive and the CPU response to $\overline{\text{INTR}}$ is the same as for an NMI or restart interrupt.

6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current M cycle as follows:

Machine Cycle		Statu	Control		
	S0	S1	IO/M	RD	WR
Opcode Fetch	1	1	0	0	1
Memory Read	0	1	0	0	1
Memory Write	1	0	0	1	0
I/O Read	0	1	1	0	1
I/O Write	1	0	1	1	0
Halt*	0	0	0	0	1
Internal Operation*	0	1	0	1	1
Acknowledge of Int**	1	1	0	1	1

*ALE is not suppressed in this cycle.

**This is the cycle that occurs immediately after the CPU accepts an interrupt (RSTA, RSTB, RSTC, INTR, NMI).

Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.

Note 2: No early status is provided for interrupt or hardware restarts.


6.3 INPUT/OUTPUT SIGNALS

Multiplexed Address/Data [AD(0-7)]: Active high

At RD Time:	Input data to CPU.
At WR Time:	Output data from CPU.
At Falling Edge	Least significant byte of address
of ALE Time:	during memory reference cycle. 8-bit port address during I/O reference
	cycle.
During BREQ/ BACK Cycle:	High impedance.


7.0 Connection Diagrams

Dual-In-Line Package




Order Number NSC800D or N See NS Package D40C or N40A

Chip Carrier Package



8.0 Functional Description

This section reviews the CPU architecture shown below, focusing on the functional aspects from a hardware perspective, including timing details. As illustrated in *Figure 1*, the NSC800 is an 8-bit parallel device. The major functional blocks are: the ALU, register array, interrupt control, timing and control logic. These areas are connected via the 8-bit internal data bus. Detailed descriptions of these blocks ae provided in the following sections.



TL/C/5171-9

Note: Applicable pinout for 40-pin dual-in-line package within parentheses



8.0 Functional Description (Continued)

8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in *Figure 2*.

Main Reg.	Alternate Reg. Set			
Accumulator	Flags	Accumulator	Flags	
А	F	A'	F')
В	С	B'	C'	Working
D	Е	D'	E'	Registers
н	L	H'	L'	J




FIGURE 2. NSC800 Register Array

8.2 DEDICATED REGISTERS

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see *Figure 3*).

Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

CPU	Dedicated	Registers
-----	-----------	-----------

Program Counter PC	(16)
Stack Pointer SP	(16)
Index Register IX	(16)
Index Register IY	(16)
Interrupt Vector Register I	(8)
Memory Refresh Register R	(8)

FIGURE 3. Dedicated Registers

8.2.1 Program Counter (PC)

The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.

There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn). The 16-bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.

Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation.

8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16-bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.

In all instructions employing indexed modes of operation, another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to $\overline{\rm INTR}$, the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte (LSB=0). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

l Register	External byte
8 bits	0

↑

The LSB of the external byte must be zero.

FIGURE 4a. Interrupt Register

The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.

The program can read and write to the R register, although this is usually done only for test purposes.

8.0 Functional Description (Continued) 8.3 CPU WORKING AND ALTERNATE REGISTER SETS 8.3.1 CPU Working Registers

The portion of the register array shown in *Figure 4b* represents the CPU working registers. These sixteen 8-bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.

The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.

The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions (EX AF, A'F' and EXX), exchange the current working set of registers with their alternate set. One exchange between the A and F registers and their respective duplicates (A' and F') saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, B, C, D, E, H, and L, and their respective alternates B', C', D', E', H', and L'. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

CPU Main Working Register Set

Accumulator A	(8)	Flags F	(8)
Register B	(8)	Register C	(8)
Register D	(8)	Register E	(8)
Register H	(8)	Register L	(8)
		°,	• • •

CPU Alternate Working Register Set

Accumulator A'	(8)	Flags F'	(8)
Register B'	(8)	Register C'	(8)
Register D'	(8)	Register E'	(8)
Register H'	(8)	Register L'	(8)

FIGURE 4b. CPU Working and Alternate Registers

8.4 REGISTER FUNCTIONS

8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8-bit arithmetic and logic operations.

The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.

Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.

Of the six flags shown in *Figure 5*, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract (N) flags are used for internal operations related to BCD arithmetic.




FIGURE 5. Flag Register

NSC800

8.0 Functional Description (Continued)

8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtraction instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.

Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.

Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator

Other operations do not affect the C flag.

8.4.4 Adds/Subtract (N)

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.

The operations that set the N flag are:

- Subtractions
- Decrements (8-bit)
- · Complementing of the Accumulator
- Block I/O
- Block Searches
- Negation of the Accumulator

The operations that reset the N flag are:

- Adds
- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- Load of the I or R Registers
- Bit Tests

Other operations do not affect the N flag.

8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. -128 to +127).

The following operations affect the P/V flag according to the parity of the result of the operation:

- Logic Operations
- Rotate and Shift
- Rotate Digits
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8-bit with/without carry)
- Subtracts (16 bit with carry, 8-bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the BC register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.

8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA).

The following operations affect the H flag:

- Adds (8-bit)
- Subtracts (8-bit)
- Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
 - Always Set by: Logic AND
 - Complement Accumulator

Bit Testing

- Always Reset By: Logic OR's and XOR's
 - Rotates and Shifts
 - Set Carry
 - Input Register Indirect
 - Block Transfers
 - Loads of I and R Registers

The H flag has no significance immediately after the following operations.

- 16-bit Adds with/without carry
- 16-Bit Subtracts with carry
- Complement of the carry
- Block I/O
- Block Searches

Other operations do not affect the H flag.

8.0 Functional Description (Continued)

8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.

The following operations affect the zero flag.

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8-bit with/without carry) .
- Logic Operations
- Increments and Decrements •
- Rotate and Shifts
- **Rotate Digits**
- **Decimal Adjust** .
- Input Register Indirect .
- Block I/O (always set after auto repeat block I/O)
- Block Searches
- Load of I and R Registers
- Bit Tests
- Negation of Accumulator

The Z flag has no significance immediately after the following operations:

Block Transfers

Other operations do not affect the zero flag.

8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.

The sign flag is affected by the following operation according to the result:

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8-bit with/without carry)
- Logic Operations
- Increments and Decrements .
- Rotate and Shifts •
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block Search
- Load of I and R Registers
- Negation of Accumulator

The S flag has no significance immediately after the following operations:

- Block I/O
- Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and L registers and their alternate register set, B', C', D', E', H' and L'. The general-purpose registers can be used interchangeably.

In addition, the B and C registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports: the B register provides a counter function when used in the register indirect address mode.

When used with the special condition jump instruction (DJNZ) the B register again provides the counter function.

8.4.10 Alternate Configurations

The six 8-bit general purpose registers (B,C,D,E,H,L) will combine to form three 16-bit registers. This occurs by concatenating the B and C registers to form the BC register, the D and E registers form the DE register, and the H and L registers form the HL register.

Having these 16-bit registers allows 16-bit data handling, thereby expanding the number of 16-bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.

The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The BC register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

8.5 ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the reqisters and data buffer on the 8-bit internal data bus.

8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.


9.0 Timing and Control

9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.

The oscillator frequency can be controlled by one of the following methods:

1. Leaving the X_{OUT} pin unterminated and driving the X_{IN} pin with an externally generated clock as shown in *Figure* 6. When driving X_{IN} with a square wave, the minimum duty cycle is 30% high.



TL/C/5171-13

FIGURE 6. Use of External Clock

- 2. Connecting a crystal with the proper biasing network between X_{IN} and X_{OUT} as shown in *Figure 7*. Recommended crystal is a parallel resonance AT cut crystal.
 - Note 1: If the crystal frequency is 2 MHz or less a series resistor, R_S, (470 Ω to 1500 Ω) should be connected between X_{OUT} and R, XTAL and C_Z. Additionally, the capacitance of C1 and C2 should be increased by 2 to 3 times the recommended value.




FIGURE 7. Use Of Crystal

The CPU has a minimum clock frequency input (@ X_{IN}) of 300 kHz, which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has X_{IN} low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA. This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock. For clock stop circuit, see *Figure 8*.




FIGURE 8. Clock Stop Circuit

9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16-bit address bus is divided into a high-order 8-bit address bus that handles bits 8-15 of the address, and a low-order 8-bit multiplexed address/data bus that handles bits 0-7 of the address and bits 0-7 of the data. Strobe outputs from the NSC800 (ALE, RD and WR) indicate when a valid address or data is present on the bus. IO/\overline{M} indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [AD(0-7)] onto the upper address bus [A(8-15)]. The eight bits of address will stay on A(8-15) for the entire machine cycle and can be used for chip selection directly.

Figure 9 illustrates the timing relationship for opcode fetch cycles with and without a wait state.




FIGURE 9a. Opcode Fetch Cycles without WAIT States




FIGURE 9b. Opcode Fetch Cycles with WAIT States

During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the AD(0-7) lines. The WAIT input is sampled during t_2 and if active causes the NSC800 to insert a wait state (t_w). WAIT is sampled again during t_w so

that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of \overline{RD} from the AD(0-7) lines. During t₃, \overline{RFSH} goes active and AD(0-7) has the dynamic RAM refresh address from register R and A(8-15) the interrupt vector from register I.




Figure 10 shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait state. The $\overline{\text{RD}}$ stobe is widened by $\frac{\text{t}}{2}$ (half the machine state) for memory reads so that the actual latching of the

Figure 11 shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.




FIGURE 11b. Input and Output Cycles with WAIT States


9.3 INITIALIZATION

RESET IN initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET IN input facilitates using an R-C network reset scheme during power up (see *Figure 12*).

To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:

- Apply power (V_{CC} and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
- Set RESET IN high. RESET OUT then goes low as the inactive RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.

Note: The NSC800 initialization includes: Clear PC to X'0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTER-RUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0. While RESET IN is active (low), the A(8–15) and AD(0–7) lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see *Figure 13*).



9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the PS pin. PS input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on PS, The NSC800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines [AD(0-7), A(8-15)] will indicate the next machine address. When PS returns high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with PS (i.e. PS has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. Figure 14 illustrates the power save timing.





FIGURE 13. NSC800 Signals During Power-On and Manual Reset



*S0, S1 during BREQ will indicate same machine cycle as during the cycle when BREQ was accepted. t7=time states during which bus and control signals are in high impedance mode.

FIGURE 15. Bus Acknowledge Cycle

In the event $\overline{\text{BREQ}}$ is asserted (low) at the end of an instruction cycle and $\overline{\text{PS}}$ is active simultaneously, the following occurs:

1. The NSC800 will go into BACK cycle.

2. Upon completion of BACK cycle if PS is still active the CPU will go into power-save mode.

9.5 BUS ACCESS CONTROL

VSC800

Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active BREQ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) BREQ is sampled at the last t state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not peform any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) BREQ signal has priority over all interrupt request signals, should BREQ and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring BREQ. NMI is latched during an active BREQ.


9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable (\overline{RSTA} , \overline{RSTB} , \overline{RSTC} , and (\overline{NTR}) and one is non-maskable (\overline{NMI}). \overline{NMI} has the highest priority of all interrupts; the user cannot disable \overline{NMI} . After recognizing an active input on \overline{NMI} , the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). \overline{NMI} is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.

RSTA, RSTB and RSTC are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the NMI and RST (\overline{A} , \overline{B} , \overline{C}) request input is basically identical, except for the restored memory location. Unlike \overline{NMI} , however, restart request inputs must be enabled.

Figure 16 illustrates $\overline{\text{NMI}}$ and $\overline{\text{RST}}$ interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location.

Note: RD does *not* go low during this dummy opcode fetch. A unique indication of INTA can be decoded using 2 ALEs and RD.



TL/C/5171-24

NSC800

Note 1: This is the only machine cycle that does not have an RD, WR, or INTA strobe but will accept a wait strobe.

FIGURE 16. Non-Maskable and Restart Interrupt Machine Cycle

The NSC800 also provides one more general purpose interrupt request input, INTR. When enabled, the CPU responds to INTR in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0, 1, and 2, respectively. Following reset, the CPU automatically enables mode 0.

Interrupt (INTR) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (*Figure 18*). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a threebyte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.

Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed.

Interrupt (INTR) Mode 1: Similar to restart interrupts except the restart location is X'0038 (*Figure 18*).

Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (*Figure 17*), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt occurring. The CPU uses the pointer to get the two adjacent bytes from the interrupt service routine starting address table to complete 16-bit service routine starting address. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.

Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.

The interrupts have fixed priorities built into the NSC800 as:

NMI	0066	(Highest Priority)
RSTA	003C	
RSTB	0034	
RSTC	002C	
INTR	0038	(Lowest Priority)

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt (NMI) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The NMI is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts (INT, RSTA, RSTB and RSTC). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.

There are two interrupt enable flip-flops (IFF₁ and IFF₂) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (EI) and Disable Interrupt (DI). The state of IFF₁ determines the enabling or disabling of the maskable interrupts, while IFF₂ is used as a temporary storage location for the state of IFF₁.

A reset to the CPU will force both IFF₁ and IFF₂ to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following El has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both IFF₁ and IFF₂ to the enable state. When the CPU accepts an interrupt, both IFF_1 and IFF_2 are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all the previous cases, IFF_1 and IFF_2 are always equal.

The function of IFF₂ is to retain the status of IFF₁ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, IFF₁ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF₁ is saved by IFF₂.





FIGURE 17. Interrupt Mode 2

TL/C/5171-27



1-25


008**3**SN

so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of IFF₁ is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of IFF₂ are now copied back into IFF₁, so that the status of IFF₁ just prior to the acceptance of the non-maskable interrupt will be automatically restored.

Figure 19 depicts the status of the flip flops during a sample series of interrupt instructions.

Interrupt Control Register. The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.

The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, RSTA, RSTB, RSTC and INTR. For an interrupt request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set (= 1) and IFF₁ and IFF₂ must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.



	TL/C/5171-26
Name	Function
IEI	Interrupt Enable for INTR
IEC	Interrupt Enable for RSTC
IEB	Interrupt Enable for RSTB
IEA	Interrupt Enable for RSTA
	IEI IEC IEB

For example: In order to enable RSTB, CPU interrupts must be enabled and IEB must be set.

At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.

Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), r and OUT (N), A.

Operation Initialize	IFF 1 0	IFF₂ 0	Comment Interrupt Disabled
•			
•			
•			
EI	1	1	Interrupt Enabled after
			next instruction
•			
INTR	0	0	Interrupt Disable and INTR
			Being Serviced
•			
•			
•			
El	1	1	Interrupt Enabled after next instruction
RET	1	1	Interrupt Enabled
•		'	Interrupt Enabled
•			
•			
NMI	0	1	Interrupt Disabled
•			
•			
• RETN		4	Interrupt Enchlad
HEIN	1	1	Interrupt Enabled
INTR	0	0	Interrupt Disabled
•	Ū	Ū	Interrupt Distabled
•			
•			
NMI	0	0	Interrupt Disabled and NMI
•			Being Serviced
•			
RETN	0	0	Interrupt Disabled and INTR
•	Ū	Ū	Being Serviced
•			Denig Controld
•			
EI	1	1	Interrupt Enabled after
			next instruction
RET	1	្ 1	Interrupt Enabled
•			
•			

FIGURE 19. IFF₁ and IFF₂ States Immediately after the Operation has been Completed

NSC800 SOFTWARE

10.0 Introduction

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

11.0 Addressing Modes

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.

The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

11.1 REGISTER


The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.

Example:

Instruction: Load register B from register C B.C

Mnemonic: LD

Opcode:



In this instruction, both the B and C registers are addressed by opcode bits.

11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.


Example:

Instruction: Subtract the contents of register D from the Accumulator (A register)

D

Mnemonic: SUB

Opcode:




In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.

11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:

Instruction: Load the E register with the constant value X'7C

Mnemonic: LD E.X'7C Opcode:



TL/C/5171-52

In this instruction, the E register is addressed with register addressing, while the constant X'7C is immediate data in the second byte of the instruction.

11.4 IMMEDIATE EXTENDED


As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.

Example:

Instruction: Load the 16-bit IX register with the constant value X'ABCD.

Mnemonic: LD IX,X'ABCD Opcode:





TL/C/5171-53

In this instruction, register addressing selects the IX register, while the 16-bit quanity X'ABCD is immediate data supplied as immediate extended format.


11.0 Addressing Modes (Continued)

11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16-bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions. Example:

Instruction: Jump to location X'0377 Mnemonic: JP X'0377

Opcode:



This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

11.6 REGISTER INDIRECT

Next to direct addressing, register indirect addressing provides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand.

Example:

Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.

Mnemonic: ADD A,(HL)

Opcode

1,0,0,0,0,1,1,0

This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.


11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register. Indexed addressing is particularly useful in dealing with lists of data.

Example:

Instruction: Increment the data in memory location X'1020. The IY register contains X'1000.

Mnemonic: INC (IY + X'20) Opcode:



The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.

11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.

Example:

Instruction: Jump to a memory location 7 bytes beyond the current location.

Mnemonic: JR \$+7

Opcode:



The program will continue at a location seven locations past the current PC.

11.0 Addressing Modes (Continued)

11.9 MODIFIED PAGE ZERO


A subset of NSC800 instructions (the Restart instructions) provides a code-efficient single-byte instruction that allows CALLs to be performed to any one of eight dedicated locations in page zero (locations X'0000 to X'00FF). Normally, a CALL is a 3-byte instruction employing direct memory addressing.

Example:

Instruction: Perform a restart call to location X'0028.

Mnemonic: RST X'28

Opcode:



TL/C/5171-55

p	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

Program execution continues at location X'0028 after execution of a single-byte call employing modified page zero addressing.

11.10 BIT


The NSC800 allows setting, resetting, and testing of individual bits in registers and memory data bytes.

Example:

Operation: Set bit 2 in the L register

Mnemonic: SET 2,L

Opcode:



Bit addressing allows the selection of bit 2 in the L register selected by register addressing.

12.0 Instruction Set

This section details the entire NSC800 instruction set in terms of

- Opcode
- Instruction
- Function
- Timing
- Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- Bit Set, Reset, and Test
- Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- · Program Control

Alphabetical Assembly Mnemonic	sembly Operation	
ADC A,m ₁	Add, with carry, memory location contents to Accumulator	1-42
ADC A,n	Add, with carry, immediate data n to Accumulator	1-40
ADC A,r	Add, with carry, register r contents to Accumulator	1-38
ADC HL,pp	Add, with carry, register pair pp to HL	1-45
ADD A,m ₁	Add memory location contents to Accumulator	1-42
ADD A,n	Add immediate data n to Accumulator	1-40
ADD A,r	Add register r contents to Accumulator	1-38
ADD HL,pp	Add register pair pp to HL	1-45
ADD IX,pp	Add register pair pp to IX	1-45
ADD IY,pp	Add register pair pp to IY	1-45
ADD ss,pp	Add register pair pp to contents of register pair ss	1-45
AND m ₁	Logical 'AND' memory contents to Accumulator	1-43
AND n	Logical 'AND' immediate data to Accumulator	1-41
AND r	Logical 'AND' register r contents to Accumulator	1-38
BIT b,m1	Test bit b of location m ₁	1-47
BIT b,r	Test bit b of register r	1-46
CALL cc,nn	Call subroutine at location nn if condition cc is true	1-58
CALL nn	Unconditional call to subroutine at location nn	1-58
CCF	Complement carry flag	1-40
CP m ₁	Compare memory contents with Accumulator	1-44
CP n	Compare immediate data n with Accumulator	1-42
CP r	Compare register r to contents with Accumulator	1-39
CPD	Compare location (HL) and Accumulator, decrement HL and BC	1-52
CPDR	Compare location (HL) and Accumulator, decrement HL and BC; repeat until $BC = 0$	1-53
CPI	Compare location (HL) and Accumulator, increment HL, decrement BC	1-52
CPIR	Compare location (HL) and Accumulator, increment HL, decrement BC; repeat until BC = 0	1-53
CPL	Complement Accumulator (1's complement)	1-39
DAA	Decimal adjust Accumulator	1-40
DEC m ₁	Decrement data in memory location m1	1-44
DEC r	Decrement register r contents	1-39
DEC rr	Decrement register pair rr contents	1-46

1-30

12.1 Instruction Set Index

1

12.1 Instruction Set Index (Continued)
--

Alphabetical Assembly Mnemonic	Operation	Page
DI	Disable interrupts	1-56
DJNZ,d	Decrement B and jump relative $B \neq 0$	1-58
EI	Enable interrupts	1-56
EX (SP),ss	Exchange the location (SP) with register ss	1-52
EX AF,A'F'	Exchange the contents of AF and A'F'	1-51
EX DE,HL	Exchange the contents of DE and HL	1-51
EXX	Exchange the contents of BC, DE and HL with the contents of B'C, D'E' and H'L', respectively	1-52
HALT	Halt (wait for interrupt or reset)	1-56
IM 0	Set interrupt mode 0	1-56
IM 1	Set interrupt mode 1	1-57
IM 2	Set interrupt mode 2	1-57
IN A,(n)	Load Accumulator with input from device (n)	1-54
IN r,(C)	Load register r with input from device (C)	1-54
INC m ₁	Increment data in memory location m1	1-44
INCr	Increment register r	1-39
INC rr	Increment contents of register pair rr	1-45
IND	Load location (HL) with input from port (C), decrement HL and B	1-54
INDR	Load location (HL) with input from port (C), decrement HL and B; repeat until $B = 0$	1-56
INI	Load location (HL) with input from port (C), increment HL, decrement B	1-54
INIR	Load location (HL) with input from port (C), increment HL, decrement B; repeat until $B=0$	1-55
JP cc,nn	Jump to location nn, if condition cc is true	1-57
JP nn	Unconditional jump to location nn	1-57
JP (ss)	Unconditional jump to location (ss)	1-57
JRd	Unconditional jump relative to PC + d	1-57
JR kk,d	Jump relative to PC $+ d$, if kk true	1-57
LD A,I	Load Accumulator with register I contents	1-34
LD A,m ₂	Load Accumulator from location m ₂	1-35
LD A,R	Load Accumulator with register R contents	1-34
LD I,A	Load register I with Accumulator contents	1-34
LD m ₁ ,n	Load memory with immediate data n	1-35
LD m ₁ ,r	Load memory from register r	1-34
LD m ₂ ,A	Load memory from Accumulator	1-35
LD (nn),rr	Load memory location nn with register pair rr	1-36
LD r,m ₁	Load register r from memory	1-35
LD r,n	Load register with immediate data n	1-34
LD R,A	Load register R from Accumulator	1-34
LD r _d ,r _s	Load destination register r _d from source register r _s	1-34
LD rr,(nn)	Load register pair rr from memory location nn	1-37
LD rr,nn	Load register pair rr with immediate data nn	1-36
LD SP,ss	Load SP from register pair ss	1-36
LDD	Load location (DE) with location (HL), decrement DE, HL and BC	1-52
LDDR	Load location (DE) with location (HL), decrement DE, HL and BC; repeat until BC = 0	1-53
ldi Ldir	Load location (DE) with location (HL), increment DE and HL, decrement BC Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until BC = 0	1-52 1-53
NEG	Negate Accumulator (2's complement)	1-40
NOP	No operation	1-56

12.1 Instruction Set Index (Continued)

12.1 1130 000		
Alphabetical Assembly Mnemonic	Operation	Page
OR m ₁	Logical 'OR' of memory location contents and accumulator	1-43
ORn	Logical 'OR' of immediate data n and Accumulator	1-41
OR r	Logical 'OR' of register r and Accumulator	1-39
OTDR	Load output port (C) with location (HL), decrement HL and B; repeat until $B = 0$	1-56
OTIR	Load output port (C) with location (HL), increment HL, decrement B; repeat until $B = 0$	1-55
OUT (C),r	Load output port (C) with register r	1-54
OUT (n),A	Load output port (n) with Accumulator	1-55
OUTD	Load output port (C) with location (HL), decrement HL and B	1-55
OUTI	Load output port (C) with location (HL), increment HL, decrement B	1-54
POP qq	Load register pair qq with top of stack	1-37
PUSH qq	Load top of stack with register pair qq	1-37
RES b,m ₁	Reset bit b of memory location m ₁	1-46
RES b,r	Reset bit b of register r	1-46
RET	Unconditional return from subroutine	1-58
RET cc	Return from subroutine, if cc true	1-58
RETI	Unconditional return from interrupt	1-58
RETN	Unconditional return from non-maskable interrupt	1-59
RL m₁	Rotate memory contents left through carry	1-49
RLr	Rotate register r left through carry	1-47
RLA	Rotate Accumulator left through carry	1-47
RLC m ₁	Rotate memory contents left circular	1-49
RLC r	Rotate register r left circular	1-47
RLCA	Rotate Accumulator left circular	1-47
RLD	Rotate digit left and right between Accumulator and memory (HL)	1-51
RR m ₁	Rotate memory contents right through carry	1-50
RR r	Rotate register r right through carry	1-48
RRA	Rotate Accumulator right through carry	1-50
RRC m ₁	Rotate memory contents right circular	1-49
RRCr	Rotate register r right circular	1-47
RRCA	Rotate Accumulator right circular	1-48
RRD	Rotate digit right and left between Accumulator and memory (HL)	1-51
RST P	Restart to location P	1-59
SBC A,m ₁	Subtract, with carry, memory contents from Accumulator	1-43
SBC A,n	Subtract, with carry, immediate data n from Accumulator	1-41
SBC A,r	Subtract, with carry, register r from Accumulator	1-38
SBC HL,pp	Subtract, with carry, register pair pp from HL	1-45
SCF	Set carry flag	1-40
SET b,m ₁	Set bit b in memory location m ₁ contents	1-46
SET b,r	Set bit b in register r	1-46
SLA m ₁	Shift memory contents left, arithmetic	1-50
SLA r	Shift register r left, arithmetic	1-48
SRA m ₁	Shift memory contents right, arithmetic	1-50
SRA r	Shift register r right, arithmetic	1-48
SRL m ₁	Shift memory contents right, logical	1-50
SRLr	Shift register r right, logical	1-48
SUB m ₁	Subtract memory contents from Accumulator	1-42
SUB n	Subtract immediate data n from Accumulator	1-41
SUB r	Subtract register r from Accumulator	1-38
XOR m ₁	Exclusive 'OR' memory contents and Accumulator	1-44
XOR n	Exclusive 'OR' immediate data n and Accumulator	1-41
XOR r	Exclusive 'OR' register r and Accumulator	1-39

12.0 Instruction Set (Continued)

12.2 INSTRUCTION SET MNEMONIC NOTATION

In the following instruction set listing, the notations used are shown below.

- b: Designates one bit in a register or memory location. Bit address mode uses this indicator.
- cc: Designates condition codes used in conditional Jumps, Calls, and Return instruction; may be:

NZ = Non-Zero (Z flag=0)

- Z = Zero (Z flag = 1)
- NC = Non-Carry (C flag=0)
- C = Carry (C flag = 1)
- PO = Parity Odd or No Overflow (P/V=0)
- PE = Parity Even or Overflow (P/V=1)
- P = Positive (S=0)
- M = Negative (S = 1)
- Designates an 8-bit signed complement displacement. Relative or indexed address modes use this indicator.
- kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
- $\begin{array}{ll} m_1: & \mbox{Designates (HL), (IX+d) or (IY+d). Register indirect} \\ & \mbox{or indexed address modes use this indicator.} \end{array}$
- m₂: Designates (BC), (DE) or (nn). Register indirect or direct address modes use this indicator.
- n: Any 8-bit binary number.
- nn: Any 16-bit binary number.
- p: Designates restart vectors and may be the hex values 0, 8, 10, 18, 20, 28, 30 or 38. Restart instructions employing the modified page zero addressing mode use this indicator.
- pp: Designates the BC, DE, SP or any 16-bit register used as a destination operand in 16-bit arithmetic operations employing the register address mode.
- qq: Designates BC, DE, HL, A, F, IX, or IY during operations employing register address mode.
- r: Designates A, B, C, D, E, H or L. Register addressing modes use this indicator.
- rr: Designates BC, DE, HL, SP, IX or IY. Register addressing modes use this indicator.
- ss: Designates HL, IX or IY. Register addressing modes use this indicator.
- X_L: Subscript L indicates the lower-order byte of a 16-bit register.
- X_H: Subscript H indicates the high-order byte of a 16-bit register.
- (): parentheses indicate the contents are considered a pointer address to a memory or I/O location.

12.3 ASSEMBLED OBJECT CODE NOTATION Register Codes:

r	Register	rp	Register	rs	Register
000	В	00	BC	00	BC
001	С	01	DE	01	DE
010	D	10	HL	10	HL
011	E	11	SP	11	AF
100	н	рр	Register	qq	Register
100 101	H L	pp 00	Register BC	qq 00	Register BC
			-		-
101	L	00	BC	00	BC
101	L	00 01	BC DE	00 01	BC DE

Conditions Codes:

• • • • • •		
cc	Mnemonic	True Flag Condition
000	NZ	Z=0
001	Z	Z=1
010	NC	C=0
011	С	C=1
100	PO	P/V=0
101	PE	P/V=1
110	Р	S=0
111	М	S=1
kk	Mnemonic	True Flag Condition
00	NZ	Z=0
01	Z	Z=1
10	NC	C=0
11	С	C=1

Restart Addresses:

t	т
000	X'00
001	X'08
010	X'10
011	X'18
100	X'20
101	X'28
110	X'30
111	X'38

12.4 8-Bit Loads **REGISTER TO REGISTER** LD rd, rs Load register rd with rs: No flags affected

NSC800

r _d ← r _s	No flags affected
7654321	0
0 1 r _d r _s	3
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	Register
LD A, I	
Load Accumulator with t	he contents of the I register.
A ← I	S: Set if negative result
	Z: Set if zero result
	H: Reset
P	/V: Set according to IFF ₂ (zero if interrupt occurs during opera- tion)
	N: Reset
	C: Not affected
7 6 5 4 3 2 1	
1,1,1,0,1,1,0	1
0 1 0 1 0 1 1	1
Timing:	M cycles — 2
	T states — 9 (4, 5)
Addressing Mode:	Register
LD I, A	
Load Interrupt vector rec	gister (I) with the contents of A.
I ← A	No flags affected
7 6 5 4 3 2 1	0
1,1,1,0,1,1,0	
0 1 0 0 0 1 1	1
Timing:	M cycles — 2
	T states — 9 (4, 5)
Addressing Mode:	Register

Addressing Mode:

LD A, R

Load Accumulator with contents of R register.

S: Set if negative result

P/V: Set according to IFF2 (zero if

interrupt occurs during opera-

Z: Set if zero result

H: Reset

tion) N: Reset

C: Not affected

A ← B

7 6 5 4 3 2 1 0 1 1,1,0,1,1,0,1 0,1,0,1,1,1,1 1 Timing: M cycles - 2 T states - 9 (4, 5) Addressing Mode: Register LD R. A Load Refresh register (R) with contents of the Accumulator. R ← A No flags affected 7 6 5 4 3 2 1 0 1 1,1,0,1,1,0,1 0 1 0 0 1 1 1 1 Timing: M cycles - 2 T states - 9 (4, 5) Addressing Mode: Register LD r, n Load register r with immediate data n. No flags affected r 🗲 – n 5 43 2 1 0 7 6 0 0 1,1, 0 r n M cycles - 2 Timing: T states - 7 (4, 3) Addressing Mode: Source - Immediate Destination --- Register **REGISTER TO MEMORY** LD m₁, r Load memory from reigster r. m₁ ← r No flags affected 7 6 5 4 3 2 1 0 0,1,1,1,0 LD (HL), r r Timing: M cycles - 2 T states - 7 (4,3) Source - Register Addressing Mode: Destination - Register Indirect 7 6 5 4 3 2 1 0 LD (IX + d), r(for $N_X = 0$) $1, N_X, 1, 1, 1, 0, 1$ 1 LD (IY + d), r(for $N_X = 1$) 1,0

0 1 1

Addressing Mode:

Timing:

d

r

M cycles - 2

T states - 19 (4, 4, 3, 5, 3) Source - Register

Destination - Indexed

NSC800 12.4 8-Bit Loads (Continued) LD m₂, A MEMORY TO REGISTER Load memory from the Accumulator. LD r, m₁ $m_2 \leftarrow A$ No flags affected Load register r from memory location m1. 7 6 5 4 3 2 1 0 LD (BC), A r ← m1 No flags affected 0,0,0,0,0,0,1,0 3 2 1 0 76 5 4 LD (DE), A 0.1 ٢ 1,1,0 LD R, (HL) 0,0,0,1,0,0,1,0 M cycles-2 Timing: Timing: M cycles - 2 T states-7 (4, 3) T states - 7 (4, 3) Addressing Mode: Source-Register Indirect Addressing Mode: Source - Register (Implied) Destination-Register Destination --- Register Indirect 76 5 4 3 2 1 0 LD r, (IX + d) (for N_X=0) 7 6 5 4 3 2 1 0 N_X , 1, 1, 1, 0, 1 LD r, (IY + d) (for N_X=1) 1. 1 0 0 2 2 0 0 1 0 LD (nn), A 0.1 **r** . 1,1,0 n (low-order byte) d n (high-order byte) Timina: M cycles-5 Timina: M cycles - 4 T states-19 (4, 4, 3, 5, 3) T states - 3 (4, 3, 3, 3) Addressing Mode: Source-Indexed Addressing Mode: Source --- Register (Implied) Destination-Register Destination - Direct LD A, m₂ LD m1. n Load the Accumulator from memory location m₂. Load memory with immediate data. No flags affected $A \leftarrow m_2$ m₁ ← n No flags affected 7 6 5 4 3 2 1 0 LD A, (BC) 7 6 5 4 3 2 1 0 0,0,0,0,1,0,1,0 LD A, (DE) 0,0,1,1,0,1,1,0 LD(HL), n 0,0,0,1,1,0,1,0 n Timing: M cycles-2 Timing: M cycles-3 T states-7 (4, 3) T states-10 (4, 3, 3) Source-Register Indirect Addressing Mode: Addressing Mode: Source-Immediate Destination-Register (Implied) Destination-Register Indirect 76543210 7 6 5 4 3 2 1 0 LD (IX + d), n(for $N_X = 0$) 0,0,1,1,1,0,1,0 LD A, (nn) 1,1,N_X,1,1,1,0,1 LD (IY + d), n(for $N_X = 1$) n (low-order byte) 0,0,1,1,0,1,1,0 n (high-order byte) d Timing: M cycles-4 T states-13 (4, 3, 3, 3) n Addressing Mode: Source-Immediate Extended Timing: M cycles-5 Destination-Register (Implied) T states—19 (4, 4, 3, 5, 3) Addressing Mode: Source-Immediate Destination-Indexed

12.5 16-Bit Load		REGISTER TO MEMORY	
LD rr, nn		LD (nn), rr	
Load 16-bit register pair w	vith immediate data	()/	with contents of 16-bit registe
rr, ← nn	No flags affected	(nn) \leftarrow rr _l	No flags affected
7 6 5 4 3 2 1	0	(nn) < nL (nn + 1) ← rr _H	No hays affected
		7654321	0
0 0 rp 0 0 0			LD (nn), HL
n (low-order byte)	LD SP, nn	0,0,1,0,0,0,1	opcode below)
		n (low-order byte)	
n (high-order byte)		n (high ander hute)	
Timing:	M cycles—3	n (high-order byte)	
	T states—10 (4, 3, 3)	Timing:	M cycles—5
Addressing Mode:	Source-Immediate Extended		T states—16 (4, 3, 3, 3, 3)
	Destination—Register	Addressing Mode:	Source—Register
7654321	- LD IX, nn (for N _X = 0)	7654321	Destination-Direct
1 1 N _X 1 1 1 0		[
L	$= 10 \text{ m}, \text{m} (10 \text{ M}_{X} - 1)$	1,1,1,0,1,1,0	1 LD (nn), DE LD (nn), HL
0,0,1,0,0,0	1	0 1 rp 0 0 1	1 LD (nn), SP
n (low-order byte)			
I	 	n (low-order byte)	
n (high-order byte)		n (high-order byte)	
Timing:	M cycles—4 T states—14 (4, 4, 3, 3)	Timing:	M cycles—6
Addressing Mode:	Source—Immediate Extended	rinning.	T states—20 (4, 4, 3, 3, 3,
Addressing Wode.	Destination—Register	Addressing Mode:	Source—Register
LD SP, ss			Destination-Direct
Load the SP from 16-bit r	eaister ss.	7654321	\mathbf{D} LD (nn), IX (for N _X = 0
$SP \leftarrow ss$	No flags affected	1,1,N _X ,1,1,1,0	1
7 6 5 4 3 2 1			$LD (nn) IY (for N_X = 1)$
1,1,1,1,1,0,0	1 LD SP, HL	0 0 1 0 0 0 1	0
Timing:	M cycles—1	n (low-order byte)	
	T states—6		
Addressing Mode:	Source—Register	n (high-order byte)	
	Destination—Register (Implied)	Timing:	M cycles—6
7654321	-0 LD SP, IX (for N _X = 0)	rinnig.	T states—20 (4, 4, 3, 3, 3,
1 1 N _X 1 1 1 0	\perp LD SP, IY (for N _X = 1)	Addressing Mode:	Source—Register
		· · · · · · · · · · · · · · · · · · ·	Destination-Direct
1 1 1 1 1 0 0			
Timing:	M cycles—2		
	T states—10 (4, 6)		
Addressing Mode:	Source—Register		

·			
12.5 16-Bit Loads (Cor	ntinued)		
PUSH qq		7 6 5 4 3 2 1	0 LD BC, (nn)
Push the contents of register p stack.	air qq onto the memory	1,1,1,0,1,1,0	1 LD DE, (nn) LD HL, (nn)
	igs affected	0 1 rp 0 0 1	1 LD SP, (nn)
$(SP - 2) \leftarrow qq_L$	igs anceled	0 1 rp 0 0 1	
$SP \leftarrow SP - 2$		<i>.</i>	
	SH BC	n (low-order byte)	
	SH DE	n (hinh audau huta)	
	SH HL	n (high-order byte)	
PU	SHAF	Timing:	M cycles—6
			T states-20 (4, 4, 3, 3, 3, 3)
-	cles—3	Addressing Mode:	Source—Direct
	es—11 (5, 3, 3)		Destination—Register
-	e-Register	7654321	-0 LD IX, (nn)(for N _X = 0)
Destir (Stacl	nation—Register Indirect k)	1,1,N _X ,1,1,1,0	1 LD IY, (nn) (for $N_X = 1$)
	PUSH IX (for N _X =0)	0,0,1,0,1,0,1	0
1,1,N _X ,1,1,1,0,1	PUSH IY (for N _X = 1)	n (low-order byte)	7
1 1 1 0 0 1 0 1			
Timing: M cyc	cles—3	n (high-order byte)	
T stat	tes—15 (4, 5, 3, 3)	Timing:	M cycles—6
Addressing Mode: Source	e—Register		T states—20 (4, 4, 3, 3, 3, 3)
Destin	nation—Register Indirect	Addressing Mode:	Source—Direct
(Stacl	k)		Destination—Register
MEMORY TO REGISTER		POP qq	
LD rr, (nn)		Pop the contents of the m	emory stack to register qq.
Load 16-bit register from memory	location nn.	qq _L ← (SP)	No flags affected
rr _L ← (nn) No fla	ags affected	qq _H ← (SP + 1)	
rr _H ← (nn + 1)		SP ← SP + 2	
7 6 5 4 3 2 1 0	.D HL, (nn)	7 6 5 4 3 2 1	
	note an alternate	1,1 rs 0,0,0	
······································	pcode below)		POP AF
n (low-order byte)			
		Timing:	M cycles—3
n (high-order byte)			T states—10 (4, 3, 3)
• •	cles—5	Addressing Mode:	Source—Register Indirect (Stack)
	tes—16 (4, 3, 3, 3, 3)		Destination-Register
	e-Direct	7 6 5 4 3 2 1	0 POP IX (for N _X = 0)
Destir	nation—Register	1,1,N _X ,1,1,1,0	1
		1,1,1,0,0,0,0	1
		Timing:	M cycles—4
			T states—14 (4, 4, 3, 3)
		Addressing Mode:	Source—Register Indirect (Stack)
			Destination—Register
			-

1

12.6 8-Bit Arithmetic

REGISTER ADDRESSING ARITHMETIC

Ор	C Before DAA	Hex Value In Upper Digit (Bits 7-4)	H Before DAA	Hex Value In Lower Digit (Bits 3-0)	Number Added To Byte	C After DAA
	0	0-9	0	0-9	00	0
	0	0-8	0	A-F	06	0
	0	0-9	1	0-3	06	0
ADD	0	A-F	0	0-9	60	1
ADC	0	9-F	0	A-F	66	1
INC	0.	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
	1	0-3	1	0-3	66	1
SUB	0	0-9	0	0-9	00	0
SBC	0	0-8	1	6-F	FA	0
DEC	1	7-F	0	0-9	A0	1
NEG	1	6-F	1	6-F	9A	1

ADD A, r

Add contents of register r to the Accumulator.

A	←	A+	r			S: Set if negative result			
					Z: Set if zero result				
							H: S	set if carry from bit 3	
						P/		et according to overflow ondition	
					N: Reset				
							C: S	Set if carry from bit 7	
7	6	5	4	3	2	1	0	_	
1	0	0	0	0		r	1		

	inc	

M cycles—1 T states—4 Source—Register Destination—Implied

ADC A, r

Addressing Mode:

Add contents of register r, plus the carry flag, to the Accumulator.

$A \leftarrow A + r + CY$	S: Set if negative result
	Z: Set if zero result
	H: Set if carry from bit 3
	P/V: Set if result exceeds 2's com- plement range
	N: Reset
	C: Set if carry from bit 7

765432	1 0
1,0,0,0,1	r 📜 🔤 🖓 👘
Timing:	M cycles—1
	T states—4
Addressing Mode:	Source—Register
	Destination-Implied
SUB r	
Subtract the contents of	f register r from the Accumulator.
$A \leftarrow A - r$	S: Set if result is negative
	Z: Set if result is zero
	H: Set if borrow from bit 4
F	P/V: Set if result exceeds 8-bit 2 complement range
	N: Set
	C: Set according to borrow
765432	1_0
1,0,0,1,0	r
Timing:	M cycles—1
5	T states—4
Addressing Mode:	Source—Register
	Destination-Implied
Accumulator.	
$A \leftarrow A - r - CY$	S: Set if result is negative Z: Set if result is zero
	H: Set if borrow from bit 4
· F	P/V: Set if result exceeds 8-bit 2
	complement range
	N: Set
	C: Set according to borrow
7 6 5 4 3 2	1 0
1,0,0,1,1	r i la companya da companya
Timing:	M cycles—1
..	T states—4
Addressing Mode:	Source—Register
•	Destination-Implied
AND r	
Logically AND the contemulator.	ents of the r register and the Acc
$A \leftarrow A \wedge r$	S: Set if result is negative
	Z: Set if result is zero
	H: Set
F	P/V: Set if result parity is even

N: Reset C: Reset


1 0	7654321	I 0
	0.0 r. 1.0	0,0
	hhhhhhhh	M cycles—1
•	r inning.	T states—4
	Addressing Mode	Source—Register
•	Addressing Mode.	Destination—Register
	CP -	
its of the r register and the Accumu-	Compare the contents	of register r with the Accumulator
S: Set if result is negative	A — r	S: Set if result is negative
Z: Set if result is zero		Z: Set if result is zero
H: Reset		H: Set if borrow from bit 4
P/V: Set if result parity is even	P	P/V: Set if result exceeds 8-bit 2's
N: Reset		complement range
C: Reset		N: Set
1 0		C: Set according to borrow
r	7 6 5 4 3 2	1 0
	1,0,1,1,1	r ,
•	Long, Jan, Jan, Mr. and S. and S. and S.	M cycles—1
	rinnig.	T states—4
e e	Addressing Mode:	Source-Register
Destination-Implied	Addressing Mode.	Destination—Implied
		Destination—implied
A the contents of the r register with		
		•
-	r ← r – 1	S: Set if result is negative
		Z: Set if result is zero
		H: Set according to a borrow from bit 4
	٣	P/V: Set only if r was X'80 prior to operation
		N: Set
1 0		C: N/A
r	765432	
M cycles—1		0,1
T states—4		
SourceRegister	Timing:	M cycles—1
Destination-Implied		T states—4
	Addressing Mode:	Source—Register
		Destination—Register
S: Set if result is negative	CPL	
-	Complement the Accum	ulator (1's complement).
7. Set if result is zero		
Z: Set if result is zero H: Set if carry from bit 3	$A \leftarrow \overline{A}$	S: N/A
H: Set if carry from bit 3	$\overline{A} \leftrightarrow \overline{A}$	S: N/A Z: N/A
H: Set if carry from bit 3 P/V: Set only if r was X'7F before	$A \leftarrow \overline{A}$	
H: Set if carry from bit 3 P/V: Set only if r was X'7F before operation		Z: N/A
H: Set if carry from bit 3 P/V: Set only if r was X'7F before		Z: N/A H: Set
F	Z: Set if result is zero H: Reset P/V: Set if result parity is even N: Reset C: Reset 1 0 r M cycles—1 T states—4 Source—Register Destination—Implied R the contents of the r register with S: Set if result is negative Z: Set if result is zero H: Reset P/V: Set if result parity is even N: Reset C: Reset 1 0 r M cycles—1 T states—4 Source—Register M cycles—1 T states—4 Source—Register	r \square \bigcirc \bigcirc \square $r\square\squareM cycles—1T states—4Source—RegisterAddressing Mode:CPrDestination—ImpliedCPrCompare the contents and set the flags accordA - rS: Set if result is negativeZ: Set if result parity is evenA - rCmore the contents and set the flags accordN: ResetC: ResetTTSource—RegisterTM cycles—1T states—4Timing:Addressing Mode:T t states—4Source—RegisterTiming:Addressing Mode:Destination—ImpliedDEC rDecrement the contentsR the contents of the r register withS: Set if result is negativeZ: Set if result parity is evenN: ResetC: ResetF\square M cycles—1T states—4Source—Register\square M cycles—1T states—4\bigcirc \bigcirc \square r, \square r, \square rM cycles—1T states—4Source—RegisterDestination—ImpliedAddressing Mode:$

1

765432	10	DAA	
0 0 1 0 1 1 Timing:	M cycles—1	operations. To be exe	tor for BCD addition and subtraction ecuted after BCD data has been oper- ard binary ADD, ADC, INC, SUB, SBC,
Addressing Mode:	T states4 Implied	DEC or NEG instructi metic'' table).	ions (see "Register Addressing Arith-
NEG			S: Set according to bit 7 of result
Negate the Accumula	tor (2's complement)		Z: Set if result is zero
$A \leftarrow 0 - A$	S: Set if result is negative		H: Set according to instructions
	Z: Set if result is zero		P/V: Set according to parity of result
	H: Set according to borrow from bit 4		N: N/A C: Set according to instructions
	P/V: Set only if Accumulator was	7 6 5 4 3 2	
	X'80 prior to operation	0 0 1 0 0 1	1 1
	N: Set	Timing:	M cycles—1
	C: Set only if Accumulator was not X'00 prior to operation	5	T states—4
7 6 5 4 3 2		Addressing Mode:	Implied
1 1 1 0 1 1	0 1		RESSED ARITHMETIC
		ADD A, n	
0 1 0 0 0 1		Add the immediate da	ata n to the Accumulator.
Timing:	M cycles—2	A 🔶 A + n	S: Set if result is negative
	T states8 (4, 4)		Z: Set if result is zero
Addressing Mode:	Implied		H: Set if carry from bit 3
CCF			P/V: Set if result exceeds 8-bit 2's complement range
Complement the carry	y flag.		N: Reset
$CY \leftarrow \overline{CY}$	S: N/A		C: Set if carry from bit 7
	Z: N/A	765432	-
	H: Previous carry	1,1,0,0,0,1	. 1 . 0
	P/V: N/A		
	N: Reset C: Complement of previous carry	n	
765432		Timing:	M cycles—2
r		J J	T states7 (4, 3)
0,0,1,1,1,1		Addressing Mode:	Source-Immediate
Timing:	M cycles—1		Destination—Implied
Addrosoing Mode:	T states—4	ADC A, n	
Addressing Mode:	Implied	Add, with carry, the in	mmediate data n and the Accumulator.
SCF		$A \leftarrow A + n + CY$	S: Set if result is negative
Set the carry flag. CY ← 1	S: N/A		Z: Set if result is zero
	Z: N/A		H: Set if carry from bit 3
	H: Reset		P/V: Set if result exceeds 8-bit 2's
	P/V: N/A		complement range N: Reset
	N: Reset		C: Set according to carry from bit
	C: Set		7
7 6 5 4 3 2	1 0		
0,0,1,1,0,1	1,1		
Timing:	M cycles—1		
	T states—4		
Addressing Mode:	Implied		

7 6 5 4 3 2	1 0	AND n	
1,1,0,0,1,1	1 0	The immediate data i tor.	n is logically AND'ed to the Accumula-
n		A ← A ∧ n	S: Set if result is negative
	Maralan D		Z: Set if result is zero
Timing:	M cycles—2		H: Set
Adducceing Mode.	T states—7 (4, 3)		P/V: Set if result parity is even
Addressing Mode:	Source—Immediate		N: Reset
	Destination—Implied		C: Reset
SUB n		765432	1 0
	ate data n from the Accumulator.	1 1 1 0 0 1	. 1 . 0
A ← A – n	S: Set if result is negative		
	Z: Set if result is zero	n	
	H: Set if borrow from bit 4	Timing:	M cycles—2
	P/V: Set if result exceeds 8-bit 2's complement range	rannig.	T states-7 (4, 3)
	N: Set	Addressing Mode:	Source—Immediate
	C: Set according to borrow	Addressing would.	Destination—Implied
	condition		Destination—implied
765432	2 1 0	OR n	
1,1,0,1,0,1	1 0	the Accumulator.	n is logically OR'ed to the contents of
		$A \leftarrow A \lor s$	S: Set if result is negative
n			Z: Set if result is zero
Fiming:	M cycles—2		H: Reset
	T states—7 (4, 3)		P/V: Set if result parity is even
Addressing Mode:	Source-Immediate		N: Reset
J	Destination-Implied		C: Reset
SBC A, n	·	765432	1 0
, ,	the immediate data n from the Accumu-	1,1,1,1,0,1	, 1 , 0
ator.			
A ← A – n – CY	S: Set if result is negative	n	
	Z: Set if result is zero	Timing:	M cycles—2
	H: Set if borrow from bit 4		T states—7 (4, 3)
	P/V: Set if result exceeds 8-bit 2's	Addressing Mode:	Source—Immediate
	complement range	5	Destination-Implied
	N: Set	XOR n	
	C: Set according to borrow condition		n is exclusively OR'ed with the Accu-
7 6 5 4 3 2		A ← A ⊕ n	S: Set if result is negative
1,1,0,1,1,1	1 0		Z: Set if result is zero
			H: Reset
n			P/V: Set if result parity is even
Timing:	M cycles—2		N: Reset
	T states—7 (4, 3)		C: Reset
Addressing Mode:	Source—Immediate		
	Destination—Implied		

1



C: Set according to borrow condition

1

12.6 8-Bit Arithm		
7 6 5 4 3 2 1 1 0 0 1 0 1 1 1 1 Timing: 1 </th <th>0 SUB (HL) M cycles—2</th> <th>AND m The data in Accumulato $A \leftarrow A \land$</th>	0 SUB (HL) M cycles—2	AND m The data in Accumulato $A \leftarrow A \land$
Addressing Mode:	T states—7 (4, 3) Source—Register Indirect Destination—Implied 0 SUB (IX + d) (for N _X = 0)	
1,1,N _X ,1,1,1,0, 1,0,0,1,0,1,1, d	$\frac{1}{\text{SUB}(IY + d) (\text{for } N_X = 1)}$	7 6 5
Timing: Addressing Mode:	 M cycles—5 T states—19 (4, 4, 3, 5, 3) Source—Indexed	Addressing
SBC A, m ₁	Destination—Implied	765 1,1,N _X
from the Accumulator. A \leftarrow A - m ₁ - CY S	ontents of memory location m ₁ : Set if result is negative	1',0,1
н	: Set if result is zero : Set if carry from bit 3	L Timing:
	: Set if result exceeds 8-bit 2's complement range : Set	Addressing
7 6 5 4 3 2 1	: Set according to borrow condition 0 SBC A. (HL)	OR m₁ The data in Accumulato
1,0,0,1,1,1,1, Timing:	0 SBC A, (HL) M cycles—2 T states—7 (4, 3)	A ← A ∨
Addressing Mode:	Source—Register Indirect Destination—Implied	
7 6 5 4 3 2 1 0	$_{T}$ SBC A, (IX + d) (for N _X =0)	765
1,0,0,1,1,1,1,0]	Timing:
Timing:	M cycles—5	Addressing
Addressing Mode:	T states—19 (4, 4, 3, 5, 3) Source—Indexed Destination—Implied	1 1 N _X
		1,0,1

•

The data in memory location $\ensuremath{m_1}$ is logically AND'ed to the Accumulator.				
$A \leftarrow A \land m_1$ S: Set if result is negative				
Z	: Set if result is zero			
	: Set			
	: Set if result parity is even			
	: Reset			
7654321	: Reset 0			
	0 AND (HL)			
Timing:	M cycles2			
-	T states—7 (4, 3)			
Addressing Mode:	Source—Register Indirect			
	Destination-Implied			
7 6 5 4 3 2 1	$\begin{array}{c} 0 \\ 1 \end{array} \text{AND (IX + d) (for N_X = 0)} \end{array}$			
	\square AND (IY + d) (for N _X =1)			
1,0,1,0,0,1,1	0			
d				
Timing:	M cycles—5			
	T states-19 (4, 4, 3, 5, 3)			
Addressing Mode:	Source—Indexed			
	Destination—Implied			
OR m ₁				
The data in memory location Accumulator.	on m ₁ is logically OR'ed with the			
	: Set if result is negative			
•	: Set if result is zero			
D/V	: Reset			
F/V	: Reset : Set if result parity is even			
N	: Set if result parity is even : Reset : Reset			
N	: Set if result parity is even : Reset			
N C	: Set if result parity is even : Reset : Reset			
N C 7 6 5 4 3 2 1	: Set if result parity is even : Reset : Reset 0			
N C 7 6 5 4 3 2 1 1,0,1,1,0,1,1,	: Set if result parity is even : Reset : Reset 0 0 OR (HL)			
N C 7 6 5 4 3 2 1 1,0,1,1,0,1,1,	: Set if result parity is even : Reset 0 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed			
N C 7 6 5 4 3 2 1 1 0 1 1 1 0 1 1 1 Timing: Addressing Mode:	: Set if result parity is even : Reset 0 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied			
N C 7 6 5 4 3 2 1 1 0 1 1 0 1 1 Timing: Addressing Mode: 7 6 5 4 3 2 1	: Set if result parity is even : Reset 0 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed			
N C 7 6 5 4 3 2 1 1 0 1 1 1 0 1 1 1 Timing: Addressing Mode:	E Set if result parity is even E Reset 0 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0			
N C 7 6 5 4 3 2 1 1 0 1 1 0 1 1 Timing: Addressing Mode: 7 6 5 4 3 2 1	 Set if result parity is even Reset Reset O OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied OR (IX + d) (for N_X=0) 			
N C 7 6 5 4 3 2 1 1,0,1,1,0,1,1, Timing: Addressing Mode: 7 6 5 4 3 2 1 1,1,N _X ,1,1,1,0,	: Set if result parity is even : Reset : Reset 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0 OR (IX + d) (for $N_X = 0$) 1 OR (IY + d) (for $N_X = 1$)			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$: Set if result parity is even : Reset : Reset 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0 OR (IX + d) (for $N_X = 0$) 1 OR (IY + d) (for $N_X = 1$) 0			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$: Set if result parity is even : Reset : Reset 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0 OR (IX + d) (for $N_X = 0$) 1 OR (IY + d) (for $N_X = 1$) 0 M cycles—5			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$: Set if result parity is even : Reset : Reset 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0 OR (IX + d) (for $N_X = 0$) 1 OR (IY + d) (for $N_X = 1$) 0			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Set if result parity is even : Reset : Reset 0 OR (HL) M cycles—2 T states—7 (4, 3) Source—Register Indexed Destination—Implied 0 OR (IX + d) (for $N_X = 0$) 1 OR (IY + d) (for $N_X = 1$) 0 M cycles—5 T states—19 (4, 4, 3, 5, 3)			

1-43

	hmetic (Continued)		
XOR m ₁		Timing:	M cycles—5
The data in memory lo the data in the Accum	ocation m ₁ is exclusively OR'ed with ulator.	Addressing Mode:	T states—19 (4, 4, 3, 5, 3) Source—Indexed
A ← A ⊕ m ₁	S: Set if result is negative		Destination—Implied
	Z: Set if result is zero	INC m1	
	H: Reset	Increment data in me	emory location m ₁
	P/V: Set if result parity is even	$m_1 \leftarrow m_1 + 1$	S: Set if result is negative
	N: Reset	mt - mt - i	Z: Set if result is zero
	C: Reset		H: Set according to carry from bit
7 6 5 4 3 2	1 0		3
1,0,1,0,1,1,	1_0 XOR (HL)		P/V: Set if data was X'7F before op- eration
Timing:	M cycles—2		N: Reset
	T states—7 (4, 3)		C: N/A
Addressing Mode:	Source—Register Indexed Destination—Implied	7 6 5 4 3 2	1 0
765432	1 0	0 0 1 1 0 1	0_0 INC (HL)
1 1 N _X 1 1 1	(1X + d) (for N _X =0)	Timing:	M cycles—3
	XOR (IY + d) (for $N_X = 1$)	-	T states11 (4, 4, 3)
1 0 1 0 1 1	1 0	Addressing Mode:	Source—Register Indexed Destination—Register Indexed
d		765432	$\frac{2 1 0}{1 - 1}$ INC (IX + d) (for N _X =0)
Timing:	M cycles—5	1 1 N _X 1 1 1	10, 1 INC (IY + d) (for N _X = 1)
	T states—19 (4, 4, 3, 5, 3)	r	
Addressing Mode:	Source—Indexed	0_0_1_1_0_1	0 0
0	Destination—Implied	l	
CP m1		d	
•	nemory location m ₁ with the data in	Timing:	M cycles—6 T states—23 (4, 4, 3, 5, 4, 3)
$A - m_1$	S: Set if result is negative	Addressing Mode:	Source—Indexed
A 111	Z: Set if result is zero	Ū	Destination-Indexed
	H: Set if borrow from bit 4	DEC m1	
	P/V: Set if result exceeds 8-bit 2's	DEC m ₁ Decrement data in m	omony location m
	complement range	$m_1 \leftarrow m_1 - 1$	
	N: Set		S: Set if result is negative Z: Set if result is zero
	C: Set according to borrow condition		H: Set according to borrow from bit 4
7 6 5 4 3 2	1 0		P/V: Set only if m ₁ was X'80 before
1,0,1,1,1,1	1_0 CP (HL)		operation
Timing:	M cycles—2		N: Set
	T states-7 (4, 3)		C: N/A
Addressing Mode:	Source—Register Indirect		
	Destination-Implied		
7 6 5 4 3 2	1 0		
1 , 1 , N _X , 1 , 1 , 1	$\begin{array}{c} CP (IX + d) (for N_X = 0) \\ \hline 0 1 \\ CP (IY + d) (for N_X = 1) \end{array}$		
1,0,1,1,1,1	1 0		
d			

12.6 8-Bit Arithr 7 6 5 4 3 2 1		P/	V: Set if result exceeds 16-bit 2's complement range
			N: Reset
0,0,1,1,0,1,0			C: Set if carry out of bit 15
Timing:	M cycles — 3		
Addressing Mode:	T states — 11 (4, 4, 3) Source — Register Indexed	1,1,1,0,1,1,0	
	Destination — Register In- dexed	0,1 pp 1,0,1	0
7654321		Timing:	M cycles — 4
1,1,N _X ,1,1,1,0		Addressing Mode:	T states — 15 (4, 4, 4, 3) Source — Register
0,0,1,1,0,1,0		0	Destination — Register
		SBC HL, pp	
d		Subtract, with carry, the from the 16-bit HL registe	contents of the 16-bit pp register r.
Timing:	M cycles — 6	HL ← HL – pp – CY	
	T states 23 (4, 4, 3, 5, 4, 3)		S: Set if result is negative
Addressing Mode:	Source — Indexed		Z: Set if result is zero
	Destination — Indexed		H: Set according to borrow from bit 12
12.7 16-Bit Arith	imetic	Ρ/	V: Set if result exceeds 16-bit 2's complement range
· • •	6-bit register pp to the contents of		N: Set
the 16-bit register ss.			C: Set according to borrow condi-
	S: N/A		tion
	Z: N/A	7 6 5 4 3 2 1	
	H: Set if carry from bit 11	1,1,1,0,1,1,0	1
	V: N/A		
	N: Reset	0 1 pp 0 0 1	
7654321	C: Set if carry from bit 15	Timing:	M cycles — 4
			T states — 15 (4, 4, 4, 3)
		Addressing Mode:	Source — Register
Timing:	M cycles — 3		Destination — Register
	T states — 11 (4, 4, 3)	INC rr	
Addressing Mode:	Source — Register	Increment the contents o	•
7654321	Destination — Register	rr ← rr + 1 7 6 5 4 3 2 1	No flags affected 0 INC BC
	ADD IX, pp (for N _X = 0)		
1 1 N _X 1 1 1 0	ADD IY, pp (for $N_X = 1$)	0 0 rp 0 0 1	
0_0 pp 1_0_0	1		INC SP
Timing:	M cycles — 4	Timing:	M cycles — 1
	T states — 15 (4, 4, 4, 3)		T states — 6
Addressing Mode:	Source — Register	Addressing Mode:	Register
	Destination — Register	7654321	0 INC IX (for N _X =0)
ADC HL, pp		1,1,N _X ,1,1,1,0	1
	it register pp are added, with the		INC IY (for $N_X = 1$)
carry bit, to the HL register.		0,0,1,0,0,1	_ 1
HL ← HL + pp + CY	S: Sat if result is possible	Timing:	M cycles — 2
	S: Set if result is negative Z: Set if result is zero		T states — 10 (4, 6)
	 Set if result is zero H: Set according to carry out of bit 11 	Addressing Mode:	Register
	• •		


1


12.7 16-Bit Arith DEC rr Decrement the contents or $rr \leftarrow rr - 1$ 7 6 5 4 3 2 1 0 rp 0 rp	
Timing: Addressing Mode: 7 6 5 4 3 2 1 1 1 N _X 1 1 1 1 0	$\begin{array}{c} \hline \\ DEC IX (for N_X = 0) \\ \hline \\ DEC IY (for N_X = 1) \end{array}$
0,0,1,0,1,0,1 Timing: Addressing Mode:	_1 M cycles — 2 T states — 10 (4, 6) Register
12.8 Bit Set, Res REGISTER SET b, r	set, and Test
Bit b in register r is set. Bb ← 1	No flags affected

Bit b in register r is	set.	
R _b ← 1		No flags affected
76543	2 1	0
1 1 0 0 1	0 1	1
1,1,b	_ r	
Timing:		M cycles — 2
		T states — 8 (4, 4)
Addressing Mode:		Bit/Register
RES b, r		
Bit b in register r is	reset.	
r _b ← 0		No flags affected
7 6 5 4 3	2 1	0
1,1,0,0,1	0 1	1
1_0b	, r	
Timing:		M cycles — 2
		T states — 8 (4, 4)
Addressing Mode:		Bit/Register
BIT b,r		
Bit b in register r is	tested	with the result put in the Z flag.
$Z \leftarrow \overline{r_{b}}$	S	: Undefined
-	z	: Inverse of tested bit
	н	l: Set
	P/V	: Undefined
	N	: Reset
	С	N/A

7 6 5 4 3 2 1 0 1,0,0,1,0,1, 1 1 0,1 b r Timing: M cycles - 2 T states - 8 (4, 4) Addressing Mode: **Bit/Register** MEMORY SET b, m₁ Bit b in memory location m1 is set. m_{1b} ← 1 No flags affected 765 4 3 2 1 0 0,0,1,0,1 SET b, (HL) 1. 1 1 b 1,1; 0 1 Timing: M cycles - 4 T states - 15 (4, 4, 4, 3) Addressing Mode: **Bit/Register Indirect** 76543210 SET b, (IX + d) (for N_X = 0) 1,1,N_X,1,1,1,0,1 SET b, (IY+d) (for N_X = 1) 1,1,0,0,1,0,1,1 d 1,1,0 1 b 1 Timing: M cycles - 6 T states - 23 (4, 4, 3, 5, 4, 3) Addressing Mode: Bit/Indexed RES b, m₁ Bit b in memory location m1 is reset. No flags affected $m_{1b} \leftarrow 0$ 4 3 2 7 5 1 0 6 0 0 1 0 1 RES b, (HL) 1 1 1 1 0 1 1 0 b Timing: M cycles - 4 T states - 15 (4, 4, 4, 3) Addressing Mode: **Bit/Register Indirect** 7 6 5 4 3 2 1 0 RES b, (IX+d) (for $N_X = 0$) 1 1, N_X, 1, 1, 1, 0, 1 RES b, (IY+d) (for N_X = 1) 1,1,0,0,1,0,1,1 d 1,0 b. 1,1,0 Timing: M cycles - 6 T states - 23 (4, 4, 3, 5, 4, 3) Addressing Mode: Bit/Indexed

:	
	12.8 Bit Set, Reset, and Test (Continued)
	BIT B, m ₁
	Bit b in memory location m ₁ is tested via the Z flag.
	$z \leftarrow \overline{m_{1b}}$ S: Undefined
	Z: Inverse of tested bit
	H: Set
	P/V: Undefined
	N: Reset C: N/A
	7 6 5 4 3 2 1 0
	1 , 1 , 0 , 0 , 1 , 0 , 1 , 1 BIT b, (HL)
	0 1 b 1 1 0
	Timing: M cycles — 3
	T states — 12 (4, 4, 4)
	Addressing Mode: Bit/Register Indirect
	7 6 5 4 3 2 1 0 BIT b, $(IX+d)$ (for N _X =0)
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	1,1,0,0,1,0,1,1
	d
	0,1,b,1,1,0
	Timing: M cycles — 5
	T states — 20 (4, 4, 3, 5, 4)
	Addressing Mode: Bit/Indexed
	12.9 Rotate and Shift
	REGISTER
	RLC r Rotate register r left circular.
	r
	TL/C/5171-57
	S: Set if result is negative






P/V: Set if result parity is even

C: Set according to bit 0 of r

N: Reset




VSC800

12.9 Rotate and Shift (Continued)

MEMORY

RLC m₁

Rotate date in memory location m₁ left circular.



Z: Set if result is zero

P/V: Set if result parity is even

C: Set according to bit 7 of m1

H: Reset

N: Reset

	T states — 15 (4, 4, 4, 3)
Addressing Mode:	Register Indirect
7654321	RL (IX + d) (for N _X = 0)
1 1 N _X 1 1 1 0	$\mathbb{RL} (IY + d) (for NX = 1)$
1.1.0.0.1.0.1	. 1
1,1,0,0,1,0,1	
d	
0,0,0,1,0,1,1	0
Timing:	M cycles — 6
	T states — 23 (4, 4, 3, 5, 4, 3)
Addressing Mode:	Indexed
RRC m ₁	
Rotate the data in memor	y location m ₁ right circular.
CY ← 7 ←	
	m ₁
	TL/C/5171-66
Ś	S: Set if result is negative
	Z: Set if result is zero
H	H: Reset
P/Y	V: Set if result parity is even
1	N: Reset
	C: Set according to bit 0 of m ₁
	0
1,1,0,0,1,0,1	1 RRC (HL)
0,0,0,0,1,1,1,	0
Timing:	M cycles — 4
rinning.	T states — 15 (4, 4, 4, 3)
Addressing Mode:	Register Indirect
7 6 5 4 3 2 1	0
1,1,N _X ,1,1,1,0	$\frac{1}{1} RRC (IX + d) (for N_X = 0)$
	\rightarrow RRC (IY + d) (for N _X = 1)
1,1,0,0,1,0,1	1
d	
0,0,0,0,1,1,1,	
Timing:	M cycles — 6
	T states — 23 (4, 4, 3, 5, 4, 3)
Addressing Mode:	Indexed

7 6 5 4 3 2 1 0

0,0,0,1,0,1,1,0

1,1,0,0,1,0,1,1 RL (HL)

M cycles - 4




1

12.9 Rotate and Shift (Continued)

RR m1

Rotate the data in memory location m_1 right through the carry.



7 6 5 4 3 2 1 0
$SLA (IX + d) (for N_X = 0)$
$1 1 N_X 1 1 1 0 1$ SLA (IY + d) (for N _X = 1)
1,1,0,0,1,0,1,1
d
0,0,1,0,0,1,1,0
Timing: M cycles — 6
T states — 23 (4, 4, 3, 5, 4, 3) Addressing Mode: Indexed
SRA m ₁
Shift the data in memory location m_1 right arithmetic.
7→ 0→ CY
m1
TL/C/5171-69
S: Set if result is negative
Z: Set if result is zero H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 0 of m ₁
7 6 5 4 3 2 1 0
1 , 1 , 0 , 0 , 1 , 0 , 1 , 1 SRA (HL)
0,0,1,0,1,1,0
Timing: M cycles — 4
T states — 15 (4, 4, 4, 3)
Addressing Mode: Register Indirect
7 6 5 4 3 2 1 0 SRA (IX + d) (for $N_X = 0$)
$\begin{bmatrix} 1 & 1 & N_X & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$ SRA (IY + d) (for N _X = 1)
1,1,0,0,1,0,1,1
d
0,0,1,0,1,1,1,0
Timing: M cycles — 6
T states — 23 (4, 4, 3, 5, 4, 3)
Addressing Mode: Indexed
SRL m ₁ Shift right logical the data in moment logation m
Shift right logical the data in memory location m ₁ .
$0 \longrightarrow 7 \longrightarrow 0 \longrightarrow CY$
m₁ TL/C/5171-70
S: Reset
Z: Set if result is zero H: Reset
P/V: Set if result parity is even
N: Reset
2011년 - 1912년 - <u>2012</u> 년 동안에서 이번 전문 영상 등 2013년 1월 1912년 - 1912년

C: Set according to bit 0 of m1

12.9 Rotate and Shift (Continued) 7 6 5 4 3 2 1 0 1 1001011 SBL (HL)

0,0,1,1,1,1,0
Timing: M cycles — 4
T states — 15 (4, 4, 4, 3)
Addressing Mode: Register Indirect
7 6 5 4 3 2 1 0 SRL (IX + d) (for $N_X = 0$)
1 1 0 0 1 0 1 1
d
0,0,1,1,1,1,0
Timing: M cycles — 6
T states — 23 (4, 4, 3, 5, 4, 3)


Addressing Mode:

23 (4, 4, 3, 5, 4, 3) states Indexed

REGISTER/MEMORY


RLD

Rotate digit left and right between the Accumulator and memory (HL).



RRD

Rotate digit right and left between the Accumulator and memory (HL).



12.10 Exchanges

REGISTER/REGISTER

EΧ DE, HL

Exchange the contents of the 16-bit register pairs DE and HL.

DE	flags affected							
7	6	5	4	3	2	1	0	
1	1	1	0	1	0	1	1]
Timing:								cycles — 1
							Т	states — 4
Addressing Mode:								egister

EΧ AF, A'F'

The contents of the Accumulator and flag register are exchanged with their corresponding alternate registers, that is A and F are exchanged with A' and F'.

A 🖣	$ \longrightarrow $	A'					No	flags affected
F∢		F'						
7	6	5	4	3	2	1	0	
0	0	0	0	1	0	0	0	
Tim	ing:			М	cycles — 1			
							T :	states — 4
Add	dres	sing	Мо	Re	gister			

Addressing Mode:

12.10 Exchanges (Continued)

EXX

Exchange the contents of the BC, DE, and HL registers with their corresponding alternate register.

n

 $BC \leftrightarrow B'C'$ No flags affected $DE \leftrightarrow D'E'$

 $HL \leftrightarrow H'L'$

7 6 5 4 3 2 1

1,1,0,1,1,0,0 Timing:

1 M cycles - 1 T states - 4

Implied

Addressing Mode:

REGISTER/MEMORY

EΧ (SP), ss

Exchange the two bytes at the top of the external memory stack with the 16-bit register ss.

$(SP) \leftrightarrow SS_{L}$	No flags affected
$(SP + 1) \leftrightarrow SS_H$	

76543210

			~~~~					
1,	1	1	0	0	0	1	. 1	EX (SP), HL

Timing:

M cycles - 5 T states - 19 (4, 3, 4, 3, 5)

Addrossing Modo

Ad	dres	ssing	Мо	de:		Register/Register Indirect		
7	6	5	4	3	2	1	0	EX (SP), IX (for $N_X = 0$
1	1	NX	_1	1	_1	0	1	EX (SP), IY (for $N_X = 1$
1	1	1	0	0	0	, 1	1	
Tim	nina	•						M oveles — 6

Timing:

M cycles - 6 T states - 23 (4, 4, 3, 4, 3, 5) Register/Register Indirect

Addressing Mode:

## 12.11 Memory Block Moves and Searches

## SINGLE OPERATIONS

## LDI

Move data from memory location (HL) to memory location (DE), increment memory pointers, and decrement byte counter BC.

(DE) ← (HL)	S: N/A		
DE ← DE + 1	Z: N/A		
HL ← HL + 1	H: Reset		
BC ← BC - 1	P/V: Set if BC $-1 \neq 0$ , otherwise reset		
	N: Reset		
	C: N/A		
7 6 5 4 3 2 1	0		
1,1,1,0,1,1,0	1		
1,0,1,0,0,0,0	0		
Timing:	M cycles — 4		
	T states — 16 (4, 4, 3, 5)		
Addressing Mode:	Register Indirect		

LDD Move data from memory location (HL) to memory location (DE), and decrement memory pointer and byte counter BC. (DE) ← (HL) S: N/A  $DE \leftarrow DE - 1$ Z: N/A HL ← HL – 1 H: Reset BC ← BC - 1 P/V: Set if BC  $-1 \neq 0$ , otherwise reset N. Reset C: N/A 7 6 5 4 3 2 1 0 , 1, 0, 1, 1, 0 1 1 1,0,1,0,1,0,0, 0 Timing: M cycles - 4 T states - 16 (4, 4, 3, 5) Register Indirect Addressing Mode: CPI Compare data in memory location (HL) to the Accumulator, increment the memory pointer, and decrement the byte counter. The Z flag is set if the comparison is equal. S: Set if result of comparison sub-A - (HL) tract is negative HL ← HL + 1 BC ← BC - 1 Z: Set if result of comparison is Z ← 1 zero if A = (HL)H: Set according to borrow from bit 4

CPD

Addressing Mode:

Timing:

1

7 6 5 4 3 2 1

1,0,1,0,0,0,0,

1,1,0,1,1,0

Compare data in memory location (HL) to the Accumulator, and decrement the memory pointer and byte counter. The Z flag is set if the comparison is equal.

reset N: Set

C: N/A

0

1

1

M cycles --- 4

**Register Indirect** 

P/V: Set if BC  $-1 \neq 0$ , otherwise

T states - 16 (4, 4, 3, 5)

A – (HL)	S: Set if result is negative
HL ← HL – 1	Z: Set if result of comparison is
BC ← BC - 1	zero
Z ← 1	H: Set according to borrow from
if $A = (HL)$	bit 4
	P/V: Set if BC $- 1 \neq 0$ , otherwise
	reset
	N: Set
	C: N/A

## 12.11 Memory Block Moves and Searches (Continued)

 7
 6
 5
 4
 3
 2
 1
 0

 1
 1
 1
 0
 1
 1
 0
 1

1,0,1,0,1,0,0,1

Timing:

M cycles — 4

Addressing Mode:

T states --- 16 (4, 4, 3, 5)

Register Indirect

## REPEAT OPERATIONS

## LDIR

Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter BC, and repeat until BC = 0.

(DE) ← (HL)	S: N/A			
DE ← DE + 1	Z: N/A			
HL ← HL + 1	H: Reset			
BC $\leftarrow$ BC - 1	P/V: Reset			
Repeat until	N: Reset			
BC = 0	C: N/A			
7 6 5 4 3 2	1 0			
1,1,1,0,1,1	0 1			
1,0,1,1,0,0,0,0				
Timing: For BC≠0	0 M cycles — 5			
	T states - 21 (4, 4, 3, 5, 5)			
For BC=0	0 M cycles — 4			
	T states - 16 (4 4 3 5)			

T states - 16 (4, 4, 3, 5)

Addressing Mode: Register Indirect

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

## LDDR

Move data from memory location (HL) to memory location (DE), decrement memory pointers and byte counter BC, and repeat until BC = 0.

(DE) 🔶 (HL)	S: N/A
DE ← DE - 1	Z: N/A
HL ← HL – 1	H: Reset
BC ← BC - 1	P/V: Reset
Repeat until	N: Reset
BC = 0	C: N/A
7 6 5 4 3	2 1 0
1,1,1,0,1	1 0 1
1,0,1,1,1	0 0 0
Timing: For BC	≠0 M cycles — 5
	T states - 21 (4, 4, 3, 5, 5)
For BC:	=0 M cycles — 4
	T states — 16 (4 4 3 5)

T states — 16 (4, 4, 3, 5)

Addressing Mode: Register Indirect

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

## CPIR

Compare data in memory location (HL) to the Accumulator, increment the memory, decrement the byte counter BC, and repeat until BC = 0 or (HL) equals A.

	•
A - (HL) S: HL $\leftarrow$ HL + 1	Set if sign of subtraction per- formed for comparison is nega-
$BC \leftarrow BC + 1$	tive
	Set if $A = (HL)$ , otherwise reset
	Set according to borrow from bit 4
P/V:	Set if BC $-1 \neq 0$ , otherwise
	reset
N	Set
0	N/A
0.	N/A
7 6 5 4 3 2 1	0
7 6 5 4 3 2 1	
7 6 5 4 3 2 1	0
7     6     5     4     3     2     1       1     1     1     0     1     1     0	0
7     6     5     4     3     2     1       1     1     1     0     1     1     0       1     0     1     1     0     0     0	0 1 1
7     6     5     4     3     2     1       1     1     1     0     1     1     0       1     0     1     1     0     0     0	0 1 1 M cycles 5
7       6       5       4       3       2       1 $1$ $1$ $1$ $0$ $1$ $1$ $0$ $0$ $1$ $0$ $1$ $1$ $0$ $0$ $0$ Timing:       For BC $\neq 0$ $0$ $0$ $0$	0 1 1 M cycles — 5 T states — 21 (4, 4, 3, 5, 5)


(Note that each repeat is accomplished by a decrement of the PC, so that refresh, etc. continues for each cycle.)

## CPDR

Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte counter BC, and repeat until BC = 0, or until (HL) equals the Accumulator.

$HL \leftarrow HL - 1$ $BC \leftarrow BC - 1$	: Set if sign of subtraction per- formed for comparison is nega- tive : Set according to equality of A
or A = (HL) H	and (HL), set if true : Set according to borrow from bit 4
P/V	: Set if BC $- 1 \neq 0$ , otherwise reset
N	: Set
C	: N/A
7 6 5 4 3 2 1	0
1,1,1,0,1,1,0	1
1,0,1,1,1,0,0	1
Timing: For $BC \neq 0$	M cycles — 5
Timing: For BC $\neq$ 0	M cycles — 5 T states — 21 (4, 4, 3, 5, 5)
Timing: For BC $\neq 0$ For BC = 0	•
	T states - 21 (4, 4, 3, 5, 5)
	T states — 21 (4, 4, 3, 5, 5) M cycles — 4

(Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)



## 1-54

## 12.12 Input/Output (Continued)

#### Ουτ (n), A

Output the Accumulator to the I/O device at address n.
(n) ← A No flags affected
7 6 5 4 3 2 1 0
1 , 1 , 0 , 1 , 0 , 0 , 1 , 1
n
Timing: M cycles — 3
T states — 11 (4, 3, 4)
Addressing Mode: Source — Register
Destination — Direct

## OUTD

Data is output from memory location (HL) to the I/O device at port address (C), and the HL memory pointer and byte counter B are decremented.

(C) ← (HL) S	S: Undefined		
B ← B − 1 Z	Z: Set if $B-1=0$ , otherwise reset		
HL ← HL – 1 H	: Undefined		
P/V	Undefined		
N	: Set		
C	: N/A		
7 6 5 4 3 2 1	0		
1,1,1,0,1,1,0,	1		
1,0,1,0,1,0,1,1			
Timing:	M cycles — 4		
	T states — 16 (4, 5, 3, 4)		
Addressing Mode:	Implied/Source — Register In- direct		
	Destination — Register Indirect		

## INIR

Data is input from the I/O device at port address (C) to memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(HL) ← (C)	S: Undefined
HL ← HL + 1	Z: Set
B ← B – 1	H: Undefined
Repeat until B = 0	P/V: Undefined
	N: Set
	C: N/A

765	4 3	2	1 0	
1 1 1	0 1	1,	0   1	
1 0 1	1 0	0,	1 0	]
Timing:	For B	≠ 0	N	1 cycles — 5
			Т	states - 21 (4, 5, 3, 4, 5)
	For B	= 0	N	1 cycles — 4
			Т	states — 16 (4, 5, 3, 4)
Addressin	g Mode:			nplied/Source — Register In- irect
			۵	estination — Register Indirect

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

## OTIR

1

Data is output to the I/O device at port address (C) from memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycles are repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL)	S: Undefined			
HL ← HL + 1	H: Undefined			
B ← B – 1	Z: Set	: Set		
Repeat until B = 0	P/V: Undefined			
	N: Set			
	C: N/A			
7 6 5 4 3 2	1 0			
1,1,1,0,1,1	0 1			
1,0,1,1,0,0	1,1			
Timing: For $B \neq 0$	M cycles — 5			
	T states — 21 (4, 5, 3,	4, 5)		
For $B = 0$	M cycles — 4			
	T states — 16 (4, 5, 3,	4)		
Addressing Mode:	Implied/Source — Reg direct	jister In-		
	Destination — Register	[.] Indirect		

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

## **NSC80(**

## 12.12 Input/Output (Continued)

## INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

· /			
(HL) ← (C) S:	Undefined		
$HL \leftarrow HL - 1$ Z	Set		
$B \leftarrow B - 1$ H	Undefined		
Repeat until B = 0 P/V:	Undefined		
N	Set		
C	N/A		
7 6 5 4 3 2 1	0		
1,1,1,0,1,1,0,	1		
1,0,1,1,0,0,1,	0		
Timing: For $B \neq 0$	M cycles — 5		
	T states — 21 (4, 5, 3, 4, 5)		
For $B = 0$	M cycles — 4		
	T states — 16 (4, 5, 3, 4)		
Addressing Mode:	Implied/Source — Register In- direct		
	Destination — Register Indirect		

(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

## OTDR

Data is output from memory location (HL) to the I/O device at port address (C), then the HL memory pointer and byte counter B are decremented. The cycle is repeated until B = 0

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL)	S: Undefined
HL ← HL – 1	Z: Set
B ← B – 1	H: Undefined
Repeat until B = 0	P/V: Undefined
	N: Set
	C: N/A
7 6 5 4 3 2	1 0
1,1,1,0,1,1,	0   1
1,0,1,1,1,0	1 1
Timing: For $B \neq 0$	M cycles — 5
	T states — 21 (4, 5, 3, 4, 5)
For $B = 0$	M cycles — 4
	T states — 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect

(Note that after each data transfer cycle the NSC800 will accept interrupts and perform two refresh cycles.)

## 12.13 CPU Control

## NOP

The CPU performs no operation.

			No flags affected
7 6 5 4 3	2	1	0
0,0,0,0,0	0	0	0
Timing:			M cycles — 1
			T states — 4
Addressing Mode:			N/A

## HALT

The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state.

	No flags affected
7 6 5 4 3 2 1	0
0,1,1,1,0,1,1	0
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	N/A
DI	
Disable system level inter	rupts.
$IFF_1 \leftarrow 0$	No flags affected
$IFF_2 \leftarrow 0$	
7 6 5 4 3 2 1	0
1 1 1 1 1 0 0 1	_1
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	N/A

## EI

The system level interrupts are enabled. During execution of this instruction, and the next one, the maskable interrupts will be disabled.

IFF ₁ ← 1	N N	lo flags affected
$IFF_2 \leftarrow 1$		
7 6 5 4 3	2 1 0	and the second second
1,1,1,1,1	0 1 1	
Timing:	N	I cycles — 1
	Т	states — 4
Addressing Mode:	<b></b>	1/A
IM 0	l in interrur	at mode 0
The CPU is placed		
		to flags affected
76543		1
1 1 1 0 1	1,0,1	]
r		1
0,1,0,0,0	1,1,0	
Timing:	Ň	A cycles — 2
	٦	states - 8 (4, 4)
Addressing Mode:	١	N/A

#### 76543210 12.13 CPU Control (Continued) JP (IX) (for $N_X = 0$ ) 1,1,N_X,1,1,1,0,1 IM 1 JP (IY) (for $N_X = 1$ ) The CPU is placed in interrupt mode 1. 1,1,1,0,1,0,0,1 No flags affected 7 6 5 4 3 2 1 0 Timina: M cycles - 2 T states - 8 (4, 4) 1,1,0,1,1,0,1 1 Addressing Mode: Register Indirect 1,0,1,0,1,1 0 0 JP cc, nn Conditionally jump to program location nn based on testable Timing: M cycles - 2 flag states. T states - 8 (4, 4) No flags affected If cc true. Addressing Mode: N/A PC ← nn. IM 2 otherwise continue The CPU is placed in interrupt mode 2. 76543210 No flags affected 0.1.0 1 1 сс 7 6 5 4 3 2 1 0 1,1,0,1,1,0,1 n (low-order byte) 0,1,0,1,1,1,1,0 n (high-order byte) Timing: M cycles - 2 Timing: M cycles - 3 T states - 8 (4, 4) T states - 10 (4, 3, 3) Addressing Mode: N/A Addressing Mode: Direct 12.14 Program Control JR d Unconditional jump to program location calculated with re-JUMPS spect to the program counter and the displacement d. JP nn $PC \leftarrow PC + d$ No flags affected Unconditional jump to program location nn. 7 6 5 4 3 2 1 0 PC ← nn No flags affected 0,0,0,1,1,0,0,0 7 6 5 4 3 2 1 0 1,1,0,0,0,0,1,1 d – 2 Timing: M cycles - 3 n (low-order byte) T states - 12 (4, 3, 5) Addressing Mode: PC Relative n (high-order byte) kk, d JR Timina: M cycles - 3 Conditionally jump to program location calculated with re-T states - 10 (4, 3, 3) spect to the program counter and the displacement d, Addressing Mode: Direct based on limited testable flag states. If kk true. No flags affected JP (ss) $PC \leftarrow PC + d$ . Unconditional jump to program location pointed to by register ss. otherwise continue 7 6 5 4 3 2 1 0 $PC \leftarrow ss$ No flags affected 7 6 5 4 3 2 1 0 0 0 0 0 0 1 kk 1,1,1,0,1,0,0,1 JP (HL) d – 2 M cycles - 1 Timina: T states — 4 Timina: if kk met M cycles - 3 Register Indirect Addressing Mode: T states - 12 (4, 3, 5) (true) if kk not met M cycles - 2 T states - 7 (4, 3) (not true) Addressing Mode: PC Relative

5

## 12.14 Program Control (Continued)

## DJNZ d

Decrement the B register and conditionally jump to program location calculated with respect to the program counter and the displacement d, based on the contents of the B register.

B ← B - 1 No flags affected If B = 0 continue. else PC ← PC + d 7 6 5 4 3 2 1 0 0,0,0,1,0,0,0,0 d – 2 Timing: If  $B \neq 0$ M cycles - 3 T states - 13 (5, 3, 5) If B = 0M cycles - 2 T states - 8 (5, 3) Addressing Mode: PC Relative CALLS CALL nn Unconditional call to subroutine at location nn.  $(SP - 1) \leftarrow PC_H$ No flags affected  $(SP - 2) \leftarrow PC_1$  $SP \leftarrow SP - 2$ PC ← nn 7 6 5 4 3 2 1 0 1, 1, 0, 0, 1, 1, 0, 1 n (low-order byte) n (high-order byte) Timing: M Cycles --- 5 T states - 17 (4, 3, 4, 3, 3) Addressing Mode: Direct CALL cc, nn Conditional call to subroutine at location nn based on testable flag stages. If cc true, No flags affected (SP - 1) ← PC_H  $(SP - 2) \leftarrow PC_1$ SP ← SP - 2 PC ← nn. else continue 7 654 321 0 1 1 сс 1. 0, 0 n (low-order byte) n (high-order byte) Timing: M cycles - 5 If cc true T states 17 (4, 3, 4, 3, 3) M cycles - 3 If cc not true T states - 10 (4, 3, 3)

Direct

## Addressing Mode:

RETURNS

## RET

Unconditional return from subroutine or other return to program location pointed to by the top of the stack.

gram lo	catic	on p	oin	ted	to b	y tł	ne top of the stack.	
PC _L ←	- (S	P)				N	o flags affected	
PC _H ←	– (S	P +	· 1)					
SP ←	SP	+ 2	2					
76	5	4	3	2	1	0		
1 1	0	0	1	0	0	1		
Timing:						N	l cycles — 3	
						т	states - 10 (4, 3, 3)	
Addres	sing	Мос	le:			R	egister Indirect	
RET	cc							
							outine or other return to pro-	-
If cc tru	e,					N	o flags affected	
PCL ←	- (S	P)						
PC _H ←	– (S	P +	· 1)					
SP ←	SP	+ 2	<u>,</u>					
else co	ntinu	e						
76	5	4	3	2	1	0		
1   1		cc		0	0	0		
Timing:		lf cc	: tru	ie		Ν	l cycles — 3	
						т	states - 11 (5, 3, 3)	
		lf co	; nc	ot tru	e	N	l cycles — 1	
						т	states — 5	
Addres	sing	Mod	de:			R	egister Indirect	
RETI								
Functic lows m	onally onito	/ ide oring	ntic	cal t	o R	ET al h	nterrupt handling subroutine instruction. Unique opcode al ardware.	
PC _L ←						IN	lo flags affected	
PC _H ←								
SP ← 7 6				•	1	•		
	5	4	3	2		0		
1,1	, 1 ₁	0,	1	1	0	. 1		
0,1	0	0	1	1,	0	1		

Timing:

M cycles — 4 T states — 14 (4, 4, 3, 3) Register Indirect

Addressing Mode:

## 12.14 Program Control (Continued)

## RETN

Unconditional return from non-maskable interrupt handling subroutine. Functionally similar to RET instruction, except interrupt enable state is restored to that prior to non-maskable interrupt.

PC _L ← (SP)	No flags affected
$PC_{H} \leftarrow (SP + 1)$	
SP ← SP + 2	
$IFF_1 \leftarrow IFF_2$	
7 6 5 4 3 2 1	0
1 1 1 0 1 1 0	1
0,1,0,0,0,1,0	1
Timing:	M cycles — 4

Addressing Mode:

4 T states --- 14 (4, 4, 3, 3) **Register Indirect** 

## RESTARTS

#### RST Ρ

The present contents of the PC are pushed onto the memory stack and the PC is loaded with dedicated program locations as determined by the specific restart executed.

No flags affected

5 4 3 2 1 0

1 1 1

(SP – 1) ← P	Сн		
(SP – 2) ← P	CL		
SP ← SP - 2			
PC _H ← 0			
PC _L ← P			
	7	6	
	1	1	I

Timing:

Addressing Mode:

M cycles - 3 T states - 11 (5, 3, 3) Modified Page Zero

р	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

t

		Alphabetical Orde			
ADC	A, (HL)	8E	BIT	0, B	CB 40
ADC	A, (IX+d)	DD 8Ed	BIT	0, C	CB 41
ADC	A, (IY+d)	FD 8Ed	BIT	0, D	CB 42
ADC	A, A	8F	BIT	0, E	CB 43
ADC	A, B	88	BIT	0, H	CB 44
ADC	A, C	89	BIT	0, L	CB 45
ADC	A, D	8A	BIT	1, (HL)	CB 4E
ADC	A, E	8B	BIT	1, (IX + d)	DD CBd4E
ADC	A, H	8C	BIT	1, (IY+d)	FD CBd4E
ADC	A, L	8D	BIT	1, A	CB 4F
ADC	A, n	CEn	BIT	1, B	CB 48
ADC	HL, BC	ED 4A	BIT	1, C	CB 49
ADC	HL, DE	ED 5A	BIT	1, D	CB 4A
ADC	HL, HL	ED 6A	BIT	1, E	CB 4B
ADC	HL, SP	ED 7A	BIT	1, H	CB 4C
ADD	A, (HL)	86	BIT	1, L	CB 4D
ADD	A, $(IX + d)$	DD 86d	BIT	2, (HL)	CB 56
ADD	A, $(IY + d)$	FD 86d	BIT	2, (IX+d)	DD CBd56
ADD	A, A	87	BIT	2, $(IY + d)$	FD CBd56
ADD	A, B	80	BIT	2, A	CB 57
ADD	A, C	81	BIT	2, B	CB 50
ADD	A, D	82	BIT	2, C	CB 51
ADD	A, E	83	BIT	2, 0 2, D	CB 52
ADD	A, H	84	BIT	2, E	CB 53
ADD	A, L	85	BIT	2, E 2, H	CB 54
ADD	A, C A, n	C6 n	BIT	2, L	CB 55
ADD	HL, BC	09	BIT	2, C 3, (HL)	CB 5E
ADD	HL, DE	19	BIT	3, (IX+d)	DD CBd5E
ADD	HL, HL	29	BIT	3, (IY+d)	FD CBd5E
ADD	HL, SP	39	BIT	3, A	CB 5F
ADD	IX, BC	DD 09	BIT	3, A 3, B	CB 58
ADD	IX, DE	DD 09 DD 19	BIT		
				3, C	CB 59
	IX, IX	DD 29	BIT	3, D	CB 5A
ADD	IX, SP	DD 39	BIT	3, E	CB 5B
	IY, BC	FD 09	BIT	3, H	CB 5C
ADD	IY, DE	FD 19	BIT	3, L	CB 5D
ADD	IY, IY	FD 29	BIT	4, (HL)	CB 66
ADD	IY, SP	FD 39	BIT	4, (IX + d)	DD CBd66
AND	(HL)	A6	BIT	4, (IY+d)	FD CBd66
AND	(IX + d)	DD A6d	BIT	4, A	CB 67
AND	(IY + d)	FD A6d	BIT	4, B	CB 60
AND	A	A7	BIT	4, C	CB 61
AND	В	AO	BIT	4, D	CB 62
AND	С	A1	BIT	4, E	CB 63
AND	D	A2	BIT	4, H	CB 64
AND	E	A3	BIT	4, L	CB 65
AND	н	A4	BIT	5, (HL)	CB 6E
AND	L	A5	BIT	5, (IX+d)	DD CBd6
AND	n	E6 n	BIT	5, (IY+d)	FD CBd6E
BIT	0, (HL)	CB 46	BIT	5, A	CB 6F
SIT -	0, (IX+d)	DD CBd46	BIT	5, B	CB 68
зіт	0, $(IY + d)$	FD CBd46	BIT	5, C	CB 69
BIT	0, A	CB 47	BIT	5, D	CB 6A

 $nn = \text{Data (16 bit)} \qquad d2 = d-2$ 

n=Data (8 bit)

1-60

BIT	5, E	CB 6B	DEC	A	3D
BIT	5, H	CB 6C	DEC	В	05
BIT	5, L	CB 6D	DEC	BC	0B
BIT	6, (HL)	CB 76	DEC	C	0D
BIT	6, $(IX + d)$	DD CBd76	DEC	D	15
BIT	6, $(1X + d)$ 6, $(1Y + d)$	FD CBd76	DEC	DE	15 1B
BIT					1D
	6, A	CB 77	DEC	E	
BIT	6, B	CB 70	DEC	н	25
BIT	6, C	CB 71	DEC	HL	2B
BIT	6, D	CB 72	DEC	IX	DD 2B
BIT	6, E	CB 73	DEC	IY	FD 2B
BIT	6, H	CB 74	DEC	L	2D
BIT	6, L	CB 75	DEC	SP	3B
BIT	7, (HL)	CB 7E	DI		F3
BIT	7, (IX+d)	DD CBd7E	DJNZ	d2	10 d2
BIT	7, (IY+d)	FD CBd7E	El		FB
BIT	7, A	CB 7F	EX	(SP), HL	E3
BIT	7, B	CB 78	EX	(SP), IX	DD E3
BIT	7, C	CB 79	EX	(SP), IY	FD E3
BIT	7, D	CB 7A	EX	AF, A'F'	08
BIT	7, E	CB 7B	EX	DE, HL	EB
BIT	7, H	CB 7C	EXX	,	D9
BIT	7, L	CB 7D	HALT		76
CALL	C, nn	DCnn	IM	0	ED 46
CALL	M, nn	FCnn	IM	1	ED 56
CALL	NC, nn	D4nn	IM	2	ED 5E
CALL	nn	CDnn	IN	– A, (C)	ED78
CALL	NZ, nn	C4nn	IN	A, (n)	DB n
CALL	P, nn	F4nn	IN	B, (C)	ED 40
CALL	PE, nn	ECnn	IN	C, (C)	ED 48
CALL					
	PO, nn	E4nn	IN	D, (C)	ED 50
CALL	Z, nn	CCnn	IN	E, (C)	ED 58
CCF		3F	IN	H, (C)	ED 60
CP	(HL)	BE	IN	L, (C)	ED 68
CP	(IX + d)	DD BEd	INC	(HL)	34
CP	(IY + d)	FD BEd	INC	(IX+d)	DD 340
CP	A	BF	INC	(IY+d)	FD 340
CP	В	B8	INC	А	3C
CP	С	B9	INC	В	04
CP	D	BA	INC	BC	03
CP	E	BB	INC	С	0C
CP	Н	BC	INC	D	14
CP	L	BD	INC	DE	13
CP	n	FEn	INC	Е	1C
CPD		ED A9	INC	н	24
CPDR		ED B9	INC	HL	23
CPI		ED A1	INC	IX	DD 23
CPIR		ED B1	INC	IY	FD 23
CPL		2F	INC	L	2C
				SP	33
DAA	(111)	27	INC	or	
DEC	(HL)	35	IND		ED AA
DEC DEC	(IX + d)	DD 35d FD 35d	INDR		ED BA

nn=Data (16 bit)

n=Data (8 bit)

d2 = d - 2

1

		Alphabetical Ord			
INIR		ED B2	LD	A, (HL)	7E
JP	(HL)	E9	LD	A, (IX+d)	DD 7Ed
JP	(IX)	DD E9	LD	A, (IY+d)	FD 7Ed
JP	(IY)	FD E9	LD	A, (nn)	3Ann
JP	C, nn	DAnn	LD	A, A	7F
JP	M, nn	FAnn	LD	A, B	78
JP	NC, nn	D2nn	LD	A, C	79
JP	nn	C3nn	LD	A, D	7A
JP	NZ, nn	C2nn	LD	A, E	7B
JP	P, nn	F2nn	LD	A, H	7C
JP	PE, nn	EAnn	LD	A, I	ED 57
JP	PO, nn	E2nn	LD	A, L	7D
JP	Z, nn	CAnn	LD	A, n	3E n
JR	C, d2	38 d2	LD	B, (HL)	46
JR	d2	18 d2	LD	B, (IX+d)	DD 46d
JR	NC, d2	30 d2	LD	B, $(IY + d)$	FD 46d
JR	NZ, d2	20 d2	LD	B, A	47
JR	Z, d2	28 d2	LD	B, B	47
LD	(BC), A	02	LD	B, C	40
LD					
	(DE), A	12	LD	B, D	42
LD	(HL), A	77	LD	B, E	43
LD	(HL), B	70	LD	B, H	44
LD	(HL), C	71	LD	B, L	45
LD	(HL), D	72	LD	B, n	06 n
LD	(HL), E	73	LD	BC, (nn)	ED 4B
LD	(HL), H	74	LD	BC, nn	01nn
LD	(HL), L	75	LD	C, (HL)	4E
LD	(HL), n	36 n	LD	C, (IX + d)	DD 4Ed
LD	(IX+d), A	DD 77d	LD	C, (IY + d)	FD 4Ed
LD	(IX + d), B	DD 70d	LD	C, A	4F
LD	(IX + d), C	DD 71d	LD	C, B	48
LD	(IX+d), D	DD 72d	LD	C, C	49
LD	(IX+d), E	DD 73d	LD	C, D	4A
LD	(IX+d), H	DD 74d	LD	C, E	4B
LD	(IX + d), L	DD 75d	LD	C, H	4C
LD	(IX+d), n	DD 36dn	LD	C, L	4D
LD	(IY+d), A	FD 77d	LD	C, n	0E n
LD	(IY+d), B	FD 70d	LD	D, (HL)	56
LD	(IY+d), C	FD 71d	LD	D, (IX+d)	DD 56d
LD	(IY+d), D	FD 72d	LD	D, $(IY + d)$	FD 56d
LD		FD 73d			
	(IY+d), E		LD	D, A	57
LD	(IY+d), H	FD 74d	LD	D, B	50
LD	(IY + d), L	FD 75d	LD	D, C	51
LD	(IY + d), n	FD 36dn	LD	D, D	52
LD	(nn), A	32nn	LD	D, E	53
LD	(nn), BC	ED 43nn	LD	D, H	54
LD	(nn), DE	ED 53nn	LD	D, L	55
LD	(nn), HL	22nn	LD	D, n	16 n
LD	(nn), IX	DD 22nn	LD	DE, (nn)	ED 5Br
LD	(nn), IY	FD 22nn	LD	DE, nn	11nn
LD	(nn), SP	ED 73nn	LD	E, (HL)	5E
LD	A, (BC)	0A	LD	E, (IX+d)	DD 5Ed
LD	A, (DE)	1A	LD	$E_{1}(IY+d)$	FD 5Ed

d2=d-2

nn=Data (16 bit) n=Data (8 bit)

1-62

LD	E, A	5F	OR	С	B1
LD	E, B	58	OR	D	B2
LD	E, C	59	OR	E	B3
LD	E, D	5A	OR	н	B4
LD	E, E	5B	OR	L	B5
LD	E, H	5C	OR	n	F6 n
LD	E, L	5D	OTDR		ED BB
LD	E, n	1En	OTIR		ED B3
LD	H, (HL)	66	OUT	(C), A	ED 79
LD	H, (IX + d)	DD 66d	OUT	(C), B	ED 41
LD	H, $(IY + d)$	FD 66d	OUT	(C), C	ED 49
LD	Н, А	67	OUT	(C), D	ED 51
LD	Н, В	60	OUT	(C), E	ED 59
LD	H, C	61	OUT	(C), H	ED 61
LD	H, D	62	OUT	(C), L	ED 69
LD	H, E	63	OUT		
LD	п, с Н, Н	63 64	OUTD	n, A	D3 n ED AB
					ED AB
LD	H, L	65 26 p	OUTI	<b>۸</b> ۲	ED A3
LD	H, n	26 n	POP	AF	F1
LD	HL, (nn)	2Ann	POP	BC	C1
LD	HL, nn	21nn	POP	DE	D1
LD	I, A	ED 47	POP	HL	E1
LD	IX, (nn)	DD 2Ann	POP	IX	DD E1
LD	IX, nn	DD 21nn	POP	IY	FD E1
LD	IY, (nn)	FD 2Ann	PUSH	AF	F5
LD	IY, nn	FD 21nn	PUSH	BC	C5
LD	L, (HL)	6E	PUSH	DE	D5
LD	L, (IX + d)	DD 6Ed	PUSH	HL	E5
LD	L, (IY + d)	FD 6Ed	PUSH	IX	DD E5
LD	L, A	6F	PUSH	IY	FD E5
LD	L, B	68	RES	0, (HL)	CB 86
LD	L, C	69	RES	0, (IX+d)	DD CBd86
LD	L, D	6A	RES	0, (IY+d)	FD CBd86
LD	L, E	6B	RES	0, A	CB 87
LD	L, H	6C	RES	0, B	CB 80
LD	L, L	6D	RES	0, C	CB 81
LD	_, _ L, n	2E n	RES	0, D	CB 82
LD	SP, (nn)	ED 7Bnn	RES	0, E	CB 83
LD	SP, HL	F9	RES	0, E 0, H	CB 84
LD	SP, IX	DD F9	RES	0, L	CB 85
LD	SP, IY	FD F9	RES	1, (HL)	CB 8E
LD	SP, nn	31nn	RES	1, (IX + d)	DD CBd8E
LDD	or , in	ED A8	RES	1, (IY + d)	FD CBd8E
LDDR		ED B8	RES	1, A	CB 8F
		ED A0	RES	1, B	CB 88
		ED B0	RES	1, C	CB 89
NEG		ED n	RES	1, D	CB 8A
NOP	<i>a</i> 11 \	00	RES	1, E	CB 8B
OR	(HL)	B6	RES	1, H	CB 8C
OR	(IX+d)	DD B6d	RES	1, L	CB 8D
OR	(IY + d)	FD B6d	RES	2, (HL)	CB 96
OR	Α	B7	RES	2, (IX+d)	DD CBd96
OR	В	B0	RES	2, (IY+d)	FD CBd96

n=Data (8 bit)

1

RES	2, A	CB 97	RES	7, D	CB BA
RES	2, B	CB 90	RES	7, E	CB BB
RES	2, C	CB 91	RES	7, H	CB BC
RES	2, D	CB 92	RES	7, L	CB BD
RES	2, E	CB 93	RET	, <u> </u>	C9
RES	2, H	CB 94	RET	С	D8
RES	2, L	CB 95	RET	M	F8
RES	2, C 3, (HL)	CB 9E	RET	NC	D0
RES	3, (IX+d)	DD CBd9E	RET	NZ	C0
RES	3, (IY+d)	FD CBd9E	RET	P	F0
RES	3, A	CB 9F	RET	PE	E8
RES	3, A 3, B	CB 98	RET	PO	E0
RES					
	3, C	CB 99	RET	Z	C8
RES	3, D	CB 9A	RETI		ED 4D
RES	3, E	CB 9B	RETN		ED 45
RES	3, H	CB 9C	RL	(HL)	CB 16
RES	3, L	CB 9D	RL	(IX + d)	DD CBd16
RES	4, (HL)	CB A6	RL	(IY+d)	FD CBd16
RES	4, (IX + d)	DD CBdA6	RL	A	CB 17
RES	4, (IY+d)	FD CBdA6	RL.	В	CB 10
RES	4, A	CB A7	RL	С	CB 11
RES	4, B	CB A0	RL	D	CB 12
RES	4, C	CB A1	RL	E	CB 13
RES	4, D	CB A2	RL	H	CB 14
RES	4, E	CB A3	RL	L	CB 15
RES	4, H	CB A4	RLA		17
RES	4, L	CB A5	RLC	(HL)	CB 06
RES	5, (HL)	CB AE	RLC	(IX + d)	DD CBd06
RES	5, (IX+d)	DD CBdAE	RLC	(IY + d)	FD CBd06
RES	5, (IY+d)	FD CBdAE	RLC	Α	CB 07
RES	5, A	CB AF	RLC	В	CB 00
RES	5, B	CB A8	RLC	С	CB 01
RES	5, C	CB A9	RLC	D	CB 02
RES	5, D	CBAA	RLC	E	CB 03
RES	5, E	CB AB	RLC	н	CB 04
RES	5, H	CB AC	RLC	L	CB 05
RES	5, L	CB AD	RLCA		07
RES	6, (HL)	CB B6	RLD		ED 6F
RES	6, (IX+d)	DD CBdB6	RR	(HL)	CB 1E
RES	6, (IY+d)	FD CBdB6	RR	(IX+d)	DD CBd1I
RES	6, A	CB B7	RR	(IY + d)	FD CBd1
RES	6, B	CB B0	RR	A	CB 1F
RES	6, C	CB B1	RR	В	CB 18
RES	6, D	CB B2	RR	C	CB 18 CB 19
RES	6, E	CB B3	RR	D	CB 1A
RES				-	
	6, H	CB B4	RR	E	CB 1B
RES	6, L	CB B5	RR	Н	CB 1C
RES	7, (HL)		RR	L	CB 1D
RES	7, $(IX + d)$	DD CBdBE	RRA		1F
RES	7, (IY+d)	FD CBdBE	RRC	(HL)	CBOE
RES	7, A	CB BF	RRC	(IX + d)	DD CBd0I
RES RES	7, B	CB B8	RRC	(IY + d)	FD CBd0E

nn=Data (16 bit) n=Data (8 bit)

**NSC800** 

1-64

 $d2\!=\!d\!-\!2$ 

RRC	В	CB 08	SET	2, (IX+d)	DD CBdD6
RRC	С	CB 09	SET	2, $(IY + d)$	FD CBdD6
RRC	D	CB 0A	SET	2, A	CB D7
RRC	E	CB 0B	SET	2, B	CB D0
RRC	H	CB 0C	SET	2, C	CB D1
RRC	L	CB 0D	SET	2, D	CB D2
RRCA	-	0F	SET	2, E	CB D3
RRD		ED 67	SET	2, E 2, H	CB D4
RST	0	C7	SET	2, L	CB D5
RST	08H	CF	SET	2, C 3, (HL)	CB DE
RST	10H	D7	SET	3, (IX+d)	DD CBdDE
RST	18H	DF	SET	3, (IX+d) 3, (IY+d)	FD CBdDE
RST	20H	E7	SET		CB DF
RST	20H 28H	EF	SET	3, A	
				3, B	CB D8
RST	30H	F7	SET	3, C	CB D9
RST	38H	FF	SET	3, D	CB DA
SBC	A, (HL)	9E	SET	3, E	CB DB
SBC	A, $(IX + d)$	DD 9Ed	SET	3, H	CB DC
SBC	A, (IY + d)	FD 9Ed	SET	3, L	CB DD
SBC	A, A	9F	SET	4, (HL)	CB E6
SBC	A, B	98	SET	4, (IX+d)	DD CBdE6
SBC	A, C	99	SET	4, (IY+d)	FD CBdE6
SBC	A, D	9A	SET	4, A	CB E7
SBC	A, E	9B	SET	4, B	CB E0
SBC	A, H	9C	SET	4, C	CB E1
SBC	A, L	9D	SET	4, D	CB E2
SBC	A, n	DE n	SET	4, E	CB E3
SBC	HL, BC	ED 42	SET	4, H	CB E4
SBC	HL, DE	ED 52	SET	4, L	CB E5
SBC	HL, HL	ED 62	SET	5, (HL)	CB EE
SBC	HL, SP	ED 72	SET	5, (IX+d)	DD CBdEE
SCF		37	SET	5, (IY + d)	FD CBdEE
SET	0, (HL)	CB C6	SET	5, A	CB EF
SET	0, (IX+d)	DD CBdC6	SET	5, B	CB E8
SET	0, (IY+d)	FD CBdC6	SET	5, C	CB E9
SET	0, A	CB C7	SET	5, D	CB EA
SET	0, B	CB CO	SET	5, E	CB EB
SET	0, C	CB C1	SET	5, H	CB EC
SET	0, D	CB C2	SET	5, L	CB ED
SET	0, E	CB C3	SET	6, (HL)	CB F6
SET	0, H	CB C4	SET	6, (IX + d)	DD CBdF6
SET	0, L	CB C5	SET	6, $(IY + d)$	FD CBdF6
SET	1, (HL)	CB CE	SET	6, A	CB F7
SET	1, $(IX + d)$	DD CBdCE	SET	6, B	CB F0
SET	1, (IY + d)	FD CBdCE	SET	6, C	CB F1
SET	1, A	CB CF	SET	6, D	CB F2
SET	1, B	CB C8	SET	6, E	CB F3
SET	1, C	CB C9	SET	6, H	CB F4
SET	1, D	CB CA	SET	6, L	CB F4 CB F5
SET	1, E	CB CB	SET	7, (HL)	
SET	1, H	CB CC	SET	7, (IX + d)	DD CBdFE
SET	1, L	CB CD	SET	7, (IY+d)	FD CBdFE
SET	2, (HL)	CB D6	SET	7, A	CB FF

**NSC800** 

1

n=Data (8 bit)

SET	7, B	CB F8	SRL	Α	CB 3F
SET	7, C	CB F9	SRL	В	CB 38
SET	7, D	CB FA	SRL	С	CB 39
SET	7, E	CB FB	SRL	D	CB 3A
SET	7, H	CB FC	SRL	E	CB 3B
SET	7, L	CB FD	SRL	н	CB 3C
SLA	(HL)	CB 26	SRL	L	CB 3D
SLA	(IX+d)	DD CBd26	SUB	(HL)	96
SLA	(IY+d)	FD CBd26	SUB	(IX+d)	DD 96d
SLA	A	CB 27	SUB	(IY+d)	FD 96d
SLA	В	CB 20	SUB	A	97
SLA	С	CB 21	SUB	В	90
SLA	D	CB 22	SUB	С	91
SLA	E	CB 23	SUB	D	92
SLA	н	CB 24	SUB	E	93
SLA	L	CB 25	SUB	н	94
SRA	(HL)	CB 2E	SUB	L	95
SRA	(IX + d)	DD CBd2E	SUB	n	D6 n
SRA	(IY+d)	FD CBd2E	XOR	(HL)	AE
SRA	А	CB 2F	XOR	(IX+d)	DD AEd
SRA	В	CB 28	XOR	(IY + d)	FD AEd
SRA	С	CB 29	XOR	А	AF
SRA	D	CB 2A	XOR	В	A8
SRA	E	CB 2B	XOR	С	A9
SRA	н	CB 2C	XOR	D	AA
SRA	L	CB 2D	XOR	Е	AB
SRL	(HL)	CB 3E	XOR	н	AC
SRL	(IX + d)	DD CBd3E	XOR	L	AD
SRL	(IY + d)	FD CBd3E	XOR	n	EE n

# 12.16 Instruction Set: Numerical Order

Op Code	Mnemonic		Op Code	Mnemonic	 Op Code	Mnemonic
00	NOP		15	DEC D	 2Ann	LD HL,(nn)
01nn	LD BC,nn		16n	LD D,n	2B	DEC HL
02	LD (BC),A		17	RLA	2C	INC L
03	INC BC		18d2	JR d2	2D	DEC L
04	INC B		19	ADD HL,DE	2En	LD L,n
05	DEC B		1A	LD A,(DE)	2F	CPL
06n	LD B,n		1B	DEC DE	30d2	JR NC,d2
07	RLCA		1C	INC E	31nn	LD SP,nn
08	EX AF,A'F'		1D	DEC E	32nn	LD (nn),A
09	ADD HL,BC		1En	LD E,n	33	INC SP
0A	LD A,(BC)		1F	RRA	34	INC (HL)
0B	DEC BC		20d2	JR NZ,d2	35	DEC (HL)
0C	INC C		21nn	LD HL,nn	36n	LD (HL),n
0D	DEC C		22nn	LD (nn),HL	37	SCF
0En	LD C,n		23	INC HL	38	JR C,d2
0F	RRCA		24	INC H	39	ADD HL,SP
10d2	DJNZ d2		25	DEC H	3Ann	LD A,(nn)
11nn	LD DE,nn		26n	LD H, n	3B	DEC SP
12	LD (DE),A		27	DAA	3C	INC A
13	INC DE		28d2	JR Z,d2	3D	DEC A
14	INC D		29	ADD HL,HL	3En	LD A,n
(nn) = Address of me nn = Data (16 bit)	emory location	d = displacementd2 = d - 2	nt			

n=Data (8 bit)

**NSC800** 

1-66

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
3F	CCF	74	LD (HL),H	A9	XOR C
40	LD B,B	75	LD (HL),L	AA	XOR D
41	LD B,C	76	HALT	AB	XOR E
42	LD B,D	77	LD (HL),A	AC	XOR H
43	LD B,E	78	LD A,B	AD	XOR L
44	LD B,H	79	LD A,C	AE	XOR (HL)
45	LD B,L	7A	LD A,D	AF	XOR A
46	LD B,(HL)	7B	LD A,E	BO	OR B
47	LD B,A	7C	LD A,H	B1	ORC
48	LD C,B	7D	LD A,L	B2	ORD
49	LD C,C	7E	LD A,(HL)	B3	ORE
4A	LD C,D	7F	LD A,A	B4	ORH
4B	LD C,E	80	ADD A,B	B5	ORL
4C	LD C,H	81	ADD A,C	B6	OR (HL)
40 4D	LD C,L	82	ADD A,D	B7	OR A
4E	LD C,(HL)	83	ADD A,E	B8	CPB
4F	LD C,A	84	ADD A,H	B9	CPC
50	LD D,B	85	ADD A,L	BA	CP D
51	LD D,C	86		BB	CPE
52	LD D,D	87	ADD A,(HL)	BC	CPH
52	LD D,E	88	ADD A,A ADC A,B		CPL
53 54				BD	
54 55	LD D,H	89	ADC A,C	BE BF	CP (HL)
		8A	ADC A,D		
56	LD D,(HL)	8B	ADC A,E	C0	RET NZ
57	LD D,A	8C	ADC A,H	C1	POP BC
58	LD E,B	8D	ADC A,L	C2nn	JP NZ,nn
59	LD E,C	8E	ADC A,(HL)	C3nn	JP nn
5A	LD E,D	8F	ADC A,A	C4nn	CALL NZ,nr
5B	LD E,E	90	SUB B	C5	PUSH BC
5C	LD E,H	91	SUB C	C6n	ADD A,n
5D	LD E,L	92	SUB D	C7	RST 0
5E	LD E,(HL)	93	SUB E	C8	RET Z
5F	LD E,A	94	SUB H	C9	RET
60	LD H,B	95	SUB L	CAnn	JP Z,nn
61	LD H,C	96	SUB (HL)	CB00	RLC B
62	LD H,D	97	SUB A	CB01	RLCC
63	LD H,E	98	SBC A,B	CB02	RLC D
64	LD H,H	99	SBC A,C	CB03	RLCE
65	LD H,L	9A	SBC A,D	CB04	RLCH
66	LD H,(HL)	9B	SBC A,E	CB05	RLCL
67	LD H,A	9C	SBC A,H	CB06	RLC (HL)
68	LD L,B	9D	SBC A,L	CB07	RLC A
69	LD L,C	9E	SBC A,(HL)	CB08	RRC B
6A	LD L,D	9F	SBC A,A	CB09	RRC C
6B	LD L,E	A0	AND B	CB0A	RRC D
6C	LD L,H	A1	AND C	CB0B	RRC E
6D	LD L,L	A2	AND D	CB0C	RRC H
6E	LD L,(HL)	A3	AND E	CB0D	RRC L
6F	LD L,A	A4	AND H	CB0E	RRC (HL)
70	LD (HL),B	A5	AND L	CB0F	RRC A
71	LD (HL),C	A6	AND (HL)	CB10	RL B
72	LD (HL),D	A7	AND A	CB11	RLC

(nn)=Address of memory location d=displacement d2=d-2

nn=Data (16 bit)

n=Data (8-bit)

**NSC800** 

1

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
CB13	RLE	CB4F	BIT 1,A	CB83	RES 0,E
CB14	RLH	CB50	BIT 2,B	CB84	RES 0,H
CB15	RLL	CB51	BIT 2,C	CB85	RES 0,L
CB16	RL (HL)	CB52	BIT 2,D	CB86	RES 0,(HL)
CB17	RLA	CB53	BIT 2,E	CB87	RES 0,A
CB18	RR B	CB54	BIT 2,H	CB88	RES 1,B
CB19	RRC	CB55	BIT 2,L	CB89	RES 1,C
CB1A	RR D	CB56	BIT 2,(HL)	CB8A	RES 1,D
CB1B	RR E	CB57	BIT 2,A	CB8B	RES 1,E
CB1C	RR H	CB58	BIT 3,B	CB8C	RES 1,H
CB1D	RR L	CB59	BIT 3,C	CB8D	RES 1,L
CB1E	RR (HL)	CB5A	BIT 3,D	CB8E	RES 1,(HL)
CB1F	RRA	CB5B	BIT 3,E	CB8F	RES 1,A
CB20	SLA B	CB5C	BIT 3,H	CB90	RES 2,B
CB21	SLA C	CB5D	BIT 3,L	CB91	RES 2,C
CB22	SLA D	CB5E	BIT 3,(HL)	CB92	RES 2,D
CB23	SLA E	CB5F	BIT 3,A	CB93	RES 2,E
CB24	SLA H	CB60	BIT 4,B	CB94	RES 2,H
CB25	SLA L	CB61	BIT 4,C	CB95	RES 2,L
CB26	SLA (HL)	CB62	BIT 4,D	CB96	RES 2,(HL)
CB27	SLA A	CB63	BIT 4,E	CB97	RES 2,A
CB28	SRAB	CB64	BIT 4,H	CB98	RES 3,B
CB29	SRAC	CB65	BIT 4,L	CB99	RES 3,C
CB2A	SRA D	CB66	BIT 4,(HL)	CB9A	RES 3,D
CB2B	SRA E	CB67	BIT 4,A	CB9B	RES 3,E
CB2C	SRA H	CB68	BIT 5,B	CB9C	RES 3,H
CB2D	SRAL	CB69	BIT 5,C	CB9D	RES 3,L
CB2E	SRA (HL)	CB6A	BIT 5,D	CB9E	RES 3,(HL)
CB2F	SRA A	CB6B	BIT 5,E	CB9F	RES 3,A
CB38	SRL B	CB6C	BIT 5,H	CBA0	RES 4,B
CB39	SRLC	CB6D	BIT 5,L	CBA1	RES 4,C
CB3A	SRL D	CB6E	BIT 5,(HL)	CBA2	RES 4,D
CB3B	SRLE	CB6F	BIT 5,A	CBA3	RES 4,E
CB3C	SRL H	CB70	BIT 6,B	CBA4	RES 4,H
CB3D	SRLL	CB71	BIT 6,C	CBA5	RES 4,L
CB3E	SRL (HL)	CB72	BIT 6,D	CBA6	RES 4,(HL)
CB3F	SRL A	CB73	BIT 6,E	CBA7	RES 4,A
CB40	BIT 0.B	CB74	BIT 6,H	CBA8	RES 5,B
CB41	BIT 0,C	CB75	BIT 6,L	CBA9	RES 5,C
CB42	BIT 0,D	CB76	BIT 6,(HL)	CBAA	RES 5,D
CB43	BIT 0,E	CB77	BIT 6,A	CBAB	RES 5,E
CB40	BIT 0,H	CB78		CBAC	
CB44 CB45	BIT 0,L	CB79	BIT 7,B BIT 7,C	CBAC	RES 5,H RES 5,L
CB45	BIT 0,(HL)	CB7A		CBAE	
			BIT 7,D		RES 5,(HL)
CB47 CB48	BIT 0,A BIT 1,B	CB7B	BIT 7,E	CBAF	RES 5,A
CB48 CB49		CB7C	BIT 7,H	CBB0	RES 6,B
	BIT 1,C	CB7D	BIT 7,L	CBB1	RES 6,C
CB4A	BIT 1,D	CB7E	BIT 7,(HL)	CBB2	RES 6,D
CB4B	BIT 1,E	CB7F	BIT 7,A	CBB3	RES 6,E
CB4C	BIT 1,H	CB80	RES 0,B	CBB4	RES 6,H
CB4D CB4E	BIT 1,L	CB81	RES 0,C	CBB5	RES 6,L

nn=Data (16 bit) d2=d-2

n = Data (8-bit)

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
CBB7	RES 6,A	CBEC	SET 5,H	DD66d	LDH,(IX+d)
CBB8	RES 7,B	CBED	SET 5,L	DD6Ed	LDL,(IX+d)
CBB9	RES 7,C	CBEE	SET 5,(HL)	DD70d	LD(IX+d),B
CBBA	RES 7,D	CBEF	SET 5,A	DD71d	LD $(IX + d)$ ,C
CBBB	RES 7,E	CBF0	SET 6,B	DD72d	LD (IX + d),0
CBBC	RES 7,H	CBF1	SET 6,C	DD73d	LD(IX+d),E LD(IX+d),E
CBBD	RES 7,L	CBF2		DD73d DD74d	LD $(IX + d)$ , E LD $(IX + d)$ , H
			SET 6,D		
CBBE	RES 7,(HL)	CBF3	SET 6,E	DD75d	LD (IX + d),L
CBBF	RES 7,A	CBF4	SET 6,H	DD77d	LD (IX + d),A
CBC0	SET 0,B	CBF5	SET 6,L	DD7Ed	LD A, (IX + d)
CBC1	SET 0,C	CBF6	SET 6,(HL)	DD86d	ADD A, (IX + d)
CBC2	SET 0,D	CBF7	SET 6,A	DD8Ed	ADC A, $(IX + d)$
CBC3	SET 0,E	CBF8	SET 7,B	DD96d	SUB (IX+d)
CBC4	SET 0,H	CBF9	SET 7,C	DD9Ed	SBC A,(IX+d)
CBC5	SET 0,L	CBFA	SET 7,D	DDA6d	AND (IX+d)
CBC6	SET 0,(HL)	CBFB	SET 7,E	DDAEd	XOR (IX+d)
CBC7	SET 0,A	CBFC	SET 7,H	DDB6d	OR (IX+d)
CBC8	SET 1,B	CBFD	SET 7,L	DDBEd	CP (IX + d)
CBC9	SET 1,C	CBFE	SET 7,(HL)	DDCBd06	RLC (IX+d)
CBCA	SET 1,D	CBFF	SET 7,A	DDCBd0E	RRC (IX+d)
CBCB	SET 1,E	CCnn	CALL Z,nn	DDCBd16	RL (IX + d)
CBCC	SET 1,H	CDnn	CALL nn	DDCBd1E	RR (IX+d)
CBCD	SET 1,L	CEn	ADC A,n	DDCBd26	SLA (IX+d)
CBCE	SET 1,(HL)	CF	RST 8	DDCBd2E	SRA (IX+d)
CBCF	SET 1,A	D0	RET NC	DDCBd3E	SRL (IX+d)
CBD0	SET 2,B	D1	POP DE	DDCBd46	BIT 0,(IX + d)
CBD1	SET 2,C	D2nn	JP NC,nn	DDCBd4E	BIT 1,(IX+d)
CBD2	SET 2,D	D3n	OUT (n),A	DDCBd56	BIT 2, $(IX + d)$
CBD3	SET 2,E	D4nn	CALL NC,nn	DDCBd5E	BIT 3,(IX + d)
CBD4	SET 2,H	D5	PUSH DE	DDCBd66	BIT 4, $(IX + d)$
CBD5	SET 2,L	D6n	SUB n	DDCBd6E	BIT 5,( $IX + d$ )
CBD6	SET 2,(HL)	D7	RST 10H	DDCBd76	BIT 6, $(IX + d)$
CBD7	SET 2,A	D8	RET C	DDCBd7E	BIT 7,( $IX + d$ )
CBD8	SET 3,B	D9	EXX	DDCBd86	RES 0, $(IX + d)$
		DAnn		DDCBd8E	
CBD9	SET 3,C		JP,C,nn		RES 1,(IX + d)
CBDA	SET 3,D	DBn	IN A,(n)	DDCBd96	RES 2,(IX + d)
CBDB	SET 3,E	DCnn	CALL C,nn	DDCBd9E	RES 3,(IX+d)
CBDC	SET 3,H	DD09	ADD IX,BC	DDCBdA6	RES 4,(IX + d)
CBDD	SET 3,L	DD19	ADD IX,DE	DDCBdAE	RES 5,(IX + d)
CBDE	SET 3,(HL)	DD21nn	LD IX,nn	DDCBdB6	RES 6,(IX+d)
CBDF	SET 3,A	DD22	LD (nn),IX	DDCBdBE	RES 7,(IX + d)
CBE0	SET 4,B	DD23	INC IX	DDCBdC6	SET 0,(IX + d)
CBE1	SET 4,C	DD29	ADD IX,IX	DDCBdCE	SET 1,(IX+d)
CBE2	SET 4,D	DD2Ann	LD IX,(nn)	DDCBdD6	SET 2,(IX+d)
CBE3	SET 4,E	DD2B	DEC IX	DDCBdDE	SET 3,(IX+d)
CBE4	SET 4,H	DD34d	INC (IX+d)	DDCBdE6	SET 4,(IX+d)
CBE5	SET 4,L	DD35d	DEC (IX + d)	DDCBdEE	SET 5,(IX+d)
CBE6	SET 4,(HL)	DD36dn	LD (IX $+$ d),n	DDCBdF6	SET 6,(IX+d)
CBE7	SET 4,A	DD39	ADD IX,SP	DDCBdFE	SET 7,(IX+d)
CBE8	SET 5,B	DD46d	LD B,(IX + d)	DDE1	POP IX
CBE9	SET 5,C	DD4Ed	LDC,(IX+d)	DDE3	EX (SP),IX
CBEA	SET 5,D	DD56d	LD D,(IX+d)	DDE5	<b>PUSH IX</b>
CBEB	SET 5,E	DD5Ed	LD E,(IX+d)	DDE9	JP (IX)

**NSC800** 

1

nn=Data (16 bit)

n=Data (8-bit)

d2 = d - 2

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
DDF9	LD SP,IX	ED7Bnn	LD SP,(nn)	FD73d	LD (IY+d),E
DEn	SCB A,n	EDA0	LDI	FD74d	LD(IY+d),H
DF	RST 18H	EDA1	CPI	FD75d	LD(IY+d),L
E0 .	RET PO	EDA2	INI	FD77d	LD(IY+d),A
E1	POP HL	EDA3	OUTI	FD7Ed	LDA,(IY+d)
E2nn	JP PO,nn	EDA8	LDD	FD86d	ADD A,(IY+d
E3	EX (SP),HL	EDA9	CPD	FD8Ed	ADC A,(IY+d
E4nn	CALL PO,nn	EDAA	IND	FD96d	SUB (IY+d)
E5	PUSH HL	EDAB	OUTD	FD9Ed	SBC A,(IY+d
E6n	AND n	EDB0	LDIR	FDA6d	AND $(IY + d)$
E7	RST 20H	EDB1	CPIR	FDAEd	XOR $(IY + d)$
E8	RET PE	EDB2	INIR	FDB6d	OR(IY+d)
E9	JP (HL)	EDB3	OTIR	FDBEd	CP (IY + d)
EAnn	JP PE,nn	EDB8	LDDR	FDE1	POP IY
EB	EX DE,HL	EDB9	CPDR	FDE3	EX (SP), IY
ECnn	CALL PE,nn	EDBA	INDR	FDE5	PUSHIY
ED40	IN B,(C)	EDBB	OTDR	FDE9	JP (IY)
ED40 ED41	OUT (C),B	EEn	XOR n	FDF9	LD SP,IY
ED41	SBC HL,BC	EF	RST 28H	FDCBd06	RLC $(IY + d)$
ED42 ED43nn		F0	RET P	FDCBd0E	
	LD (nn),BC	F0 F1			RRC (IY+d) RL (IY+d)
ED44	NEG RETN		POP AF	FDCBd16	. ,
ED45		F2nn	JP P,nn	FDCBd1E	RR(IY+d)
ED46	IM 0	F3	DI	FDCBd26	SLA $(IY + d)$
ED47	LD I,A	F4nn	CALL P,nn	FDCBd2E	SRA (IY+d)
ED48	IN C,(C)	F5	PUSH AF	FDCBd3E	SRL (IY+d)
ED49	OUT (C),C	F6n	ORn	FDCBd46	BIT 0,(IY + d)
ED4A	ADC HL,BC	F7	RST 30H	FDCBd4E	BIT 1, $(IY + d)$
ED4Bnn	LD BC,(nn)	F8	RETM	FDCBd56	BIT 2,(IY + d)
ED4D	RETI	F9	LD SP,HL	FDCBd5E	BIT 3,(IY+d)
ED50	IN D,(C)	FAnn	JP M,nn	FDCBd66	BIT 4,(IY+d)
ED51	OUT (C),D	FB	El	FDCBd6E	BIT 5,(IY + d)
ED52	SBC HL,DE	FCnn	CALL M,nn	FDCBd76	BIT 6,(IY + d)
ED53nn	LD (nn),DE	FD09	ADD IY,BC	FDCBd7E	BIT 7, $(IY + d)$
ED56	IM 1	FD19	ADD IY,DE	FDCBd86	RES 0, $(IY + d$
ED57	LD A,I	FD21nn	LD IY,nn	FDCBd8E	RES 1, $(IY + d$
ED58	IN E,(C)	FD22nn	LD (nn),IY	FDCBd96	RES 2,(IY + d
ED59	OUT (C), E	FD23	INC IY	FDCBd9E	RES 3,(IY + d
ED5A	ADC HL,DE	FD29	ADD IY,IY	FDCBdA6	RES 4, $(IY + d$
ED5Bnn	LD DE,(nn)	FD2Ann	LD IY,(nn)	FDCBdAE	RES 5, $(IY + d$
ED5E	IM 2	FD2B	DECIY	FDCBdB6	RES 6,(IY $+$ d
ED60	IN H,(C)	FD34d	INC (IY+d)	FDCBdBE	RES 7, $(IY + d$
ED61	OUT (C),H	FD35d	DEC (IY+d)	FDCBdC6	SET 0,(IY+d
ED62	SBC HL,HL	FD36dn	LD (IY+d),n	FDCBdCE	SET 1,(IY+d
ED67	RRD	FD39	ADD IY,SP	FDCBdD6	SET 2,(IY+d
ED68	IN L,(C)	FD46d	LD B,(IY+d)	FDCBdDE	SET 3,(IY + d
ED69	OUT (C),L	FD4Ed	LD C,(IY+d)	FDCBdE6	SET 4,(IY+d
ED6A	ADC HL,HL	FD56d	LD D,(IY+d)	FDCBdEE	SET 5,(IY+d
ED6F	RLD	FD5Ed	LD E,(IY+d)	FDCBdF6	SET 6,(IY+d
ED72	SBC HL,SP	FD66d	LD H,(IY+d)	FDCBdFE	SET 7,(IY+d
ED73nn	LD (nn),SP	FD6Ed	LDL,(IY+d)	FEn	CP n
ED78	IN A,(C)	FD70d	LD (IY+d),B	FF	RST 38H
ED79	OUT (C),A	FD71d	LD (IY + d),C	-	·····
ED7A	ADC HL,SP	FD72d	LD(IY+d),D		

(nn)=Address of memory location d=displacement

d2=d-2

nn=Data (16 bit)

n=Data (8-bit)

1-70

# **13.0 Data Acquisition System**

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see *Figure 20*).

The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16-channel analog-todigital converter which operates from a 5V source. The MM58167 is a microprocessor-compatible real-time clock (RTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.

In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus


the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion. reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12-hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply.

The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following *Figure 20*.

All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact 32,768 Hz clock for the MM58167 and a clock within the operating range of the A/D converter.

The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected, through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs (RSTB) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeeping.

**NSC800** 



1-72

13.0 Data Acquisition System (Continued)

TL/C/5171-34

# 13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about 50%, thus extending battery life.

Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A. followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port B connected to the WR input of the MM58167. For a read operation, the same sequence of operations is performed except that Port A is set for the input mode of operation and the RD line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion signal which is connected to the  $\overline{\mbox{RSTA}}$  interrupt input of the NSC800.

NSC800

When operating, the system shown consumes about 125 mw. When in the power-save mode, power consumption is decreased to about 70 mw. If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp-hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.

As shown in the schematic (refer to *Figure 20*), analog input IN0 is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4V, the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

Typical	Timer	Output	Frequencies	
---------	-------	--------	-------------	--

Crystal Frequency	CPU Clock Output	Timer 0 Output	Timer 1 Output
2.097152 MHz	1.048576 MHz	262.144 kHz divisor = 4	32.768 kHz divisor = 8
3.276800 MHz	1.638400 MHz	327.680 kHz divisor = 5	32.768 kHz divisor = 10
4.194304 MHz	2.097152 MHz	262.144 kHz divisor = 8	32.768 kHz divisor = 8
4.915200 MHz	2.457600 MHz	491.520 kHz divisor = 5	32.768 kHz divisor = 15

# 14.0 NSC800M/883B MIL-STD-833 Class C Screening


National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices. Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.

100% Screening Flow


		1
Test	MIL-STD-883 Method/Condition	Requirement
Internal Visual	2010B	100%
Stabilization Bake	1008 C 24 Hrs. @ +150°C	100%
Temperature Cycling	1010 C 10 Cycles -65°C/+150°C	100%
Constant Acceleration	2001 E 30,000 G's, Y1 Axis	100%
Fine Leak	1014 A or B	100%
Gross Leak	1014C	100%
Burn-In	1015 160 Hrs. @ +125°C (using	100%
	burn-in circuits shown below)	
Final Electrical	+ 25°C DC per RETS800X	100%
PDA	10% Max	and the second second second second second
	+ 125°C AC and DC per RETS800X	100%
	-55°C AC and DC per RETS800X	100%
	+ 25°C AC per RETS800X	100%
QA Acceptance	5005	Sample Per
Quality Conformance		Method 5005
External Visual	2009	100%

#### 15.0 Burn-In Circuits 5240HB

NSC800D/883B (Dual-In-Line)



5241HR NSC800E/883B (Leadless Chip Carrier)




TL/C/5171-33

All resistors 2.7 k $\Omega$  unless marked otherwise.

Note 1: All resistors are  $\frac{1}{4}W \pm 5\%$  unless otherwise specified.

Note 2: All clocks 0V to 3V, 50% duty cycle, in phase with < 1  $\mu s$  rise and fall time.

Note 3: Device to be cooled down under power after burn-in.



Note 1: Do not specify a temperature option; all parts are screened to military temperature.

**NSC800** 

# **17.0 Reliability Information**

Gate Count 2750 Transistor Count 11,000



 $\aleph$ 

# Section 2 Peripherals



# **Section 2 Contents**

NSC810A RAM-I/O-Timer	2-3
NSC831 Parallel I/O	
NSC858 Universal Asynchronous Receiver/Transmitter	2-38
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs	2-57
NS16450/INS8250A/NS16C450/INS82C50A Universal Asynchronous Receiver/Transmitter	2-79
INS8250/INS8250-B Universal Asynchronous Receiver/Transmitter	2-96




# NSC810A RAM-I/O-Timer

# **General Description**

The NSC810A, the luxury model of our NSC800TM peripheral line, sports triple ported I/O, dual 16-bit timers and a 1024-bit static storage area. The three ports can be combined for a total of 22 general purpose I/O lines. In addition, port A has several strobed mode operations. Note the single instruction I/O bit operations for quick and efficient data handling from the ports. The timers feature 6 modes of operation and prescalers for those complicated timing tasks. The NSC810A comes in two models: the Dual-In-Line (DIP) and the surface mount chip carrier (LCC). It also comes in three exciting temperature ranges (Commercial, Industrial, and Military) and two reliability flows (extended burn-in and military class B in accordance with Method 5004 of MIL-STD-883). This is brought to you through the microCMOS silicon gate technology of National Semiconductor.

## **Features**

- Three programmable I/O ports
- Dual 16-bit programmable counter/timers
- 2.4V-6.0V power supply
- Very low power consumption
- Fully static operation
- Single-instruction I/O bit operations
- Timer operation—DC to 5 MHz
- Bus compatible with NSC800TM family
- Speed: compatible with NSC800 NSC810A-4 → NSC800-4 @ 4.0 MHz NSC810A-3 → NSC800 @ 2.5 MHz
  - NSC810A-1 → NSC800-1 @ 1.0 MHz



2

## **Table of Contents**

**1.0 ABSOLUTE MAXIMUM RATINGS** 

2.0 OPERATING CONDITIONS

- 3.0 DC ELECTRICAL CHARACTERISTICS
- **4.0 AC ELECTRICAL CHARACTERISTICS**

5.0 TIMER AC ELECTRICAL CHARACTERISTICS

6.0 TIMING WAVEFORMS

#### 7.0 PIN DESCRIPTIONS

- 7.1 Input Signals
- 7.2 Output Signals
- 7.3 Power Supply Signals
- 7.4 Input/Output Signals

#### **8.0 CONNECTION DIAGRAMS**

#### 9.0 FUNCTIONAL DESCRIPTION

- 9.1 Random Access Memory (RAM)
- 9.2 Detailed Block Diagram
- 9.3 I/O Ports
  - 9.3.1 Registers
  - 9.3.2 Modes
- 9.4 Timers
  - 9.4.1 Registers 9.4.2 Timer Pins
  - 9.4.3 Timer Modes
  - 9.4.4 Timer Programming

10.0 NSC810/883 MIL-STD-883/CLASS B SCREENING 11.0 BURN-IN CIRCUIT 12.0 TIMING DIAGRAM 13.0 ORDERING INFORMATION 14.0 RELIABILITY INFORMATION

# 1.0 Absolute Maximum Ratings

(Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Voltage at Any Pin with Respect to Ground	-0.3V to V _{CC} + 0.3V
V _{CC}	7V
Power Dissipation	1W
Lead Temperature (Soldering, 10 s	econds) 300°C

# 2.0 Operating Conditions


 $\begin{array}{r} V_{CC} = 5V \pm 10\% \\ NSC810A-1 \longrightarrow 0^{\circ}C \ to + 70^{\circ}C \\ -40^{\circ}C \ to + 85^{\circ}C \\ NSC810A-3 \longrightarrow 0^{\circ}C \ to + 70^{\circ}C \\ -40^{\circ}C \ to + 85^{\circ}C \\ -55^{\circ}C \ to + 125^{\circ}C \\ NSC810A-4 \longrightarrow 0^{\circ}C \ to + 70^{\circ}C \\ -40^{\circ}C \ to + 85^{\circ}C \\ -55^{\circ}C \ to + 125^{\circ}C \\ -55^{\circ}C \ to + 125^{\circ}C \\ \end{array}$ 

## 3.0 DC Electrical Characteristics $v_{CC}$ =5V ±10%, GND=0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Logical 1 Input Voltage		0.8 V _{CC}		V _{CC}	v
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	V
V _{OH}	Logical 1 Output Voltage	$I_{OH} = -1.0 \text{ mA}$ $I_{OUT} = -10 \mu \text{A}$	2.4 V _{CC} -0.5			V V
V _{OL}	Logical 0 Output Voltage	$I_{OL} = 2 \text{ mA}$ $I_{OUT} = 10 \mu \text{A}$	0 0		0.4 0.1	V V
IIL	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μA
IOL	Output Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μΑ
ICC	Active Supply Current	$\begin{split} I_{OUT} &= 0, \text{Timer} = \text{Mode 1}, \text{T0IN} = \text{T1IN} = 2.5 \text{ Mhz}, \\ t_{WCY} &= 750 \text{ ns}, \text{T}_A = 25^\circ\text{C} \end{split}$		8	10	mA
IQ	Quiescent Current	No Input Switching, $T_A = 25^{\circ}C$ , RESET = 0, IO/ $\overline{M} = 1$ , $\overline{RD} = 1$ , $\overline{WR} = 1$ , ALE = 1, $V_{IN} = V_{CC}$ , $t_{IN} = 0$ Hz, $t_{OUT} = 0$		10	100	μΑ
CIN	Input Capacitance			4	7	pF
COUT	Output Capacitance			6	10	pF
V _{CC}	Power Supply Voltage	(Note 2)	2.4	5	6	V
V _{DRV}	Data Retention Voltage		1.8			· V

Note 1: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than 5V  $\pm$  10% is guaranteed by design, not tested.



*When NSC810A is used with NSC800

2-5

TL/C/5517-2

2

Symbol	Parameter	Conditions	NSC8	10A-1	NSC8	10A-3	NSC	810-4	Units
			Min	Max	Min	Max	Min	Max	
tACC	Access Time from ALE	$C_L = 150  pF$		1000		400		300	ns
t _{AH}	AD0-7, CE, IOT/ $\overline{M}$ Hold Time		100		60		30		ns
t _{ALE}	ALE Strobe Width (High)		200		125		100		ns
t _{ARW}	ALE to RD or WR Strobe		150		120		75		ns
t _{AS}	AD0-7, CE, IOT/ $\overline{M}$ Set-Up Time		100		45		25		ns
t _{DH}	Data Hold Time		150		90		40		ns
t _{DO}	Port Data Output Valid			350		310		300	ns
t _{DS}	Data Set-Up Time		100		80		50		ns
t _{PE}	Peripheral Bus Enable			320		200		200	ns
t _{PH}	Peripheral Data Hold Time		150		125		100		ns
t _{PS}	Peripheral Data Set-Up Time		100		75		50		ns
t _{PZ}	Peripheral Bus Disable (TRI-STATE®)			150		150		150	ns
t _{RB}	RD to BF Invalid			300		300		300	ns
t _{RD}	Read Strobe Width		400		320		185		ns
t _{RDD}	Data Bus Disable		0	100	0	100	0	- 75	ns
t _{RI}	RD to INTR Output			320		320		300	ns
t _{RWA}	RD or WR to Next ALE		125		100		75		ns
t _{SB}	STB to BF Valid			300		300		300	ns
t _{SH}	Peripheral Data Hold with Respect to STB		150		125		100		ns
t _{SI}	STB to INTR Output			300		300		300	ns
tss	Peripheral Data Set-Up with Respect to STB		100		75		50		ns
tsw	STB Width		400		320		220		ns
t _{WB}	WR to BF Output			340		340	1.1	300	ns
twi	WR to INTR Output			320		320	÷	300	ns
t _{WR}	WR Strobe Width		400		320		220		ns
twcy	Width of Machine Cycle		3000		1200		750		ns

Note: Test conditions: twcy = 3000 ns for NSC810A-1, 1200 ns for NSC810A-3, 750 ns for NSC810A-4


# **5.0 Timer AC Electrical Characteristics**

Symbol	Parameter Conditions		Min	Тур	Max	Units
Fc	Clock Frequency		DC		2.5	MHz
F _{CP}	Clock Frequency	Prescale Selected	DC		5.0	MHz
t _{CW}	Clock Pulse Width		150			ns
t _{CWP}	Clock Pulse Width	Prescale Selected	75			ns
t _{GS}	Gate Set-Up Time	With Respect to Negative Clock Edge	100			ns
t _{GH}	Gate Hold Time	With Respect to Negative Clock Edge	250			ns
t _{CO}	Clock to Output Delay	C _L = 100 pF			350	ns


AC TESTING INPUT/OUTPUT WAVEFORM

#### AC TESTING LOAD CIRCUIT

0.8 Vcc 0.8 Vcc 0.2 Vcc 0.2 Vcc TL/C/5517-3




TL/C/5517-4




2

# 6.0 Timing Waveforms (Continued)

**NSC810A** 



Note: Diagonal lines indicate interval of invalid data.



Note: Diagonal lines indicate interval of invalid data.

# 7.0 Pin Descriptions

The function and mnemonic for the NSC810A signals are described below:

#### 7.1 INPUT SIGNALS

**Reset (RESET):** RESET is an active-high input that resets all registers to 0 (low). The RAM contents remain unaltered.

Input/Output Timer or RAM Select (IOT/ $\overline{M}$ ): IOT/ $\overline{M}$  is an I/O memory select input line. A logic 1 (high) input selects the I/O-timer portion of the chip; a logic 0 (low) input selects the RAM portion of the chip. IOT/ $\overline{M}$  is latched at the falling edge of ALE.

Chip Enable (CE): CE is an active-high input that allows access to the NSC810A. CE is latched at the falling edge of ALE.

**Read** ( $\overline{RD}$ ): The  $\overline{RD}$  is an active-low input that enables a read operation of the RAM or I/O-timer location.

Write ( $\overline{WR}$ ): The  $\overline{WR}$  is an active-low input that enables a write operation to RAM or I/O-timer locations.

Address Latch Enable (ALE): The falling edge of the ALE input latches AD0–AD7, CE and IOT/ $\overline{M}$  inputs to form the address for RAM, I/O or timer.

Timer 0 Input (T0IN): T0IN is the clock input for timer 0.

#### 7.2 OUTPUT SIGNALS

**Timer 0 Output (T0OUT):** T0OUT is the programmable output of timer 0. After reset, T0OUT is set high.

#### 7.3 POWER SUPPLY SIGNALS

**Positive DC Voltage (V_{CC}):**  $V_{CC}$  is the 5V supply pin. **Ground (GND):** Ground reference pin.

#### 7.4 INPUT/OUTPUT SIGNALS

Address/Data Bus (AD0-AD7): The multiplexed bidirectional address/data bus; AD0-AD7 pins, are in the high impedance state when the NSC810A is not selected. AD0-AD7 will latch address inputs at the falling edge of ALE. The address will designate a location in RAM, I/O or timer. WR input enables 8-bit data to be written into the addressed location. RD input enables 8-bit data to be read from the addressed location. The RD or WR inputs occur while ALE is low.

Port A, 0-7 (PA0-PA7): Port A is an 8-bit basic mode input/output port, also capable of strobed mode I/O utilizing three control signals from port C. Strobed mode of operation on port A has three different modes; strobed input, strobed output with active peripheral bus, strobed output with TRI-STATE peripheral bus.

Port B, 0-7 (PB0-PB7): Port B is an 8-bit basic mode input/output port.

Port C, 0-5 (PC0-PC5): Port C is a 6-bit basic mode I/O port. Each pin has a programmable second function, as follows:

PC0/INTR: INTR is an active-low, strobed mode interrupt request to the Central Processor Unit (CPU).

**PC1/BF:** BF is an active-high, strobed mode, buffer full output to peripheral devices.

**PC2/STB:** STB is an active-low, strobed mode input from peripheral devices.


PC3/TG: TG is the timer gating signal.

PC4/T1IN: T1IN is the clock input for timer 1.

**PC5/T10UT:** T1OUT is the programmable output of timer 1.


# 8.0 Connection Diagrams

#### **Dual-In-Line Package**



Order Number NSC810AD or NSC810AN See NS Package Number D40C or N40A

#### Chip Carrier



Order Number NSC810AE or NSC810AV See NS Package Number E44B or V44A

# 9.0 Functional Description


*Figure 1* is a detailed block diagram of the NSC810A. The functional description that follows describes the RAM, I/O and TIMER sections.

#### 9.1 RANDOM ACCESS MEMORY (RAM)

The memory portion of the RAM-I/O-timer is accessed by a 7-bit address input to pins AD0 through AD6. The IOT/ $\overline{M}$ 

#### 9.2 DETAILED BLOCK DIAGRAM

input must be low (RAM select) and the CE input must be high at the falling edge of ALE to address the RAM. Address bit AD7 is a "don't care" for RAM addressing. Timing for RAM read and write operations is shown in the timing diagrams. The RAM is 128 x 8.



TL/C/5517-12

FIGURE 1

## 9.0 Functional Description (Continued) 9.3 I/O PORTS

The three I/O ports, labeled A, B, and C, can be programmed to be almost any combination of Input and Output bits. Ports A and B are configured as 8 bits wide, while port C is 6 bits. There are four different modes of operation for the ports. Three of the modes are for timed transfer of data between the peripheral and the NSC810A, this is called strobed I/O. The fourth mode is for direct transfer without handshaking with the peripheral.

The NSC810A can be programmed to operate in four different modes. One of these modes (Basic I/O) allows direct transfer of I/O data without any handshaking between the NSC810A and the peripheral. The other three modes (Strobed I/O) provide for timed transfers of I/O data with handshaking between the NSC810A and the peripheral.

The determination of the mode, data direction and data is done by five registers which are, handily, under program control. The Mode Definition Register (MDR), oddly enough, determines which mode the device will operate in, while the Data Direction Register (DDR) establishes the direction of the data transfer. The Data register contains the data that is being sent or has been received. The other two registers (bit-set, bit-clear) allow the individual bits in the data register to be set or cleared without affecting the other bits. Each port has its own set of these registers, except the MDR which affects ports A and C only.

In the strobed I/O modes, port C bits 0, 1 and 2 function as INTR (for the processor), BF, and STB respectively.

#### 9.3.1 Registers

As can be seen in Table I, all the registers affecting I/O transfer are grouped at the lower address locations, this allows quicker handling and more maneuverability in tight data transfers. Also note in Table I that the NSC810A uses 23 I/O addresses out of a block of 26. The upper three bits of the address are determined by the chip enable address.

#### Mode Definition Register (MDR)

As noted above this register defines the operating mode for ports A and C (port B is always in the basic I/O mode). The upper 3 bits of port C will also be in the basic I/O mode even when the lower 3 bits are being used for handshaking.

The four modes are as follows:

Mode 0—Basic I/O (Input or Output)

Mode 1—Strobed Mode Input

Mode 2-Strobed Mode Output (Active Peripheral Bus)

Mode 3—Strobed Mode Output (TRI-STATE Peripheral Bus)

The address assignment of the MDR is xxx00111 as shown in Table I. Table II specifies the data that must be loaded into the MDR to select the mode.

#### Data Direction Registers (DDR)

Each port has a DDR that determines whether an individual port bit will be an input or an output. This can be considered the traffic light for the transfer of data between the CPU and the peripheral. Each port bit has a corresponding bit in this register. If the DDR bit is set (1) the port bit is an output; if it is cleared (0) the port bit is an input. The DDR bits cannot be written to individually. The register as a whole must be set to be consistent with all desired port bit directions.

TABLE I.	I/O and	Timer	Address	Designations
----------	---------	-------	---------	--------------

								Timer Address Design	
8	8-Bit Address Field Bits				s F	ielo	ł	Designation I/O Port, Timer, etc.	R (Read) W (Write)
7	6	5	4	3	2	1	0	i/O Port, Timer, etc.	w (write)
x	х	х	0	0	0	0	0	Port A (Data)	R/W
х	х	х	0	0	0	0	1	Port B (Data)	R/W
х	х	х	0	0	0	1	0	Port C (Data)	R/W
х	х	х	0	0	0	1	1	Not Used	**
x	х	х	0	0	1	0	0	DDR - Port A	w
х	х	х	0	0	1	0	1	DDR - Port B	w
х	х	х	0	0	1	1	0	DDR - Port C	w
х	х	х	0	0	1	1	1	Mode Definition Reg.	w
х	х	х	0	1	0	0	0	Port A - Bit-Clear	w
x	х	х	0	1	0	0	1	Port B - Bit-Clear	w
х	х	х	0	1	0	1	0	Port C - Bit-Clear	w
х	х	х	0	1	0	1	1	Not Used	**
х	х	х	0	1	1	0	0	Port A - Bit-Set	w
х	х	х	0	1	1	0	1	Port B - Bit-Set	w
x	х	х	0	1	1	1	0	Port C - Bit-Set	w
×	х	х	0	1	1	1	1	Not Used	**
x	x	x	1	0	0	0	0	Timer 0 (LB)	*
x	х	х	1	0	0	0	1	Timer 0 (HB)	*
х	х	х	1	0	0	1	0	Timer 1 (LB)	*
x	х	х	1	0	0	1	1	Timer 1 (HB)	*
x	х	х	1	0	1	0	0	STOP Timer 0	w
x	х	х	1	0	1	0	1	START Timer 0	w
x	х	х	1	0	1	1	0	STOP Timer 1	w
x	х	х	1	0	1	1	1	START Timer 1	w
X	х	х	1	1	0	0	0	Timer 0 Mode	R/W
x	х	x	1	1	0	0	1	Timer 1 Mode	R/W
x	x	x	1	1	0	1	0	Not Used	**
x	х	х	1	1	0	1	1	Not Used	**
x	х	х	1	1	1	0	0	Not Used	**
x	х	x	1	1	1	0	1	Not Used	**
x	x	х	1	1	1	1	0	Not Used	**
x	х	х	1	1	1	1	1	Not Used	**

x = don't care

LB = low-order byte

HB = high-order byte

* A write accesses the modulus register, a read the read buffer.

** A read from an unused location reads invalid data, a write does not affect any operation of NSC810A.

**TABLE II. Mode Definition Register Bit Assignments** 

Mada				В	lit			
Mode	7	6	5	4	3	2	1	0
0	x	x	x	x	x	х	х	0
1	x	×	x	x	x	x	0	1
2	x	x	x	x	x	0	1	1
3	x	x	x	x	x	1	1	1

**NSC810**/

Any write or read to the port bits contradicting the direction established by the DDR will not affect the port bits output or input. However, a write to a port bit, defined as an input, will modify the output latch and a read to a port bit, defined as an output, will read this output latch. See *Figure 2*.

#### Data Registers

These registers contain the actual data being transferred between the CPU and the peripheral. In Basic I/O, data presented by the peripheral (read cycle) will be latched on the falling edge of  $\overline{\text{RD}}$ . Data presented by the CPU (write cycle) will be valid after the rising edge of  $\overline{\text{WR}}$  (see AC characteristics for exact timing).

During Strobed I/O, data presented by the peripheral must be valid on the rising edge of  $\overline{STB}$ . Data received by the peripheral will be valid on the rising edge of  $\overline{STB}$ . Data latched by the port on the rising edge of  $\overline{STB}$  will be preserved until the next CPU read or  $\overline{STB}$  signal.

#### • Bit Set-Clear Registers

The I/O features of the RAM-I/O-timer allow modification of a single bit or several bits of a port with the Bit-Set and Bit-Clear commands. The address selected indicates whether a Bit-Set or Clear will take place. The incoming data on the address/data bus is latched at the trailing edge of the WR strobe and is treated as a mask. All bits containing 1s will cause the indicated operation to be performed on the corresponding port bit. All bits of the mask with 0s cause the corresponding port bits to remain unchanged. Three sample operations are shown in Table III using port B as an example.

#### TABLE III. Bit-Set and Clear Examples

Operation Port B	Set B7	Clear B2 and B0	Set B4, B3 and B1
Address	xxx01101	xxx01001	xxx01101
Data	1000000	00000101	00011010
Port Pins Prior State Next State	00001111 10001111	10001111 10001010	10001010 10011010


#### 9.3.2 Modes

Two data transfer modes are implemented: Basic I/O and Strobed I/O. Strobed I/O can be further subdivided into three categories: Strobed Input, Strobed Output (active peripheral bus) and Strobed Output (TRI-STATE peripheral bus). The following descriptions detail the functions of these categories.

#### Basic I/O

Basic I/O mode uses the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  CPU bus signals to latch data at the peripheral bus. This mode is the permanent mode of operation for ports B and C. Port A is in this mode if the MDR is set to mode 0. Read and write byte operations and bit operations can be done in Basic I/O. Timing for these modes is shown in the AC Characteristics Table and described with the data register definitions.

When the NSC810A is reset, all registers are cleared to zero. This results in the basic mode of operation being selected, all port bits are made inputs and the output latch for each port bit is cleared to zero. The NSC810A, at this point, can read data from any peripheral port without further setup. If outputs are desired, the CPU merely has to program the appropriate DDR and then send data to the data ports.



TL/C/5517-13



#### Strobed I/O

Strobed I/O Mode uses the STE, BF and INTR signals to latch the data and indicate that new data is available for transfer. Port A is used for the transfer of data when in any of the Strobed modes. Port B can still be used for Basic I/O and the lower 3-bits of port C are now the three handshake signals for Strobed I/O. Timing for this mode is shown in the AC Characteristic Tables.

Initializing the NSC810A for Strobed I/O Mode is done by loading the data shown in Table IV Into the specified register. The registers should be loaded in the order (left to right) that they appear in Table IV.

Mode	MDR	DDR Port A	DDR Port C	Port C Output Latch
Basic I/O	xxxxxxx0	determin	direction ed by the port's DI	bits of
Strobed Input	xxxxxx01	00000000	xxx011	xxx1xx
Strobed Output (Active)	xxxxx011	11111111	xxx011	xxx1xx
Strobed Output (TRI-STATE)	xxxxx111	11111111	xxx011	xxx1xx

#### **TABLE IV. Mode Definition Register Configurations**

#### Strobed Input (Mode 1)

During strobed input operations, an external device can load data into port A with the  $\overline{\text{STB}}$  signal. Data is input to the

#### Example Mode 1 (Strobed Input):

PA0-7 input latches on the leading (negative) edge of  $\overline{STB}$ , causing BF to go high (true). On the trailing (positive) edge of  $\overline{STB}$  the data is latched and the interrupt signal,  $\overline{INTR}$ , becomes valid indicating to the CPU that new data is available. INTR becomes valid only if the interrupt is enabled, that is the output data latch for PC2 is set to 1.

When the CPU reads port A, address x'00, the trailing edge of the  $\overline{\text{RD}}$  strobe causes BF and  $\overline{\text{INTR}}$  to become inactive, indicating that the strobed input cycle has been completed.

#### • Strobed Output—Active (Mode 2)

During strobed output operations, an external device can read data from port A using the  $\overline{STB}$  signal. Data is initially loaded into port A by the CPU writing to I/O address x'00. On the trailing edge of WR, INTR is set inactive and BF becomes valid indicating new data is available for the external device. When the external device is ready to accept the data in port A it pulses the  $\overline{STB}$  signal. The rising edge of  $\overline{STB}$  resets BF and activates the INTR signal. INTR becomes valid only if the interrupt is enabled, that is the output latch for PC2 is set to 1. INTR in this mode indicates a condition that requires CPU intervention (the output of the next byte of data).

#### • Strobed Output-TRI-STATE (Mode 3)

The Strobed Output TRI-STATE Mode and the Strobed Output active (peripheral) bus mode function in a similar manner with one exception. The exception is that the data signals on PA0-7 assume the high impedance state at all times except when accessed by the  $\overline{STB}$  signal. Strobed Mode 3 is identical to Strobed Mode 2, except as indicated above.

Action Taken	INTR	BF	Results of Action
INITIALIZATION			
Reset NSC810A	н	L	Basic input mode all ports.
Load 01'H into MDR	Н	· L	Strobed input mode entered; no byte loads to port C after this step; bit-set and clear commands to INTR and BF no longer work.
Load 00'H into DDR A	н	L	Sets data direction register for port A to input; data from port A peripheral bus is available to the CPU if the STB signal is used, other handshake signals aren't initialized, yet.
Load 03'H into DDR C	Н	L	Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers.
Load 04'H into Port C Bit-Set Register	Н	L	Sets output latch (PC2) to enable INTR; INTR will latch active whenever STB goes low; INTR can be disabled by a bit-clear to PC2.*
OPERATION			
STB pulses low	L	н	Data on peripheral bus is latched into port A; INTR is cleared by a CPU read of port A or a bit-clear of STB.
CPU reads Port A	Н	L	CPU gets data from port A; INTR is cleared; peripheral is signalled to send next byte via an inactive BF signal. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2).

* Port C can be read by the CPU at anytime, allowing polled operation instead of interrupt driven operation.

Example Mode 2 (Strobed Output-active peripheral bus):

Action Taken	INTR	BF	Results of Action
INITIALIZE			
Reset NSC810A	н	L	basic input mode all ports.
Load 03'H into MDR	н	L	strobed output mode entered; no byte loads to port C after this step; bit-set and clear commands to INTR and BF no longer work.
Load FF'H into DDR A	н	L	Sets data direction register for port A to output; data from port A is available to the peripheral if the STB signal is used other handshake signals aren't initialized, yet.
Load 03'H into DDR C	н	L	Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers
Load 04'H into Port C Bit-Set Register	L	L	Sets output latch (PC2) to enable INTR; active INTR indicates that CPU should send data; INTR becomes inactive whenever the CPU loads port A; INTR can be disabled by a bit-clear to STB.*
OPERATION			
CPU writes to Port A	н	н	Data on CPU bus is latched into port A; INTR is set by the CPU write to port A; active
STB pulses low		- L	BF indicates to peripheral that data is valid; Peripheral gets data from port A; INTR is reset active; The active INTR signals the CPU to send the next byte. Repeat last two steps until EOT at which time CPU sends
		·	

*Port C can be read by the CPU at any time, allowing polled operation instead of interrupt driven operation.

In addition to its timing function, STB enables port A outputs to active logic levels. This Mode 3 operation allows other data sources, in addition to the NSC810A, to access the peripheral bus.

#### • Handshaking Signals

In the Strobed mode of operation, the lower 3-bits of port C transmit/receive the handshake signals (PC0= $\overline{INTR}$ , PC1=BF, PC2= $\overline{STB}$ ).

INTR (Strobe Mode Interrupt) is an active-low interrupt from the NSC810A to the CPU. In strobed input mode, the CPU reads the valid data at port A to clear the interrupt. In strobed output mode, the CPU clears the interrupt by writing data to port A.

The INTR output can be enabled or disabled, thus giving it the ability to control strobed data transfer. It is enabled or disabled, respectively, by setting or clearing bit 2 of the port C output data latch (STB).

PC2 is always an input during strobed mode of operation, its output data latch is not needed. Therefore, during strobed mode of operation it is internally gated with the interrupt signal to generate the INTR output. Reset clears this bit to zero, so it must be set to one to enable the INTR pin for strobed operation.

Once the strobed mode of operation is programmed, the only way to change the output data latch of PC2 is by using the Bit-Set and Clear registers. The port C byte write command will not alter the output data latch of PC2 during the strobed mode of operation.

- BF (Buffer Full) is a high active output from the NSC810A. For input port bits, it indicates that new data has been received from the peripheral. For output port bits, it indicates that new data is available for the peripheral. Note: In either input or output mode the BF may be cleared by rewriting the MDR.

#### 9.4 TIMERS

The NSC810A has two timers. These are independently programmable, 16-bit binary down-counters. Full count is reached at n + 1, where n is the count loaded into the modulus registers. Timer outputs provide six distinct modes of operation and allow the CPU to check the present count at anytime. Each timer has an independent clock input and output. Start and stop words from the CPU can individually start and stop the timers in any of the modes. A common gate signal can start and stop both timers in three of the six modes. Timer 0 has three possible input clock prescalers  $\div 1$ ,  $\div 2$  and  $\div 64$ . Timer 1 has two possible input clock prescalers  $\div 1$ ,  $\div 2$  and  $\div 2$ .

Primary components of one timer are shown in *Figure 3*. The timer mode register is a read/write register providing

the primary characterization of the timer output. The start/ stop logic and prescaler block divides the clock input by the prescale factor, passing the output (INTCLK) to the binary down-counter. This block also gates the clock input signal (TIN) with the timer gate signal (TG). The timer block loads the modulus from the modulus register and uses (INTCLK) to count to zero. It loads the current count into the read buffer block where the CPU can access it at anytime. This timer block also indicates to the output control logic when the modulus is loaded (or reloaded) and when the count reaches 0. The output control logic block drives the output pins according to the timer mode register and the timer block. The output of the timer block (*Figure 3*) (terminal count) is related to the input TIN by:

terminal count = 
$$\frac{\text{TIN}}{p[2(m + 1)]}$$

where:

TIN = the input frequency

p = the programmed prescale

m = the modulus

This relationship can be seen directly (TOUT) in Mode 5 (square wave) as it is not masked by the subsequent output logic.

#### 9.4.1 Registers

There are five control registers for each timer. These are shown in the second group of Table I. They determine all timer functions and outputs.

#### • Modulus Registers and Read Buffer

There are two modulus registers per timer (low byte, high byte). These are write only registers, and the two 8-bit values loaded by the CPU are combined into a 16-bit modulus for the timer's down counter.

When the CPU reads from the modulus register addresses, it actually accesses the read buffers. These contain the low and high byte of the decremented modulus. This count is constantly updated by the timer block on the falling edge of INTCLK and can be read without stopping the timers (see single/double precision).

#### Timer Mode Register

The timer mode register determines the operating configuration and the active input and output signal levels. Each timer has its own timer mode register, allowing independent operation.

The timer mode register (TMR) may be written or read at any time; however, to assure accurate timing it is important to modify the mode only when the timer is stopped (see Timer Programming). The timer mode is selected from one of six modes by TMR bits 0, 1, and 2 (see Table V). Bits 3 and 4 select the prescale value if the prescaler is to be used. Bits 5, 6 and 7 select the modulus width (8- or 16bits), gate input polarity, and timer output polarity (activehigh or low), respectively. The bit functions of the TMR are illustrated in *Figure 4*.





FIGURE 4. Timer Mode Register

TABLE V. Mode Selection

Bit	2	1	0	-	Timer Function
	0	0	0	-	Timer Stopped and Reset
	0	0	1		Event Counter
	0	1	0	-	Event Timer (Stopwatch)
	0	1	1	-	Event Timer (Resetting)
	1	0	0	-	One Shot
	1	0	1	-	Square Wave
	1	1	0	-	Pulse Generator
	1	1	1	-	Timer Stopped and Reset



TL/C/5517-14

FIGURE 3. Timer Internal Block Diagram (One of Two Timers)

#### — Timer Prescaler

There is a prescale function associated with each timer. It serves as an additional divisor to lengthen the counts for each timer circuit. The value of the divisor is fixed and selectable in each TMR, as shown below.

	Bi	ts			
TMR0	4	3	Prescale		
	0	0	÷1		
	0	1	÷2		
	1	1	÷64		

The  $\div\,64$  is not available on timer 1; TMR1 bit 4 is a ''don't care.''

	Bi	ts	
TMR1	4	3	Prescale
	x	0	÷1
	х	1	÷2

The timer prescale divides the input clock (TIN) and provides the output (INTCLK) to the drive the timer block (*Figure 3*).

#### - Single/Double Precision

Bit 5 of the TMR determines whether a single or double byte can be accurately read from the read buffer. This option does not affect the use of the modulus registers by the timer block (i.e., the modulus used is always a double byte regardless of the precision mode selected).

The read buffer keeps track of the count and is constantly being updated by the timer block. In order to allow the CPU to read the read buffer, the NSC810A must discontinue updates to this buffer during the read. The precision bit determines whether one or two bytes in the read buffer will be frozen during the read process. In double precision mode, the NSC810A freezes high and low bytes in the read buffer for two consecutive read cycles. In the single precision mode, the NSC810A freezes the read buffer for only one read cycle. Read accesses should be done as follows.

When the TMR bit 5 is:

- 0— (double byte) read or write the low byte first, then the high byte to maintain proper read/write communications.
- 1— (single byte) In this mode either the high or low byte of the count can be read at any given instant but not both bytes consecutively. Always write the low byte first, then the high byte to load the modulus.

The following example illustrates this point. If the read buffer had a value of 0200 when the low byte was read and the down-counter decremented to 01FF before the high byte was read, then in the double precision mode the CPU would have read 00 and 02, respectively. In the single precision mode the CPU would have read 00 and 01.

NOTE: In the double precision mode, the high byte should be read immediately after the low byte. Do not access any other registers or unused address locations between the reads.

#### - Gate Input Polarity

In modes 2, 3 and 4, the TG input is the common hardware control for starting and stopping the timers.

The polarity of the gate input may be selected by the contents of bit 6 of the TMR. If bit 6 equals 0, the gate signal will be active-high or positive edge for mode 4; if bit 6 equals 1, the gate polarity will be active-low or negative edge for mode 4. Modes 2 and 3 are level sensitive. Mode 4 is edge sensitive.

#### - Timer Output Polarity

Like the gating function, the polarity of the output signal is programmable via bit 7 of the TMR. A zero will cause an active-low output; a one will generate an active-high output.

The output for T1 is multiplexed with port C, bit 5. (Similarly T1IN is multiplexed with port C, bit 4.) When any timer mode other than 0 or 7 is specified for T1, or when mode 2, mode 3, or mode 4 is specified for T0, the three port C pins, bit 3, bit 4, and bit 5, become TG, T1IN and T1OUT, respectively.

#### • Start and Stop Registers

This is the software start and stop for the timers. There is one start and one stop register for each timer. Writing any data to the start register of a timer starts that timer or transfers start and stop control to TG (in the gated modes 2, 3 and 4). Writing any data to the stop register stops the timer and removes start and stop control from TG (in the gated modes 2, 3 and 4). Restarting the timers causes the modulus to be reloaded for all gated timer modes (2, 3 and 4).

During software restarts of the timers (write to the STOP register and then to the START register) the modulus will be reloaded only if the internal clock signal (INTCLK) is in the high level or makes at least one transition to the high level between the time that the STOP and START registers are written. If INTCLK doesn't meet one of these criteria then the modulus will not be reloaded and the timer will continue to count down from where it was stopped.*

Since it is difficult, if not impossible, to know the level of INTCLK in non-gated modes the recommended practice for restart operation is to reload the modulus after stopping the timer using the 4 step programming procedure in the Timer Programming section of this datasheet. In gated modes INTCLK always stops high.

*NOTE: INTCLK is coupled via the prescaler to TIN and reacts to the TIN clock input regardless of whether the timer is started or stopped.

#### - Start/Stop Timing

*Figure 5* shows the relationships between the  $\overline{\text{WR}}$  signal (start register), TIN and INTCLK for both the non-gated and gated modes. The TG signal is only sampled during the positive half of the TIN cycle. This means that when the gated modes are used the internal clock (INTCLK) is never stopped in the low state. Hence, when TG goes active high INTCLK is restarted on the next high-to-low transition of TIN. When TG goes inactive low INTCLK will stop as soon as TIN is high.


#### 9.4.2 Timer Pins

#### TIN, TOUT, and TG

Timer 0 has dedicated pins for its clock, T0IN, and its output, T0OUT. Timer 1 must borrow its input and output pins from port C. This is accomplished by writing to the TMR for timer 1. If mode 1, 2, 3, 4, 5 or 6 is specified in TMR1, the pins from port C (PC3, PC4 and PC5) are automatically made available to the timer(s) for gating (TG), T1IN and T10UT, respectively. These pins are also taken from port C any time timer 0 is in mode 2, 3, 4, so that it has a TG pin. In order to change pins PC3, PC4 and PC5 back to their original configuration as Basic I/O, the timer mode registers must be reset by selecting mode 0 or 7.

TG (PC3), the timer gate, is used for hardware control to start/stop (or trigger) the timers. The timer gate may be used individually by either timer or simultaneously by both timers.


For modes 2 and 3, the timer starts on the gate-active transition assuming the start address was previously written. If



A018D2N

2-17

N



ĝ	0.0	Fui	nct	ion	al	De	sci	ription (	Continued)									
								TABLE	VI. Timer Pi	rogramming Selection	n Example							
	Mode Register Bit (TMR)			Timer Timer Output Gate Polarity Polarity		Mode Description Single/Double	Prescale	Timing	Port C DDR									
7	6	5	4	3	2	1	0	Active L/H	Active L/H	Precision S/D	Value	Mode		5	4321	U		
Т	MER	0																
х	x	х	x	x	0	0	0	x	x	x	x	0	x	x	х	х	х	х
0	x	0	0	0	0	0	1	L L	x	D	÷1	1	x	х	х	х	х	х
1	x	0	1	1	1	1	0	н	x	D	÷64	6	x	х	х	х	х	х
1	0	0	0	1	1	0	0	н	н	D	÷2	4	1	0	0	х	х	х
0	1	1	0	0	0	1	0	L	L	S	÷1	2	1	0	0	x	х	х
TI	MER	1							•									
x	x	x	x	x	1	1	1	x	x	x	x	7	x	x	х	х	х	х
0	х	0	х	0	0	0	1	L	x	D	÷1	1	1	0	0	х	х	х
1	0	1	х	1	1	0	1	н	н	S	÷2	5	1	0	0	х	х	х
0	1	0	х	0	0	1	1	L	L	D	÷1	3	1	0	0	х	х	х

the timer gate makes an active transition prior to a write to the start register's address, the trailing edge of the  $\overline{WR}$  strobe starts the timer. However, for mode 4 the timer always waits for an active gate edge following a write to the start address before it begins counting.

The DDR for port C must be programmed with the correct I/O direction for TG, T1IN and T1OUT of timer 1. See Table VI for programming examples.

#### 9.4.3 Timer Modes

The low-order three bits (bits 0, 1, 2) of the timer mode registers (TMR) define the mode of operation for the timers. Each TMR may be written to, or read from, at any time. However, to ensure accurate timing, it is important to modify the mode of the timer only when the timer is stopped. Inputs of 000 or 111 define a NOP (no operation) mode. In either of these modes (0 or 7) the timer is stopped, INTCLK is high, and the output is inactive. Inputs of 001 through 110 will select one of six distinct timer functions.

In the explanations that follow, assume that the modulus register for the timer was loaded with the appropriate value (0004) by writing to the low and high bytes of each timer modulus register. Assume also, that the prescale is  $\div 1$ .

#### • Event Counter (mode 1 TMR bits = 001)

In this non-gated mode the count is decremented for each clock period (INTCLK) input to the timer block (see *Figure 6a*). When the count reaches zero, the output goes valid and remains valid, until the read buffer is read by the CPU or the timer stop register is written.

At the terminal count (0) the modulus is reloaded into the timer block and the count continues even when the output is valid. This mode can be used to cause periodic interrupts to the CPU.

#### • Accumulative Timer (mode 2, TMR bits = 010)

In this gated mode, the counter will decrement only when the gate input is active (see *Figure 6b*). If the gate becomes inactive, the counter will hold at its present value and continue to decrement when the gate again becomes active. When the count decrements to zero, the output becomes valid and remains valid until the count is read by the CPU or the timer is stopped.

At the terminal count the timer is reloaded and the count continues as long as the gate is active.


This mode can be used to time processor independent events and to interrupt the CPU when they occur. The prescale and modulus need to be longer than the expected event duration and the gate should go inactive at the event, to preserve the read buffer count for the CPU.

#### • Restartable Timer (mode 3, TMR bits = 011)

In this gated mode, the counter will decrement only when the gate input is active. If the gate becomes inactive, the counter will reload the modulus and hold this value until the gate again becomes active (see *Figure 6c*). If the timer is read when the gate is inactive, you will always read the value the timer has counted down to, not the value the timer has been reloaded with.

At terminal count the output becomes valid and the timer is reloaded. The timer will continue to run as normal, the only difference is the output is valid. The output remains valid until the count is read by the CPU or the timer stop register is written.

NOTE: The gate inactive time must be longer than the high time of the internal clock (INTCLK) on the chip. Therefore, with ÷64 prescale selected the gate inactive time must be 33 input clocks or greater.



2-20

#### • One Shot Mode (mode 4, TMR bits = 100)

In this gated mode, the timer holds the modulus count until the active gate edge (see *Figure 6d*). The output immediately becomes valid and remains valid as the counter decrements. The gating signal may go inactive without affecting the count. If TG (the gate) becomes inactive and returns active prior to the terminal count, the modulus will be reloaded, retriggering the one shot period. When the timer reaches the terminal count, the output becomes inactive (see NOTE). The gate, in this mode, is edge sensitive; the active edge is defined by the TMR.

NOTE: The one shot cannot be retriggered during its last internal count (INTCLK) regardless of prescaler selected. Therefore, using the divide by 1 prescaler, it cannot be retriggered during the last clock (TIN), using the divide by 2 prescaler during the last two clocks (TIN) and using the divide by 64 prescaler during the last 64 clocks (TIN).

#### • Square Wave Mode (mode 5, TMR bits = 101)

In this non-gated mode, the output will go active as soon as the timer is started. The counter decrements for each clock period (INTCLK) and complements its output when zero is reached (see *Figure 6e*). The modulus is then reloaded and counting continues. Assuming a regular clock input, the output will then be a square wave with a period equal to twice the prescale value times the value loaded into the modulus +1 (see equation Timer section intro.). Therefore, varying the modulus will vary the period of the square wave.

#### • Pulse Generator (mode 6, TMR bits = 110)

In this non-gated mode, the counter decrements for each period of INTCLK (see *Figure 6f*). When the terminal count is reached the output becomes valid for  $1/_2$  of the TIN clock width for a prescale of  $\div$  1, for one full TIN clock width for a prescale of  $\div$  2 and for 32 TIN clock widths for a prescale of  $\div$  64. The modulus is then reloaded and the sequence is repeated. Varying the prescale and modulus varies the frequency of the pulse.

#### 9.4.4 Timer Programming

The following is the proper sequence to program the timer and should always be used:

1. Write timer mode register selecting mode 0 or 7. This stops the timer, resets the prescaler, and sets internal clock high.

- 2. Write timer mode register again, this time loading it for your requirements.
- 3. Write the modulus values, low byte first, high byte second.
- 4. Start the timers.

The timer read buffer is only updated when the internal timer clock (INTCLK) makes a negative-going transition. Therefore, enough input clock cycles (TIN) must occur to cause a transition of INTCLK given the programmed pre-scaler. After the first transition, the new modulus will be loaded into the read buffer and it can then be read by the CPU.

To guarantee the integrity of the data during a read operation, updates to the timer read buffer are blocked out. If an update is blocked out due to a read, the read buffer will not be updated until the next active transition of INTCLK. Thus, it would appear as if a count was skipped between reads. For example, if the output latches were FF when a block out (read) occurred, the next update could occur at FD, thereby giving an appearance that the count FE was skipped. In actuality the correct number of clocks has occurred for the read buffer to hold FD.

Writing the modulus value when the timer is running does not update the timer immediately. The new value written will get into the timer when the timer reaches its terminal count and reloads its value. If the timer is stopped and a modulus is written the new modulus value will get into the timer when the internal clock is high during the modulus write or on the next low to high internal clock transition. The next time the timer reaches its terminal count it will load the new modulus into the timer. One way to guarantee the new modulus will get into the timer is to follow steps 1 through 4. Although this procedure guarantees that the data will get into the timeer you will not be able to read it back until you get a negative-going transition on the internal clock.

Rewriting modulus does not reset the prescaler. The only way to reset the prescaler is to write the mode register and have the internal clock signal be high for some period between the write of the mode register and the start of the timer. Once again, steps 1 through 4 will reset the prescaler.

# 10.0 NSC810A/883 MIL-STD-883 Class B Screening


National Semiconductor offers the NSC810AD and NSC810AE with full class B screening per MIL-STD-883 for Military/Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RETS810AX, which tests or guarantees all of the electrical performance characteristics of the NSC810A data sheet. A copy of the current revision of RETS810AX is available upon request. The following table is the MIL-STD-883 flow as of the date of publication.

Test	MIL-STD-883 Method/Condition	Requirement
Internal Visual	2010 B	100%
Stabilization Bake	1008 C 24 Hrs. @ +150°C	100%
Temperature Cycling	1010 C 10 Cycles -65°C/ +150°C	100%
Constant Acceleration	2001 E 30,000 G's, Y1 Axis	100%
Fine Leak	1014 A or B	100%
Gross Leak	1014 C	100%
Burn-In	1015 160 Hrs. @ + 125°C (using	100%
	burn-in circuits shown below)	
Final Electrical	+ 25°C DC per RETS810AX	100%
PDA	5% Max	
	+ 125°C AC and DC per RETS810AX	100%
	-55°C AC and DC per RETS810AX	100%
	+ 25°C AC per RETS810AX	100%
QA Acceptance	5005	Sample per
Quality Conformance	5056	Method 5005
External Visual	2009	100%

# 11.0 Burn-In Circuit

#### 5242HR NSC810AD/883B (Dual-In-Line)



27

26

25

24

23

22

21

TL/C/5517-23

14

15

16

17


18

19

20

# 12.0 Timing Diagram

#### Input Clocks



TL/C/5517-24

Note 1: All resistors  $\pm$  5%, 1/4 watt unless otherwise designated, 125°C operating life circuit.


Note 2: E package burn-in circuit 5244HR is functionally identical to the D package.

Note 3: All resistors 2.7 k $\Omega$  unless marked otherwise.

Note 4: All clocks 0V to 4.5V.

Note 5: Device to be cooled down under power after burn-in.

**NSC810A** 



Note 1: Do not specify a temperature option; all parts are screened to military temperature.

# **14.0 Reliability Information**

Gate Count4000Transistor Count14,000

**NSC810A** 

National Semiconductor Corporation

# NSC831 Parallel I/O

# **General Description**

The NSC831 is an I/O device which is fabricated using microCMOS silicon gate technology, functioning as an input/output peripheral interface device. It consists of 20 programmable input/output bits arranged as three separate ports, with each bit individually definable as an input or output. The port bits can be set or cleared individually and can be written to or read from in bytes. Several types of strobed mode operations are available through Port A.


For military applications the NSC831 is available with class B screening in accordance with methods 5004 of MIL-STD-883.

# Features

- Three programmable I/O ports
- Single 5V Power Supply
- Very low power consumption
- Fully static operation
- Single-instruction I/O bit operations
- Directly compatible with NSC800 family

microCMOS

Strobed modes available on Port A



# **Microcomputer Family Block Diagram**

# **Table of Contents**

# **1.0 ABSOLUTE MAXIMUM RATINGS**

# 2.0 OPERATING RANGE

3.0 DC ELECTRICAL CHARACTERISTICS

4.0 AC ELECTRICAL CHARACTERISTICS

# **5.0 TIMING WAVEFORMS**

# 6.0 PIN DESCRIPTIONS

6.1 Input Signals6.2 Input/Output Signals

7.0 CONNECTION DIAGRAMS

# **8.0 FUNCTIONAL DESCRIPTION**

- 8.1 Block Diagram
- 8.2 I/O Ports
- 8.3 Registers
- 8.4 Modes
- 9.0 NSC831/NSC883B MIL-STD-883/CLASS B SCREENING
- 10.0 BURN-IN CIRCUIT
- 11.0 TIMING DIAGRAM
- **12.0 ORDERING INFORMATION**
- **13.0 RELIABILITY INFORMATION**

# 1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Voltage at Any Pin With	
Respect to Ground	-0.3V to V _{CC} $+$ 0.3V
V _{CC}	7V
Lead Temp. (Soldering, 10 seconds)	300°C
Power Dissipation	1W

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.


# 2.0 Operating Range $v_{CC} = 5V \pm 10\%$

 $\begin{array}{rrrr} \text{NSC831-1:} & 0^\circ\text{C} \ \text{to} \ +70^\circ\text{C} \\ -40^\circ\text{C} \ \text{to} \ +85^\circ\text{C} \\ \text{NSC831-3:} \ -40^\circ\text{C} \ \text{to} \ +85^\circ\text{C} \\ -55^\circ\text{C} \ \text{to} \ +125^\circ\text{C} \\ \text{NSC831-4:} & 0^\circ\text{C} \ \text{to} \ +70^\circ\text{C} \\ -40^\circ\text{C} \ \text{to} \ +85^\circ\text{C} \\ -55^\circ\text{C} \ \text{to} \ +125^\circ\text{C} \\ \end{array}$ 

# 3.0 DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ , GND = 0V, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
VIH	Logical 1 Input Voltage		0.8 V _{CC}		V _{CC}	v
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	v
		$I_{OH} = -1.0 \text{ mA}$	2.4			v
V _{OH}	Logical 1 Output Voltage	$I_{OUT} = -10  \mu A$	4.0V			V
		$I_{OL} = 2 \text{ mA}$	0		0.4	V
V _{OL}	Logical 0 Output Voltage	I _{OUT} = 10 μA	0		0.1	V
կլ	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μΑ
IOL	Output Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μΑ
lcc	Active Supply Current	$I_{OUT} = 0$ , $t_{WCY} = 750$ ns		15	20	mA
lq	Quiescent Current	$\begin{array}{l} \text{RESET}=0,  \overline{\text{RD}}=1,  \text{WR}=1, \\ \text{ALE}=X,  \text{V}_{\text{IN}}=0,  \text{or}  \text{V}_{\text{IN}}=\text{V}_{\text{CC}} \\ \text{No Input Switching, } T_{\text{A}}=25^{\circ}\text{C} \end{array}$		10	100	μΑ
CIN	Input Capacitance			4	7	pF
C _{OUT}	Output Capacitance			6	10	pF
V _{CC}	Power Supply Voltage	(Note 1)	2.4	5	6	V

Note 1: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than 5V ± 10% is guaranteed by design, not tested.



TL/C/5594-2


*When NSC831 is used with NSC800

<b>A</b>	Demonster	Test	NSC831-1		NSC831-3		NSC831-4			
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Units	
t _{ACC}	Access Time from ALE	$C_L = 150  pF$		1000		400		250	ns	
t _{AH}	AD0–AD7, CE, IO/ $\overline{M}$ Hold Time		100		60		30		ns	
t _{ALE}	ALE Strobe Width (High)		200		130		75		ns	
t _{ARW}	ALE to $\overline{RD}$ or $\overline{WR}$ Strobe		150		120		75		ns	
t _{AS}	AD0-AD7, CE, IO/M Setup Time		100		45		40		ns	
t _{DH}	Data Hold Time		150		90		40		ns	
t _{DO}	Port Data Output Valid			350		320		300	ns	
t _{DS}	Data Setup Time		100		80		50		ns	
t _{PE}	Peripheral Bus Enable			320		200		200	ns	
t _{PH}	Peripheral Data Hold Time		150		125		100		ns	
t _{PS}	Peripheral Data Setup Time		100		75		50		ns	
t _{PZ}	Peripheral Bus Disable (TRI-STATE®)			150		150		150	ns	
t _{RB}	RD to BF Output			300		300		300	ns	
t _{RD}	Read Strobe Width		400		320		220		ns	
t _{RDD}	Data Bus Disable		0	100	0	75	0	75	ns	
t _{RI}	RD to INTR Output			320		300		300	ns	
t _{RWA}	RD or WR to Next ALE		125		100		45		ns	
t _{SB}	STB to BF Valid			300		300		300	ns	
t _{SH}	Peripheral Data Hold With Respect to $\overline{\text{STB}}$		150		125		100		ns	
t _{SI}	STB to INTR Output			300		300		300	ns	
t _{SS}	Peripheral Data Setup With Respect to STB		100		75		50		ns	
t _{SW}	STB Width		400		320		220		ns	
t _{WB}	WR to BF Output			340		300		300	ns	
t _{WI}	WR to INTR Output			320		300		300	ns	
t _{WR}	WR Strobe Width		400		320		220		ns	
twcy	Width of Machine Cycle		3000		1200		750		ns	

Note: Test conditions:  $t_{WCY}$  = 3000 ns for NSC831-1, 1200 ns for NSC831-3, 750 ns for NSC831-4

# AC TESTING INPUT/OUTPUT WAVEFORM

# AC TESTING LOAD CIRCUIT






TL/C/5594-4

100 pF

NSC831


# 5.0 Timing Waveforms

**NSC831** 




Note: Diagonal lines indicate interval of invalid data.

TL/C/5594-5



Note: Diagonal lines indicate interval of invalid data.



# 6.0 Pin Descriptions

The following describes the function of all NSC831 input/ output pins. Some of these descriptions reference internal circuits.

# 6.1 INPUT SIGNALS

Master Reset (RESET): An active-high input on the RESET pin initializes the chip causing the three I/O ports (A, B and C) to revert to the input mode. The three ports, the three data direction registers and the mode definition register are reset to low (0).

**Chip Enable** ( $\overline{CE_0}$ ,  $\overline{CE_1}$ ): The CE inputs must be active at the falling edge of ALE. At ALE time, the CE inputs are latched to provide access to the NSC831.

**Read (RD):** when the RD input is an active low, data is read from the AD0-AD7 bus.

**Write** ( $\overline{WR}$ ): When the CE inputs are active an active low  $\overline{WR}$  input causes the selected output port to be written with the data from the AD0-AD7 bus.

Address Latch Enable (ALE): The trailing edge (high to low transition) of the ALE input signal latches the address/ data present on the AD0-AD7 bus, plus the input control signals on  $\overline{CE_0}$  and  $\overline{CE_1}$ .

Power (V_{CC}): 5V power supply.


Ground (V_{SS}): Ground reference.

#### 6.2 INPUT/OUTPUT SIGNALS

Bidirectional Address/Data Bus AD0-AD7: The lower 8 bits of the I/O address are applied to these pins, and latched by the trailing edge of ALE. During read operations, 8 bits are present on these pins, and are read when  $\overline{RD}$  is low. During an I/O write cycle, Port A, B, or C is written with the data present on this bus at the trailing edge of the  $\overline{WR}$  strobe.

Ports A, B, C (PA0-PA7, PB0-PB7, PC0-PC3): These are general purpose I/O pins. Their input/output direction is determined by the contents of the Data Direction Register (DDRs).

# 7.0 Connection Diagrams




TL/C/5594-9

#### Top View

*Tie pins 2, 3, and 4 to either  $V_{CC}$  or  $V_{SS}$ .

#### Order Number NSC831D or N See NS Package Number D40C or N40A

#### Leadless Chip Carrier



NC = NO CONNECT

TL/C/5594-10

Top View

Order Number NSC831E See NS Package Number E44A

# **8.0 Functional Description**

**Refer to** *Figure 1* for a detailed block diagram of the NSC831, while reading the following paragraphs.

Input/Output (I/O): The I/O of the NSC831 contains three sets called Ports. There are two ports (A and B) which contain 8 bits each and one port (Port C) which has 4 bits. Any bit or combination of bits in a port may be addressed with Set or Clear commands. A port can also be addressed as an

# 8.1 BLOCK DIAGRAM

(6) CSO (8) MDR CS1 (10) ŴŔ CONTROL (9) ŔD LOGIC (7) 10/M HANDSHAKE (11) ALE LOGIC (5) RESET (1, 33-39) PORT A PAQ-PA7 DDR A (2-4) (21-28) ADDRESS PORT B A8-A10 BUFFERS PBO-PB7 DDR R ADDRESS/ (12-19) (29-32) ΠΔΤΔ ADO-AD7 BUFFERS PORT C AND PCO-PC3 LATCHES DDR HANDSHAKE С INTERNAL (40) ΠΑΤΔ Vcc BUS (20) GND

TL/C/5594-11

2

Note: Applicable pinout for 40 pin dual-in-line package within parentheses.

**FIGURE 1** 

**NSC831** 

8-bit word (4 bits for Port C). When reading Port C, bits 4-7

will be read as ones. All ports share common functions of Read. Write. Bit-Set and Bit-Clear. Additionally. Port A is

programmable for strobed (handshake mode input or out-

put. Port C has a programmable second function for each

bit associated with strobed modes. Table I defines the ad-

dress location of the ports and control registers.

# 8.0 Functional Description (Continued)

# 8.2 I/O PORTS

There are three I/O ports (labeled A, B and C) on the NSC831. Ports A and B are 8-bits wide; port C is 4-bits wide. These ports transfer data between the CPU bus and the peripheral bus and vice versa. The way in which these transfers are handled depends upon the currently programmed operating mode.

The NSC831 can be programmed to operate in four different modes. One of these modes (Basic I/O) allows direct transfer of I/O data without any handshaking between the NSC831 and the peripheral. The other three modes (Strobed I/O) provide for timed transfers of I/O data with handshaking between the NSC831 and the peripheral.

Determination of the NSC831 port's mode, data direction and data is done by five registers which are under program control. The Mode Definition Register determines in which of the four I/O modes the chip will operate. Another register (Data Direction Register) establishes the data direction for each bit in that port. The Data Register holds data to be transferred or that which was received. The final two registers per port allow individual data register bits to be cleared (Bit-Clear Register) or data register bits to be set (Bit-Set Register).

Operation during Strobed I/O utilizes two of the port C pins for handshaking and one port C pin to interrupt the CPU.

#### 8.3 REGISTERS

As indicated in the overview, programmable registers control the flow of data through the ports. Table I shows the registers of the NSC831. All registers affecting I/O transfers are in the first grouping of this table.

#### Mode Definition Register (MDR)

The MDR determines the operating mode for port A and whether or not the lower 3-bits of port C will be used for handshaking (Strobed I/O). Port B always transfers data via the Basic I/O mode, regardless of how the MDR is programmed.

The four modes are as follows:

Mode 0—Basic I/O (Input or Output)

Mode 1-Strobed Mode Input

Mode 2—Strobed Mode Output (Active Peripheral Bus) Mode 3—Strobed Mode Output (TRI-STATE Peripheral Bus) The address assignment of the MDR is xxx00111 as shown in Table I. The upper 3 "don't care" bits are determined by the users decode logic (chip enable address). Table II specifies the data that must be loaded into the MDR to select the mode.

#### • Data Direction Registers (DDR)

Each port has a DDR that determines whether an individual port bit will be an input or an output. If DDR for the port bit is set to a 1, then that port bit is an output. If its DDR is reset to a 0, then it is an input. The DDR bits cannot be individually written to; the entire DDR register is affected by a write to the DDR. Thus, all data bits written must be consistent for all desired port bit directions.

TAI	BLE	I. I/O	and	Timer	Address	Designations
-----	-----	--------	-----	-------	---------	--------------

8	3-B	it A		res ts	s F	iele	ł	Designation	R (Read)
7	6	5	4	3	2	1	0	I/O Port, Timer, etc.	W (Write)
х	х	х	х	0	0	0	0	Port A (Data)	R/W
х	х	х	х	0	0	0	1	Port B (Data)	R/W
х	х	х	х	0	0	1	0	Port C (Data)	R/W
х	X	х	х	0	0	1	1	Not Used	**
х	х	х	х	0	1	0	0	DDR - Port A	W
х	x	х	х	0	1	0	1	DDR - Port B	w
х	х	х	x	0	1	1	0	DDR - Port C	w
х	х	х	х	0	1	1	.1	Mode Definition Reg.	w
х	x	х	х	1	0	0	0	Port A - Bit-Clear	W
х	х	х	х	1	0	0	1	Port B - Bit-Clear	w
х	х	х	х	<u>,</u> 1	0	1	0	Port C - Bit-Clear	w
х	X	х	х	1	0	1	1	Not Used	**
х	x	х	х	1	1	0	0	Port A - Bit-Set	W
х	х	х	х	1	1	0	1	Port B - Bit-Set	w
х	X	х	х	1	1	1	0	Port C - Bit-Set	w
х	x	х	х	1	1	1	. 1	Not Used	**

x = don't care

LB = low-order byte

HB = high-order byte

* A write accesses the modulus register, a read the read buffer.

** A read from an unused location reads invalid data, a write does not affect any operation of NSC831.

#### **TABLE II. Mode Definition Register Bit Assignments**

Mode				8	lit			
wode	7	6	5	4	3	2	1	0
0	x	х	х	x	X	x	x	0
1	×	х	x	x	x	x	0	1
2	x	х	x	x	x	0	1	1
3	x	х	х	x	x	1	1	1

# 8.0 Functional Description (Continued)

Any write or read to the port bits contradicting the direction established by the DDR will not affect the port bits output or input. However, a write to a port bit, defined as an input, will modify the output latch and a read to a port bit, defined as an output, will read this output latch. See *Figure 2*.

#### Data Registers

These registers contain the actual data being transferred between the CPU and the peripheral. In Basic I/O, data presented by the peripheral (read cycle) will be latched on the falling edge of  $\overline{\text{RD}}$ . Data presented by the CPU (write cycle) will be valid after the rising edge of  $\overline{\text{WR}}$  (see AC characteristics for exact timing).

During Strobed I/O, data presented by the peripheral must be valid on the rising edge of  $\overline{\text{STB}}$ . Data received by the peripheral will be valid on the rising edge of  $\overline{\text{STB}}$ . Data latched by the port on the rising edge of  $\overline{\text{STB}}$  will be preserved until the next CPU read or  $\overline{\text{STB}}$  signal.

#### • Bit Set-Clear Registers

The I/O features of the RAM-I/O-timer allow modification of a single bit or several bits of a port with the Bit-Set and Bit-Clear commands. The address selected indicates whether a Bit-Set or Clear will take place. The incoming data on the address/data bus is latched at the trailing edge of the  $\overline{WR}$  strobe and is treated as a mask. All bits containing 1s will cause the indicated operation to be performed on the corresponding port bit. All bits of the mask with 0s cause the corresponding port bits to remain unchanged. Three sample operations are shown in Table III using port B as an example.

TABLE III.	Bit-Set and	Clear	Examples
------------	-------------	-------	----------

Operation Port B	Set B7	Clear B2 and B0	Set B4, B3 and B1	
Address	xxx01101	xxx01001	xxx01101	
Data	10000000	00000101	00011010	
Port Pins Prior State Next State	00001111 10001111	10001111 10001010	10001010 10011010	


#### 8.4 MODES

Two data transfer modes are implemented: Basic I/O and Strobed I/O. Strobed I/O can be further subdivided into three categories: Strobed Input, Strobed Output (active peripheral bus) and Strobed Output (TRI-STATE peripheral bus). The following descriptions detail the functions of these categories.

# Basic I/O

Basic I/O mode uses the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  CPU bus signals to latch data at the peripheral bus. This mode is the permanent mode of operation for ports B and C. Port A is in this mode if the MDR is set to mode 0. Read and write byte operations and bit operations can be done in Basic I/O. Timing for these modes is shown in the AC Characteristics Table and described with the data register definitions.

When the NSC831 is reset, all registers are cleared to zero. This results in the basic mode of operation being selected, all port bits are made inputs and the output latch for each port bit is cleared to zero. The NSC831, at this point, can read data from any peripheral port without further set-up. If outputs are desired, the CPU merely has to program the appropriate DDR and then send data to the data ports.



TL/C/5594-12

# **NSC831**

# 8.0 Functional Description (Continued)

# Strobed I/O

Strobed I/O Mode uses the <u>STB</u>, BF and <u>INTR</u> signals to latch the data and indicate that new data is available for transfer. Port A is used for the transfer of data when in any of the Strobed modes. Port B can still be used for Basic I/O and the lower 3-bits of port C are now the three handshake signals for Strobed I/O. Timing for this mode is shown in the AC Characteristic Tables.

Initializing the NSC831 for Strobed I/O Mode is done by loading the data shown in Table IV into the specified register. The registers should be loaded in the order (left to right) that they appear in Table IV.

Mode	MDR	DDR Port A	DDR Port C	Port C Output Latch	
Basic I/O	xxxxxxx0	Port bit directions are determined by the bits of each port's DDR			
Strobed Input	xxxxxx01	00000000	xxx011	xxx1xx	
Strobed Output (Active)	xxxxx011	11111111	xxx011	xxx1xx	
Strobed Output (TRI-STATE)	xxxxx111	11111111	xxx011	xxx1xx	

# • Strobed Input (Mode 1)

During strobed input operations, an external device can load data into port A with the STB signal. Data is input to the PA0-7 input latches on the leading (negative) edge of STB,

# Example Mode 1 (Strobed Input):

causing BF to go high (true). On the trailing (positive) edge of STB the data is latched and the interrupt signal,  $\overline{INTR}$ , becomes valid indicating to the CPU that new data is available.  $\overline{INTR}$  becomes valid only if the interrupt is enabled, that is the output data latch for PC2 is set to 1.

When the CPU reads port A, address x'00, the trailing edge of the  $\overline{\text{RD}}$  strobe causes BF and  $\overline{\text{INTR}}$  to become inactive, indicating that the strobed input cycle has been completed.

# • Strobed Output—Active (Mode 2)

During strobed output operations, an external device can read data from port A using the  $\overline{STB}$  signal. Data is initially loaded into port A by the CPU writing to I/O address x'00. On the trailing edge of WR, INTR is set inactive and BF becomes valid indicating new data is available for the external device. When the external device is ready to accept the data in port A it pulses the  $\overline{STB}$  signal. The rising edge of  $\overline{STB}$  resets BF and activates the  $\overline{INTR}$  signal. INTR becomes valid only if the interrupt is enabled, that is the output latch for PC2 is set to 1. INTR in this mode indicates a condition that requires CPU intervention (the output of the next byte of data).

#### • Strobed Output—TRI-STATE (Mode 3)

The Strobed Output TRI-STATE Mode and the Strobed Output active (peripheral) bus mode function in a similar manner with one exception. The exception is that the data signals on PA0-7 assume the high impedance state at all times except when accessed by the STB signal. Thus, in addition to its timing function, STB enables port A outputs to active logic levels. This Mode 3 operation allows other data sources, in addition to the NSC831, to access the peripheral bus. Strobed Mode 3 is identical to Strobed Mode 2, except as indicated above.

Action Taken	INTR	BF	Results of Action
INITIALIZATION			
Reset NSC831	Ĥ	L	Basic input mode all ports.
Load 01'H into MDR	н	L	Strobed input mode entered; no byte loads to port C after this step; bit-set and clear commands to INTR and BF no longer work.
Load 00'H into DDR A	Н	L	Sets data direction register for port A to input; data from port A peripheral bus is available to the CPU if the STB signal is used, other handshake signals aren't initialized, yet.
Load 03'H into DDR C	H	L	Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers.
Load 04'H into Port C Bit-Set Register	Н	L	Sets output latch (PC2) to enable INTR; INTR will latch active whenever STB goes low; INTR can be disabled by a bit-clear to PC2.*
OPERATION	an an t		
STB pulses low	L	H	Data on peripheral bus is latched into port A; INTR is cleared by a CPU read of port A or a bit-clear of STB.
CPU reads Port A	H ² ,		CPU gets data from port A; INTR is cleared; peripheral is signalled to send next byte via an inactive BF signal. Repeat last two steps until EOT at which time CPU sends bit-clear to the
			output latch (PC2).

*Port C can be read by the CPU at anytime, allowing polled operation instead of interrupt driven operation.

VSC831

# 8.0 Functional Description (Continued)

Example Mode 2 (Strobed Output-active peripheral bus):

Action Taken	INTR	BF	Results of Action
INITIALIZE			
Reset NSC831	н	L	Basic input mode all ports.
Load 03'H into MDR	н	L	Strobed output mode entered; no byte loads to port C after this step; bit-set and clear commands to INTR and BF no longer work.
Load FF'H into DDR A	н	L	Sets data direction register for port A to output; data from port A is available to the peripheral if the STB signal is used other handshake signals aren't initialized, yet.
Load 03'H into DDR C	н	L	Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers
Load 04'H into Port C Bit-Set Register	L	L	Sets output latch (PC2) to enable INTR; active INTR indicates that CPU should send data; INTR becomes inactive whenever the CPU loads port A; INTR can be disabled by a bit-clear to STB.*
OPERATION			
CPU writes to Port A	н	н	Data on CPU bus is latched into port A; INTR is set by the CPU write to port A; active BF
STB pulses low	L	L	indicates to peripheral that data is valid; Peripheral gets data from port A; INTR is reset active; The active INTR signals the CPU to send the next byte. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2).

*Port C can be read by the CPU at any time, allowing polled operation instead of interrupt driven operation.

### • Handshaking Signals

In the Strobed mode of operation, the lower 3-bits of port C transmit/receive the handshake signals ( $PC0 = \overline{INTR}$ , PC1 = BF,  $PC2 = \overline{STB}$ ).

INTR (Strobe Mode Interrupt) is an active-low interrupt from the NSC831 to the CPU. In strobed input mode, the CPU reads the valid data at port A to clear the interrupt. In strobed output mode, the CPU clears the interrupt by writing data to port A.

The INTR output can be enabled or disabled, thus giving it the ability to control strobed data transfer. It is enabled or disabled, respectively, by setting or clearing bit 2 of the port C output data latch (STB).

PC2 is always an input during strobed mode of operation, its output data latch is not needed. Therefore, during strobed mode of operation it is internally gated with the interrupt signal to generate the INTR output. Reset clears this bit to zero, so it must be set to one to enable the INTR pin for strobed operation. Once the strobed mode of operation is programmed, the only way to change the output data latch of PC2 is by using the Bit-Set and Clear registers. The port C byte write command will not alter the output data latch of PC2 during the strobed mode of operation.

- STB(Strobe) is an active low input from the peripheral device, signalling a data transfer. The NSC831 latches data on the rising edge of STB if the port bit is an input and the peripheral should latch data on the rising edge of STB if the port bit is an output.
- BF (Buffer Full) is a high active output from the NSC831. For input port bits, it indicates that new data has been received from the peripheral. For output port bits, it indicates that new data is available for the peripheral.
- Note: In either input or output mode the BF may be cleared by rewriting the MDR.


# 9.0 NSC831/883B MIL-STD-883 Class B Screening

National Semiconductor offers the NSC831D and NSC831E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices. Electrical testing is performed in accordance with RETS831X, which tests or guarantees all of the electrical performance characteristics of the NSC831 data sheet. A copy of the current revision of RETS831X is available upon request. The following table is the MIL-STD-883 flow as of the date of publication.


100% Screening	g Flow
----------------	--------

Test	MIL-STD-883 Method/Condition	Requirement
Internal Visual	2010 B	100%
Stabilization Bake	1008C 24 Hrs. @ +150°C	100%
Temperature Cycling	1010C 10 Cycles -65°C/ +150°C	100%
Constant Acceleration	2001E 30,000 Gs, Y1 Axis	100%
Fine Leak	1014 A or B	100%
Gross Leak	1014C	100%
Burn-In	1015 160 Hrs. @ + 125°C (using	100%
	burn-in circuits shown below)	
Final Electrical	+ 25°C DC per RETS831X	100%
PDA	5% Max	
	+ 125°C AC and DC per RETS831X	100%
	-55°C AC and DC per RETS831X	100%
	+ 25°C AC per RETS831X	100%
QA Acceptance	5005	Sample per
Quality Conformance		Method 5005
External Visual	2009	100%

# 10.0 Burn-In Circuit



# 11.0 Timing Diagram



Note 1: All resistors  $\pm5\%,\,1\!\!/_4$  watt unless otherwise designated, 125°C operating life circuit.


Note 2: E package burn-in circuit 5244HR is functionally identical to the D package.

Note 3: All resistors 2.7 k $\Omega$  unless marked otherwise.

Note 4: All clocks 0V to 4.5V.

Note 5: Device to be cooled down under power after burn-in.





TL/C/5594-15

Note 1: Do not specify a temperature option: all parts are screened to military temperature.

# 13.0 Reliability Information (NSC831)

Gate Count 1900 Transistor Count 7400



National Semiconductor Corporation

# NSC858 Universal Asynchronous Receiver/Transmitter

# **General Description**

The NSC858 is a CMOS programmable Universal Asynchronous Receiver/Transmitter (UART). It has an on chip programmable baud rate generator. The UART, which is fabricated using microCMOS silicon gate technology, functions as a serial receiver/transmitter interface for your microcomputer system.

The transmitter converts parallel data from the CPU to serial form and shifts it out in the standard asynchronous communication data format. Appropriate start, parity, and stop bits are added to the outgoing serial stream. Incoming serial data is converted to parallel form by the receiver. The receiver checks incoming data for errors (parity, overrun, framing or break interrupt) and then converts it from serial to parallel for the CPU. Five pins on the chip are available for modem control functions or general purpose I/O.


The NSC858 has a programmable baud generator that is capable of dividing the timing reference clock input by divisors of 1 to  $(2^{16}-1)$ , and producing a 1X, 16X, 32X, 64X clock for driving the transmitter and/or receiver logic. Both the transmitter and receiver can either be driven by an external clock or the internal baud rate generator. The NSC858 has an interrupt system that can be tailored to the user's requirements. In addition to the CMOS power consumption levels there are hardware and software power down modes which further reduce power consumption levels.

# Features

Maximum baud rate 256k BPS (16X), 1M BPS (1X)

microCMOS

- Programmable baud rate generator
- Double buffered receiver and transmitter
- Independently configured receiver and transmitter — 5-, 6-, 7-, 8-bit characters
  - Odd, even, force high, force low, or no parity
  - 1, 11/₂, 2 stop bits
- Five bits modem I/O or general purpose I/O (3 input, 2 output)
- Programmable auto enables for CTS and DCD
- Local and remote loopback diagnostics
- False start bit detection
- Break condition detection and generation
- Program polled, or interrupt driven operation
  - 8 maskable status conditions for receiver and transmitter interrupt
  - 4 maskable status conditions for modem interrupt
- Variable power supply (2.4V-6.0V)
- Low power consumption with software and hardware power down modes
- 8-bit multiplexed address/data bus directly compatible with NSC800TM



2-38

# **Table of Contents**

# **1.0 ABSOLUTE MAXIMUM RATINGS**

# 2.0 OPERATING CONDITIONS

3.0 DC ELECTRICAL CHARACTERISTICS

**4.0 AC ELECTRICAL CHARACTERISTICS** 

# 5.0 TIMING WAVEFORMS

# 6.0 CONNECTION DIAGRAMS

# 7.0 PIN DESCRIPTIONS

7.1 Input Signals7.2 Output Signals7.3 Input/Output Signals

### 8.0 BLOCK DIAGRAM

# 9.0 REGISTERS

#### 9.1 Receiver and Transmitter Holding Register

9.2 Receiver Mode Register

9.3 Transmitter Mode Register

9.4 Global Mode Register

9.5 Command Register

# 9.0 REGISTERS (Continued)

- 9.6 RT Status Register
- 9.7 RT Status Mask Register
- 9.8 Modem Status
- 9.9 Modem Mask Register
- 9.10 Power Down Register
- 9.11 Master Reset Register
- 9.12 Baud Rate Generator Divisor Latch

# **10.0 FUNCTIONAL DESCRIPTION**

- 10.1 Programmable Baud Generator
- 10.2 Receiver and Transmitter Operation
- 10.3 Transmitter Operation
- 10.4 Typical Clock Circuits
- 10.5 Receiver Operation
- 10.6 Programming the NSC858
- 10.7 Diagnostic Capabilities

# **11.0 ORDERING INFORMATION**

#### **12.0 RELIABILITY INFORMATION**

# **1.0 Absolute Maximum Ratings**

(Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.3V to V _{CC} $+0.3$ V
Maximum V _{CC}	7V
Power Dissipation	1W
Lead Temp. (Soldering, 10 seconds)	300°C

# 2.0 Operating Conditions $v_{CC}=5V\pm10\%$

Ambient Temperature Industrial Commercial

-40°C to +85°C 0°C to +70°C


# **3.0 DC Electrical Characteristics** $V_{CC} = 5V \pm 10\%$ , GND = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
VIH	Logical 1 Input Voltage	ogical 1 Input Voltage			V _{CC}	v	
VIL	Logical 0 Input Voltage		0		0.2 V _{CC}	V	
V _{HY}	Hysteresis at RESET IN Input	V _{CC} =5V	0.25	0.5		V	
V _{OH1}	Logical 1 Output Voltage	$I_{OUT} = -1.0 \text{ mA}$	2.4			V	
V _{OH2}	Logical 1 Output Voltage	$I_{OUT} = -10 \ \mu A$	V _{CC} -0.5			V	
V _{OL1}	Logical 0 Output Voltage	I _{OL} =2 mA except X _{OUT}	0		0.4	v	
V _{OL2}	Logical 0 Output Voltage	l _{OUT} =10 μA	0		0.1	V	
կլ	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	- 10.0		10.0	μΑ	
IOL	Output Leakage Current	0≤V _{IN} ≤V _{CC}	-10.0		10.0	μA	
Icc	Active Supply Current	$T_A = 25^{\circ}C$		2	10	mA	
I _{HPD}	Current Hardware Power Down	Pin $\overline{PD} = 0$ , No Resistive Output Loads, V _{IN} =0V or V _{IN} =V _{CC} , T _A = 25°C		100		μΑ	
I _{SPD}	Current Software Power Down	Power Down Reg Bit $0 = 1$ , No Resistive Output Loads, V _{IN} =0V or V _{IN} =V _{CC} , T _A = 25°C		300		μΑ	
C _{IN}	Input Capacitance			6	10	pF	
COUT	Output Capacitance			8	12	pF	
V _{CC}	Power Supply Voltage	(Note 2)	2.4	5	6	v	

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.


Note 2: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than 5V ±10% is guaranteed by design, not tested.

AC Testing Input/Output Waveform



TL/C/5593-2

# AC Testing Load Circuit




TL/C/5593-3

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
BUS						
t _{AS}	Address 0–7 Set-Up Time		40			ns
t _{AH}	Address 0-7 Hold Time		30			ns
t _{ALE}	ALE Strobe Width (High)		100			ns
t _{ARW}	ALE to Read or Write Strobe		75			ns
t _{CRW}	Chip Enable to Read or Write		100			ns
t _{RD}	Read Strobe Width		250			ns
t _{DDR}	Data Delay from Read			180	200	ns
t _{RDD}	Data Bus Disable				75	ns
^t CH	Chip Enable Hold After Read or Write		60			ns
t _{RWA}	Read or Write to Next ALE		45			ns
t _{WR}	Write Strobe Width		200	250		ns
t _{DS}	Data Set-Up Time		100			ns
t _{DH}	Data Hold Time		75			ns
MODEM						
t _{MD}	WR Command Reg. to Modem Outputs Delay			180		ns
t _{SIM}	Delay to Set Interrupt from Modem Input			200		ns
t _{RIM}	Delay to Reset Modem Status Interrupt from RD			240		ns
t _{SMI}	WR to Status Mask Reg., Delay to RTI				230	ns
POWER D	OWN					
t _{PCS}	Power Down to All Clocks Stopped			1	2	t _{BIT} +t _{XC}
t _{PCR}	Power Down Removed to Clocks Running			1	2	t _{BIT} +t _{XC}
t _{PXS}	Power Down Removed to XTAL Oscillator Stable	When Using On Chip Inverter for Oscillator Circuit		100		ms
t _{PSE}	Power Down Set-Up to RD or WR Edge		160	260		ns
t _{EPI}	WR or RD Edge Following PD to Internal Signals	Enable or Disable		100		ns
BAUD GEI	NERATOR					
t _{XH}	XTAL In High		100			ns
t _{XL}	XTAL In Low		100		-	ns
fBRC	Baud Rate Clock Input Frequency				4.1	MHz
t _{BD1}	Baud Out Delay ÷ 1			160		ns
t _{BD2}	Baud Out Delay ÷ 2			200		ns
t _{BD3}	Baud Out Delay ÷ 3			200		ns
t _{BDN}	Baud Out Delay $\div$ N > 3			200	·	ns
t _{XC}	Baud Clock Cycle	$t_{XC} = \frac{1}{f_{BRC}}$	243			ns

NSC858


Symbol	Parameter	Test Conditions	Min	Тур	Max	Un
TRANSMI	TTER					
trop	TxD Delay from TxC	External Clock		220		ns
t _{TCD}		Internal Clock		140	1990 - S.	ns
t _{TXC}	Cycle Time TxC	16X, 32X, 64X Clock Factor	243			ns
41XC		1X Clock Factor	1000			ns
t _{TCH}	TxC High		100			ns
t _{TCL}	TxC Low		100	· ·		ns
t _{HRI}	WR TxHR to Reset TxBE RTI			260		ns
t _{HTS}	WR TxHR to TxD Start		2	3	4	t _{BI}
t _{TSI}	Skew Start Bit to RTI		- 100	+ 20	+ 120	ns
t _{ETS}	Enable Tx to Start Bit		3	4	5	t _{Bl}
		1X	1000			ns
t _{BIT} 1	One Bit Time	16X	3.88			μ
BIL		32X	7.77			μι
		64X	15.55			μ
RECEIVE	R		· ·			
t _{RS}	RxD Set-Up	1X Clock Factor		160	14 A.	ns
t _{RH}	RxD Hold	1X Clock Factor		100		ns
taxo	Cycle time RxC	16X, 32X, 64X Clock Factor	243			ns
t _{RXC}		1X Clock Factor	1000			ns
t _{RCH}	RxC High		100			ns
t _{RCL}	RxC Low		100			ns
t _{RRI}	RD to Reset RTI			300		ns
		1X	1000			ns
t _{BIT} 1	One Bit Time	16X	3.88			μ
-811	One Bit Time	32X	7.77			μ
		64X	15.55			μ
t _{ERS}	Enable Rx to Correctly Detect Start Bit	All Clock Factors	2	3	4	t _{RX}
t _{RNO}	Read RxHR Before Next Data; No OE		240			ns
t _{BI}	RxC, Break to RTI			340		
t _{REI}	Receiver Error Int			1∕₂ Clock Factor		t _R )
t _{RDI}	Receiver Ready Int			t _{REI} +1		t _{RX}
t _{RSI}	RxC to RTI			300		n
RESET TI	MING					
t _{MR}	MR Pulse Width			100		n
	MR to ALE if Valid WR or			100		n

BIT Baud Rate




# 5.0 Timing Waveforms (Continued)


**NSC858** 




**Baud Out Timing** 




TL/C/5593-11




# 5.0 Timing Waveforms (Continued)





2-47



Master Reset (MR): active high, Pin 1. This Schmitt trigger input has a 0.5V typical hysteresis. When high, the following registers are cleared: receiver mode, transmitter mode, global mode, R-T status (except for TxBE which is set to one), R-T status mask, modem mask, command (which disables receiver "Rx" and the transmitter "Tx"), power down, and receiver holding. In the modem status register,  $\Delta$ CTS,  $\Delta$ DCD,  $\Delta$ DSR, BRK and  $\Delta$ BRK are cleared.

device. Chip enable is not latched. **Read (RD):** active low, Pin 3. While the chip is enabled the CPU latches data from the selected register on the rising

edge of RD. Write (WR): active low, Pin 4. While the chip is enabled it latches data from the CPU on the rising edge of WR.

Address Latch Enable (ALE): negative edge sensitive, Pin 5. The negative edge (high to low) of ALE latches the address for the register select during a read or write operation.

# 7.0 Pin Descriptions (Continued)

**Power Down** ( $\overline{PD}$ ): active low, Pin 17. When active it disables all internal clocks, shuts off the oscillator, clears RxE, TxE, and break control bits in the command register. All other registers retain their data. Unlike software power down,  $\overline{PD}$  also disables the internal ALE,  $\overline{CE}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , address and data paths for minimum power consumption. Registers cannot be accessed in hardware power down; they may be in software power.

Receiver Data (RxD): Pin 21. This accepts serial data input from the communications link (peripheral device, modem, or data set). Serial data is received least significant bit (LSB) first. "Mark" is high (1), "space" is low (0).

Data Carrier Detect ( $\overline{\text{DCD}}$ ): active low, Pin 23. Can be used as a modem or general purpose input. When this modem input is low it indicates that the data carrier has been detected by the modem or data set. The DCD signal is a modem control function input whose complement value can be tested by the CPU by reading bit 5 (DCD) of the modem status register. Bit 1 ( $\Delta$ DCD) of the modem status register indicated whether the DCD input has changed state since the previous reading of the modem status register. DCD can also be programmed to become an auto enable for the receiver.

NOTE: Whenever the DCD bit of the modern status register changes state, an interrupt is generated if the ∆DCD mask and the DSCHG mask bits are set.

**Clear to Send (CTS):** active low, Pin 26. Can be used as a modem or a general purpose input. The CTS inputs complement can be tested by the CPU by reading bit 4 (CTS) of the modem status register. Bit 0 ( $\Delta$ CTS) of the modem status register indicates whether the CTS input has changed state since the previous reading of the modem status register. CTS can be programmed to automatically enable the transmitter. Note: Whenever the CTS bit of the modem status register changes state, an interrupt is generated if the  $\Delta$ CTS mask and the DSCHG mask bits are set.

**Data Set Ready (DSR):** active low, Pin 27. Can be used as a modem or a general purpose input. When this modem input is low it indicates that the modem or data set is ready to establish the communication link and transfer data with the NSC858. The DSR is a modem-control function input whose complement value can be tested by the CPU by reading bit 6 (DSR) of the modem status register. Bit 2 ( $\Delta$ DSR) of the modem status register indicates whether the (DSR) input has changed state since the previous reading of the modem status register.

- NOTE: Whenever the DSR bit of the modern status register changes state, an interrupt is generated if △DSR mask and the DSCHG mask bits are set.
- Power (V_{CC}): Pin 28. +5V supply.

Ground (GND): Pin 14. Ground (0V) supply.

#### 7.2 OUTPUT SIGNALS

**Transmit Data (TxD):** Pin 19: Composite serial data output to the communication link (peripheral, modem or data set) least significant bit first. The TxD signal is set to the marking (logic 1) state upon a master reset. In hardware or software power down this pin will always be a one.

**Receiver-Transmitter Interrupt (RTI):** active low, Pin 22. Goes low when any R-T status register bit and its corresponding mask bit are set. This bit can change states during either hardware or software power down due to a change in modem status information. **Request to Send (RTS):** active low, Pin 24. Can be used as a modem or a general purpose output. When this modem output is low it informs the modem or data set that the NSC858 is ready to transmit data. The RTS output or general purpose output signal can be set to an active low by programming bit 6 of the command register with a 1. The RTS signal is set high upon a master reset operation. During remote loopback RTS signal reflects the complement of bit 6 of the command register. During local loopback the RTS signal is forced to its inactive state (high). RTS cannot change states during hardware power down; it can during software power down.

Data Terminal Ready (DTR): active low, Pin 25. Can be used as a modem or general purpose output. When this modem output is low it informs the modem or data set that the NSC858 is ready to communicate. The DTR output or the general purpose output signal can be set to an active low by programming bit 7 of the command register with a 1. The DTR signal is set high upon a master reset operation. During remote loopback DTR signal reflects the complement of bit 7 of the command register. During local loopback the DTR signal is forced to its inactive state (high). DTR signal cannot change state during hardware power down; it can during software power down.

#### 7.3 INPUT/OUTPUT SIGNALS

Address/Data Bus (AD0-AD7): Pins 6-13. The multiplexed bidirectional address/data bus, AD0-AD7 pins, are in the high impedance state when the NSC858 is not selected or whenever it is in hardware power down. AD0-AD3 are latched on the trailing edge of ALE, providing the four address inputs. The rising edge of the WR input enables 8 bits to be written in, through AD0-AD7, to the addressed register. RD input enables 8 bits to be read from a register out through AD0-AD7.

**Transmitter Clock/Baud Rate Generator Output (TxC/BRGOUT):** Pin 18. If the transmitter is programmed for an external clock,  $\overline{TxC}$  is an input. If the transmitter is programmed for an internal clock, then the Baud Rate Generator is used for the transmitter, and it is output at  $\overline{TxC}$ /BRGOUT. In either case,  $\overline{TxC}/BRGOUT$  signal is running at 1X, 16X, 32X, 64X the data rate, as selected by the clock factor. If this pin is used as an output it will be set to a zero (0) in both hardware and software power down.

**Receiver Clock/Baud Rate Generator Output (\overline{RxC}/ BRGOUT):** Pin 20. If the receiver is programmed for an external clock, RxC is an input. If the receiver is programmed for an internal clock, the Baud Rate Generator is used for the receiver, and it is output at  $\overline{RxC}/BRGOUT$ . In either case,  $\overline{RxC}/\overline{BRGOUT}$  signal is running at 1X, 16X, 32X, 64X, the data rate as selected by the clock factor. If this pin is programmed as an output it will be set to one (1) in both hardware and software power down.

**Crystal (XIN, XOUT):** Pins 15, 16. These two pins connect the main timing reference. A crystal network can be connected across these two pins, or a square wave can be driven into XIN with XOUT left floating. In hardware and software power down XOUT is set to a 1. Ground XIN when using both RxC and TxC to supply external clocks to the UART.




FIGURE 1. NSC858 Functional Block Diagram

# 9.0 Registers

The system programmer may access control of any of the NSC858 registers summarized in Table I via the CPU. These 8-bit registers are used to control NSC858 operation and to transmit and receive data.

TABLE	I. Register	Address	Designations
-------	-------------	---------	--------------

Address			Register	Read/	
A ₃	A ₂	A ₁	A ₀	ricgioter	Write
0	0	0	0	Rx Holding	R
0	0	0	0	Tx Holding	W
0	0	0.0	1	Receiver Mode	R/W
0	0	1	0	Transmitter Mode	R/W
0	0	1	1	Global Mode	R/W
0	1	0	0	Command	R/W
0	1	0	1	Baud Rate Generator Divisor	
			1.1	Latch (Lower)	R/W
0	1	1	0	Baud Rate Generator Divisor	a da se se se
				Latch (Upper)	R/W
0	1	1	1	R-T Status Mask	R/W
1	0	0	0	R-T Status	R
1	0	0	1	Modem Status Mask	R/W
1	0	1	0	Modem Status	R
1	0	1	1	Power Down	R/W
1	1	0	0	Master Reset	w

Note: Offset address OD, OE, OF are unused.


## 9.1 RECEIVER AND TRANSMITTER HOLDING REGIS-TER

A read to offset location 00 will access the Receiver holding register; a write will access the Transmitter holding register.

# 9.2 RECEIVER MODE REGISTER

The system programmer specifies the data format of the receiver (which may differ from the transmitter) by programming the Receiver mode register at offset location "01." This read/write register programs the parity, bits/character, auto enable option, and clock source. When bit 6 of this register is set high the receiver will be enabled any time the  $\overline{DCD}$  signal input is low (provided CR0 = 1). When bit 7 is set to a "1" the receiver clock source is the internal baud rate generator and  $\overline{RxC}$  is then an output. After reset this register is set to "00."

#### TABLE II. Receiver Mode Register (Address "01") (Bits RMO-7)




# 9.0 Registers (Continued)

#### 9.3 TRANSMITTER MODE REGISTER

The system programmer specifies the data format of the transmitter (which may differ from the receiver) by programming the transmitter mode register at offset location "02."

#### TABLE III. Transmit Mode Register (Address "02") (Bits TM0-7)




TL/C/5593-28


The transmitter mode register is similar in operation to the receiver mode register except for the addition of the Transmit Abort End Condition (TAEC). If this bit is set to a one when a request to disable the transmitter or send a break is pending then the data in the shift register and holding register will be transmitted prior to such action occurring. If TAEC equals 0 then the action will take place after the shift register has been emptied. When bit 6 of this register is set high the transmitter will be enabled any time the CTS signal is low (provided CR1 = 1). When bit 7 is set to a "1" the transmitter clock source is the internal baud rate generator, and TxC is then an output. After reset this register is set to "00."

### 9.4 GLOBAL MODE REGISTER

This register is used to program the number of stop bits and the clock factor for both the receiver and transmitter. Only the lower four bits of this register are used, the upper four can be programmed as don't cares and they will be read back as zeros. Programming the number of stop bits is for the transmitter only; the receiver always checks for one stop bit. If a 1X clock factor with 1.5 stop bits is selected for the transmitter the number of stop bits will default to 1. After reset this register is set to "00."

Note: Selecting the 1x clock requires that the clock signal be sent or received along with the data.






#### 9.5 COMMAND REGISTER

The Command register is an eight bit read/write register which is accessed at offset location "04." After reset the command register equals "00."

#### TABLE V. Command Register (Address "04") (Bits CR0-7)



TL/C/5593-30

**Bit 0:** Receive Enable, when set to a one the receiver is enabled. If auto enable for the receiver has been programmed then in addition to CR0 = 1, the  $\overline{DCD}$  input must be low to enable receiver.

Bit 1: Transmitter Enable, when set to a one the transmitter is enabled. If auto enable for the transmitter is programmed then in addition to CR1 = 1, the  $\overline{CTS}$  input must be low to enable transmitter.

**Bit 2:** A zero selects local loopback and a one selects remote loopback.

**Bit 3:** A one enables either of the diagnostic modes selected in bit 2 of the command register.

**Bits 4 and 5:** Bits 4 and 5 of the command register are used to program the length of a transmitted break condition. A continuous break must be terminated by the CPU, but the 4 and 16 character length breaks are self clearing. (At the beginning of the last break character bits 4 and 5 will automatically be reset to 0.) Break commands affect the status of bit 6 (TBK) of the R-T Status register (see R-T Status register). Break control bits are cleared by software or hardware power down.

**Bits 6 and 7:** These two bits control the status of the output pins  $\overline{\text{RTS}}$  (pin 24) and  $\overline{\text{DTR}}$  (pin 25) respectively. They may be used as modem control functions or be used as general purpose outputs. The output pins will always reflect the complement of the register bits.

#### 9.6 R-T STATUS REGISTER


This 8-bit register contains status information of the NSC858 and therefore is a read only register at offset location "08." Each bit in this register can generate an interrupt ( $\overline{\text{RTI}}$ ). If any bit goes active high and its associated mask bit is set then the  $\overline{\text{RTI}}$  will go low.  $\overline{\text{RTI}}$  will be cleared when all unmasked R-T Status bits are cleared. Bits 0 and 1, receiver ready and transmitter empty are cleared by reading the receiver holding register or writing the transmitter holding register respectively. Bits 2 through 5, transmit underrun, receiver overrun, framing error, parity error are cleared by reading the R-T Status register. Bit two, transmitter underrun run will occur when both the transmit holding register and the transmit shift register are empty.

# 9.0 Registers (Continued)

Bit three, overrun error, will occur when the CPU does not read a character before the next one becomes available. The OE bit informs the programmer or CPU that RXHR data has been overrun or overwritten. The byte in the shift register is always transferred to the holding register, even after an overrun occurs. If an OE occurs, it is standard protocol to request a re-transmission of that block of data. A read of RXHR, when a subsequent read of R-T status shows that no OE is present, indicates current receiver data is available. Bit four, framing error, occurs when a valid stop bit is not detected. Bit 5 is set when a parity error is detected. Bits three, four and five are affected by the receiver only.

Bit 6, Transmit Break (TBK) is set at the beginning of each break character during a break continuously command, or at the beginning of the final break character in a 4 or 16 character programmed break length. It is cleared by reading the R-T Status register. Bit 7, Data Set Change (DSCHG) will be set whenever any of the bits 0–3 of the Modem Status register and their associated mask bit are set. Data Set Change bit is cleared by reading the Modem Status register or is masked off by writing "0" to all modem register bits. After reset the R-T Status register equals '02', i.e. all bits except TxBE are reset to zero.

#### TABLE VI. R-T Status Register (Address "08") (Bits SR0-7)



TL/C/5593-31


#### 9.7 R-T STATUS MASK REGISTER (SM0-7)

This register is used in conjunction with the R-T Status register to enable or disable conditional interrupts A one in any bit unmasks its associated bit in the R-T Status register, and allows it to generate an interrupt out through RTI. The mask affects only the interrupt and not the R-T Status bits. This eight bit register is both read and writable at offset location "07." After reset it is set to "0" which disables all interrupts. Each bit in the R-T Status mask register is associated with that bit in the R-T Status register (e.g., SM0 is SR0's mask).

# 9.8 MODEM STATUS

This eight bit read only register which is addressed at offset location "0A" contains modem or general purpose input and receiver break information.

#### TABLE VII. Modem Status Register (Address "0A") (Bits MS0-7)



TL/C/5593-32

Each of the four status signals in this register also have an associated delta bit in this register. Each delta bit (bits MS0–3) will be set when its corresponding bit changes states. These four delta bits are cleared when the Modern Status register is read. If any of these four delta bits and associated mask bits are set they will force DSCHG (bit 7) of the R-T Status register high. Bits 4–6, CTS, DCD, DSR can be used as modern signals or general purpose inputs. In either case the value in the register represents the complements of the input pins CTS (pin 26), DCD (pin 23), and DSR (Pin 27). Bit 7 (BRK) when set to a one indicates that the receiver has detected a break condition. It is cleared when break terminates. After reset  $\Delta$ CTS,  $\Delta$ DCD,  $\Delta$ DSR,  $\Delta$ BRK and BRK are cleared.

#### 9.9 MODEM MASK REGISTER (MM0-3)

This 4-bit read/write register, which is addressed at offset location "09," contains mask bits for the four delta bits of the Modem Status register (MS0-3). A one ("1") in any of three bits and a one in the associated delta bit of the Modem Status register will set the DSCHG bit of the R-T Status register. Modem Mask bit 0 is associated with Modem Status bit 0, etc. The four (4) most significant bits of this register will read as zeros. After reset the register equals '00'.

### 9.10 POWER DOWN REGISTER (PD0)

This one bit register can both be read and written at offset location "0B." When bit zero is set to a one the NSC858 will be put into software power down. This disables the receiver and transmitter clocks, shuts off the baud rate generator and crystal oscillator, and clears the RxE, TxE, and break control bits in the command register. Registers on chip can still be accessed by the CPU during software power down. Bits 1 through 7 will always read as 0.

#### 9.11 MASTER RESET REGISTER

This write only register is addressed at offset location "0C." When writing to this register the data can be any value (don't cares). Resetting the NSC858 by way of the reset register is functionally identical to resetting it by the MR pin.

# 9.12 BAUD RATE GENERATOR DIVISOR LATCH

These two 8-bit read/write registers which are accessed at offset locations "05" (lower) and "06" (upper) are used to program the baud rate divisor. These registers are not affected by the reset function and are powered up in a random state.

# **10.0 Functional Description** 10.1 PROGRAMMABLE BAUD GENERATOR

The NSC858 contains a programmable Baud Generator that is capable of taking any clock input (DC to 4.1 MHz) and dividing it by any divisor from 1 to  $(2^{16}-1)$ . The output frequency of the Baud Generator (available at TxC/BRGOUT or RxC/BRGOUT, if internal TxC or RxC is selected) is equal to the clock factor (1X, 16X, 32X, 64X) times the baud rate. The divisor number is determined by the following equation:

divisor #	_	Frequency Input (f _{BRC} )
		[Baud Rate $ imes$ Clock Factor (1, 16, 32, 64)]

Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure desired operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded. This prevents long counts on initial load.

Tables VIII and IX illustrate the use of the Baud Generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen.

	TABLE VIII.	Baud Rates	Using 1.8432	MHz Crystal
--	-------------	------------	--------------	-------------

		g ne rez minz eryeta
Desired Baud Rate	Divisor Used To Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	2304	_
75	1536	·
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	—
4800	24	
7200	16	—
9600	12	_
19200	6	—
38400	3	
56000	2	2.86

TABLE	IX. Baud	Rates	Using 3.0	72 MHz C	rystal

Divisor Used To Generate 16 x Clock	Percent Error Difference Between Desired and Actual		
3840			
2560	· <u> </u>		
1745	0.026		
1428	0.034		
1280			
640			
320	_		
160			
107	0.317		
96			
80			
53	0.628		
40	_		
27	1.23		
20	_		
10			
5			
	To Generate 16 x Clock 3840 2560 1745 1428 1280 640 320 160 107 96 80 53 40 27 20 10		

# **10.2 RECEIVER AND TRANSMITTER OPERATION**

The NSC858 transmits and receives data in an asynchronous communications mode. The CPU must set up the appropriate mode of operation, number of bits per character, parity, number of stop bits, etc. Separate mode registers exist for the independent specification of receiver and transmitter operation. These independent specifications include parity, character length, and internal or external clock source. Only the Global Mode Register, which controls the number of stop bits and the clock factor, exercises common control over the receiver and transmitter (receiver looks for only one stop bit).


#### **10.3 TRANSMITTER OPERATION**

The Transmitter Holding register is loaded by the CPU. To enable the transmitter, TxE must be set in the Command register.  $\overline{CTS}$  must be low if the auto enable is set in the Tx Mode register. The Transmitter Holding register is then parallel loaded into the Transmitter Shift register, and the start bit, parity bit and the specified number of stop bits are inserted. This serialized data is available at the TxD output pad, and changes on the rising edge of TxC, or equivalently the falling edge of TxC. The TxD output remains in a mark ("1") condition when no data is being transmitted, with the exception of sending a break ("0").

A break condition is initiated by writing either a continuous or specified length break request to the Command Register. A finite break specification of either 4 or 16 character lengths can be extended by re-writing the break command before the specified break length is completed. Each break character is transmitted as a start bit. logical zero data. logical zero parity (if specified) and logical zero stop bit(s). The number of data and stop bits, plus the presence of a parity bit are determined by the Transmitter and Global Mode registers. Thus, the total number of (all zero) bits in a break character is the same as that for data. The break is terminated by writing "00" to the Break Control bits in the Command Register. The Set Break bits in the Command register are always reset to "00" after the termination of the specified break transmission or if the transmitter is disabled during a break transmission. The TxD output will always return to a mark condition for at least one bit time before transmitting a character after a break condition. Data in the Transmitter Holding register, whether loaded before (on TAEC=0) or during the break will be transmitted after the break is terminated.

# 10.0 Functional Description (Continued)

**10.4 TYPICAL CLOCK CIRCUITS** 




**FIGURE 2. Typical Crystal Oscillator Network** 

# **10.5 RECEIVER OPERATION**

The NSC858 receives serial data on the RxD input. To enable the receiver, DCD must be low if the DCD Auto Enable bit in the Receiver Mode register is set ("1"). RxE must be set in the Command register. RxD is sampled on the falling edge of RxC or equivalently on the rising edge of RxC. If a high ("1") to low ("0") transition of RxD is detected. RxD is sampled again, for all except the 1X clock factor, at 1/2 of a bit time later. If RxD is still low, then a valid start bit has been received and character assembly proceeds. If RxD has returned high, then a valid start bit has not been received, and the search for a valid start bit continues. When a character has been assembled in the Receiver Shift Register and transferred to the Receiver Holding Register, the RxRDY bit (and any error bits that may have occurred) in the R-T Status register will be set and RTI will go low (if the proper mask bits are set). After the CPU reads the Receiver Holding register, the RxRDY will go low and the RTI will go inactive ("1").

The receiver will detect a break condition on RxD if an all zero character with zero parity bit (if parity is specified) and a zero stop bit is received. For the break condition to terminate, RxD must be high for one half a bit time. If a break



Note: If character length is defined as 5, 6 or 7 bits, the unused bits are set to "0").

**FIGURE 3** 

condition is detected, bits 3 and 7 in the Modem Status register ( $\Delta$ BRK and BRK respectively) will be set. Bit 3 ( $\Delta$ BRK) will then cause bit 7 (DSCHG) in the R-T Status register to be set which in turn forces  $\overline{RTI}$  to an asserted state ("0"). These interrupts will occur only if the appropriate mask bits are set for the registers in question.

When the 1x clock factor is selected:

The RxC pin on the NSC858 should be connected to the clock signal of the incoming data stream and bit 7 of the receiver mode register should be cleared to A0.

The TxC output of the NSC858 does not have to be sent to the remote receiver unless the receiver is using a 1x clock factor.

# **10.6 PROGRAMMING THE NSC858**

There are two distinct steps in programming the 858. During initialization, the modes, clocks, masks and commands are set up. Then, in operation, Modem I/O takes place, status is monitored, the receiver and transmitter are run as needed.

To initialize the 858, first pulse the MR line or write to the Master Reset register. Then, write to the following registers in any order, except for enabling the Rx and Tx, which must

# 10.0 Functional Description (Continued)

be at the end of the set up procedure. The Global, Receiver and Transmitter Mode registers determine the modes for the Rx and Tx. These latter two registers often will have the same data byte written to them, but are kept independent for flexibility. If the mode registers indicate that the receiver and/or the transmitter use an internal clock, then data (determined by the crystal frequency and desired bit time and clock factor) should be written to the upper and lower Baud Rate Generator Divisor Latches. The Modem Status Mask register enables Data Set change in R-T Status. If interrupts are required, the R-T Status Mask register allows  $\overline{RTI}$  to occur. Write to the Command register to enable the receiver and/or transmitter only when all else is set up.

In operation, the 858 can transmit, receive and handle I/O simultaneously. Modem outputs are written to at the Command register, while the inputs are read at the Modem Status register. Data flow and errors are read at the R-T Status register. When serial data has been shifted in and assembled, the receiver is ready, and the word can be read at the Rx Holding register. When the transmitter buffer is empty, the Tx Holding register can be written to, and the word will be shifted out as serial asynchronous data.

Once the 858 is running, several options may be exercised. Masks can be changed at any time. The Rx and Tx are disabled or enabled, as needed, by writing to the Command register, or toggling the auto enable modem inputs (if used). Both the Rx and Tx should be disabled before either altering any mode or engaging a loopback diagnostic, and they can be re-enabled then or at a later time. Power down is allowed at any time except during loopback, although data may be lost if PD occurs in the middle of a word.

Thus, software for the NSC858 is of two types. The initialization routine is performed once. The operation routines, usually incorporating polling or interrupts, are then run continuously or on demand, depending upon the system or application.


#### **10.7 DIAGNOSTIC CAPABILITIES**

The NSC858 offers both remote and local loopback diagnostic capabilities. These features are selected through the Command register.

# Local Loopback Mode (see Figure 4)

- 1. The transmitter output is internally connected to the receiver input.
- 2. DTR is internally connected to DCD, and RTS is internally connected to CTS.
- 3.  $\overline{TxC}$  is internally connected to  $\overline{RxC}$ .
- 4. The DSR is internally held low (inactive).

- 5. The TxD, DTR and RTS outputs are held high.
- 6. The  $\overline{\text{CTS}}$ ,  $\overline{\text{DCD}}$ ,  $\overline{\text{DSR}}$  and  $\overline{\text{RxD}}$  inputs are ignored.
- Except as noted, all other Status, Mode and Command Register bits and interrupts retain their functions and settings.



#### TL/C/5593-35


# FIGURE 4. Local Loopback

#### Remote Loopback Mode (see Figure 5)


- 1. The contents of the Receiver Holding Register, when RxRDY = 1 indicates it is full, are transferred to the Transmitter Holding register, when TxBE = 1 indicates it is empty. After this action, both RxRDY and TxBE are cleared.
- 2. RxC is connected internally to TxC.
- Setting the Remote Loopback Mode places all receiver and transmitter flags under control of the remote loopback sequencer. RxRDY and TxBE can be monitored to follow automatic remote loopback data flow, while OE and TxU can indicate system problems.
- The CPU can read the Receiver Holding register if desired, but this is not necessary. The CPU cannot load the Transmitter Holding Register.
- 5. Modem Status, all Mode and Command register bits retain their functions and interrupts are generated.

Under certain conditions entering the remote loopback mode causes a character in the receiver or transmitter holding registers to be sent, even though, the transmitter is disabled.

- 1. If the UART enters the remote loopback mode immediately after receiving a break character in the normal receive mode, it will then automatically transmit that character.
- If the UART enters the remote loopback mode before the CPU has read the latest character in the receiver holding register, it will then automatically transmit that character.
- If the UART enters the remote loopback mode before the last character written to the transmitter holding register is transmitted, then it will automatically transmit this character.



TL/C/5593-36





# NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs[†]

# **General Description**

The NS16550A is an improved version of the NS16450 Universal Asynchronous Receiver/Transmitter (UART). The improved specifications ensure compatibility with the NS32532 and other state-of-the-art CPUs. Functionally identical to the NS16450 on powerup (CHARACTER mode)* the NS16550A can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead.

In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signalling of DMA transfers.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).


The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to  $(2^{16}-1)$ , and producing a 16  $\times$  clock for driving the internal transmitter logic. Provisions are also included to use this 16  $\times$  clock to drive the receiver logic. The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.

The UART is fabricated using National Semiconductor's advanced scaled N-channel silicon-gate MOS process, XMOS.

*Can also be reset to NS16450 Mode under software control. †Note: This part has a patent pending.

# Features

- Capable of running all existing 16450 software.
- Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29). The former CSOUT and NC pins are TXRDY and RXRDY, respectively.
- After reset, all registers are identical to the 16450 register set.
- In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO's to reduce the number of interrrupts presented to the CPU.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
- Holding and shift registers in the NS16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator divides any input clock by 1 to (2¹⁶ - 1) and generates the 16 × clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics: — 5-, 6-, 7-, or 8-bit characters
  - Even, odd, or no-parity bit generation and detection
  - -1-,  $1\frac{1}{2}$ -, or 2-stop bit generation
  - Baud generation (DC to 256k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE® TTL drive for the data and control buses.
- Line break generation and detection.
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
  - Break, parity, overrun, framing error simulation.
- Full prioritized interrupt system controls.



# **Table of Contents**

# **1.0 ABSOLUTE MAXIMUM RATINGS**

2.0 DC ELECTRICAL CHARACTERISTICS

**3.0 AC ELECTRICAL CHARACTERISTICS** 

#### 4.0 TIMING WAVEFORMS

5.0 BLOCK DIAGRAM

# 6.0 PIN DESCRIPTIONS

6.1 Input Signals6.2 Output Signals6.3 Input/Output Signals

#### 7.0 CONNECTION DIAGRAMS

#### 8.0 REGISTERS

8.1 Line Control Register

8.2 Typical Clock Circuits

# 8.0 REGISTERS (Continued) 8.3 Programmable Baud Generator 8.4 Line Status Register 8.5 FIFO Control Register 8.6 Interrupt Identification Register 8.7 Interrupt Enable Register 8.8 Modem Control Register 8.9 Modem Status Register 8.10 Scratchpad Register 8.11 FIFO Interrupt Mode Operation 8.12 FIFO Polled Mode Operation

#### 9.0 TYPICAL APPLICATIONS

**10.0 ORDERING INFORMATION** 

# **11.0 RELIABILITY INFORMATION**

# 1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
with Respect to V _{SS}	-0.5V to $+7.0V$
Power Dissipation	1W

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

# 2.0 DC Electrical Characteristics

 $T_A$  = 0°C to +70°C, V_{CC} = +5V ±5%, V_{SS} = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Units
V _{ILX}	Clock Input Low Voltage		-0.5	0.8	V
V _{IHX}	Clock Input High Voltage		2.0	V _{CC}	V
VIL	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage		2.0	V _{CC}	v
V _{OL}	Output Low Voltage	$I_{OL} = 1.6 \text{ mA on all (Note 1)}$		0.4	v
V _{OH}	Output High Voltage	$I_{OH} = -1.0 \text{ mA} \text{ (Note 1)}$	2.4		V
I _{CC} (AV) Avg. Power Supply Current (V _{CC} )	$V_{CC} = 5.25V$ No Loads on output SIN, DSR, DCD,		160 (Note 2)	mA	
	CTS, $RI = 2.0V$ All other inputs = 0.8V		140 (Note 3)	mA	
l _{IL}	Input Leakage	$V_{CC}=5.25V, V_{SS}=0V$		± 10	μΑ
ICL	Clock Leakage	All other pins floating. $V_{IN} = 0V, 5.25V$		±10	μA
loz	TRI-STATE Leakage	$\begin{array}{l} V_{CC}=5.25V, V_{SS}=0V\\ V_{OUT}=0V, 5.25V\\ 1) \mbox{ Chip deselected}\\ 2) \mbox{ WRITE mode,}\\ \mbox{ chip selected} \end{array}$		±20	μΑ
VILMR	MR Schmitt VIL			0.8	V
VIHMR	MR Schmitt VIH		2.0		v

Note 1: Does not apply to XOUT Note 2:  $T_A = 25^{\circ}C$ 

Note 3: T_A = 70°C

# **Capacitance** $T_A = 25^{\circ}C$ , $V_{CC} = V_{SS} = 0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{XIN}	Clock Input Capacitance	f _c = 1 MHz Unmeasured pins returned to V _{SS}		15	20	pF
C _{XOUT}	Clock Output Capacitance			20	30	pF
C _{IN}	Input Capacitance			6	10	pF
C _{OUT}	Output Capacitance			10	20	pF

Symbol	Parameter	Conditions	Min	Max	Units
ADS	Address Strobe Width		60		ns
АН	Address Hold Time		0		ns
AR	RD, RD Delay from Address	(Note 1)	30		ns
AS	Address Setup Time		60		ns
AW	WR, WR Delay from Address	(Note 1)	30		ns
сн	Chip Select Hold Time		0		ns
cs	Chip Select Setup Time		60		ns
CSR	RD, RD Delay from Chip Select	(Note 1)	30		ns
csw	WR, WR Delay from Select	(Note 1)	30		ns
ĹDH	Data Hold Time		30		ns
DS	Data Setup Time		30		ns
HZ	RD, RD to Floating Data Delay	@100 pF loading (Note 3)	0	100	ns
MR	Master Reset Pulse Width		5		μs
RA	Address Hold Time from RD, RD	(Note 1)	20		ns
RC	Read Cycle Delay		125		ns
RCS	Chip Select Hold Time from RD, RD	(Note 1)	20		ns
RD	RD, RD Strobe Width		125		ns
RDD	RD, RD to Driver Enable/Disable	@100 pF loading (Note 3)		60	ns
RVD	Delay from RD, RD to Data	@100 pF loading		125	ns
WA	Address Hold Time from WR, WR	(Note 1)	20		ns
WC	Write Cycle Delay		150		ns
WCS	Chip Select Hold Time from WR, WR	(Note 1)	20		ns
WR	WR, WR Strobe Width		100		ns
tхн	Duration of Clock High Pulse	External Clock (8.0 MHz Max.)	55		ns
XL	Duration of Clock Low Pulse	External Clock (8.0 MHz Max.)	55		ns
RC	Read Cycle = $t_{AR} + t_{RD} + t_{RC}$	(Note 4)	280		ns
WC	Write Cycle = $t_{AW} + t_{WR} + t_{WC}$		280		ns
Baud Gen		<u> </u>			
N	Baud Divisor		1	216-1	
BHD	Baud Output Positive Edge Delay	100 pF Load		175	ns
BLD	Baud Output Negative Edge Delay	100 pF Load		175	ns
	Baud Output Up Time	f _X = 8.0 MHz, ÷ 2, 100 pF Load	75		ns
LW	Baud Output Down Time	f _X = 8.0 MHz, ÷ 2, 100 pF Load	100		ns
Receiver		L	[.]		
RINT	Delay from RD, RD (RD RBR/or RD LSR) to Reset Interrupt	100 pF Load		1	μs
SCD	Delay from RCLK to Sample Time			2	μs
SINT	Delay from Stop to Set Interrupt	(Note 2)	1	1	RCLK

NS16550A

Note 2: In the FIFO mode (FCR0 = 1) the trigger level interrupts, the receiver data available indication, the active RXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive. Timeout interrupt is delayed 8 RCLKs.

Note 3: Charge and discharge time is determined by  $V_{\text{OL}},\,V_{\text{OH}}$  and the external loading.

Note 4: In FIFO mode RC = 425 ns (minimum) between reads of the receiver FIFO and the status registers (interrupt identification register or line status register).


Symbol	Parameter	Conditions	Min	Max	Units
Transmitte	er en				
t _{HR}	Delay from WR, WR (WR THR) to Reset Interrupt	100 pF Load		175	ns
t _{IR}	Delay from RD, RD (RD IIR) to Reset Interrupt (THRE)	100 pF Load		250	ns
t _{IRS}	Delay from Initial INTR Reset to Transmit Start		8	24	BAUDOUT Cycles
t _{SI}	Delay from Initial Write to Interrupt	(Note 1)	16	24	BAUDOUT Cycles
t _{STI}	Delay from Stop to Interrupt (THRE)	(Note 1)	8	8	BAUDOUT Cycles
t _{SXA}	Delay from Start to TXRDY active	100 pF Load		8	BAUDOUT Cycles
twxi	Delay from Write to TXRDY inactive	100 pF Load		195	ns
Modem Co	ntrol				
^t MDO	Delay from WR, WR (WR MCR) to Output	100 pF Load		200	ns
t _{RIM}	Delay to Reset Interrupt from RD, RD (RD MSR)	100 pF Load		250	ns
tsim	Delay to Set Interrupt from MODEM Input	100 pF Load		250	ns

NS16550A


2

Note 1: This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active. (See FIFO Interrupt Mode Operation).

# 4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1)




Note 1: The 2.4V and 0.4V levels are the voltages that the inputs are driven to during AC testing. Note 2: The 2.0V and 0.8V levels are the voltages at which the timing tests are made.




### 4.0 Timing Waveforms (Continued)

NS16550A




*Applicable Only When  $\overline{\text{ADS}}$  is Tied Low.


Read Cycle



2-62




2




Note 2: If FCR0 = 1, then  $t_{SINT}$  = 3 RCLKs. For a timeout interrupt,  $t_{SINT}$  = 8 RCLKs.

NS16550A



2



TL/C/8652-16

Note: Applicable pinout numbers are included within parenthesis.

### 6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.

In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

#### 6.1 INPUT SIGNALS

**VS16550A** 

5.0

Chip Select (CS0, CS1,  $\overrightarrow{CS2}$ ), Pins 12–14: When CS0 and CS1 are high and  $\overrightarrow{CS2}$  is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the <u>decoded</u> chip select signals, completing chip selection. If  $\overrightarrow{ADS}$  is always low, valid chip selects should stabilize according to the t_{CSW} parameter.

**Read (RD, \overline{RD}), Pins 22 and 21:** When RD is high or  $\overline{RD}$  is low while the chip is selected, the CPU can read status information or data from the selected UART register.

Note: Only an active RD or RD input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the RD input permanently high, when it is not used.

Write (WR, WR), Pins 19 and 18: When WR is high or WR is low while the chip is selected, the CPU can write control words or data into the selected UART register.

Note: Only an active WR or WR input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the WR input permanently high, when it is not used.

### 6.0 Pin Descriptions (Continued)

Address Strobe (ADS), Pin 25: The positive edge of an active Address Strobe (ADS) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.

Note: An active ADS input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the ADS input permanently low.

Register Select (A0, A1, A2), Pins 26–28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

Master Reset (MR), Pin 35: When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, OUT 1, OUT 2, RTS, DTR) are affected by an active MR input (Refer to Table I.) This input is buffered with a TTLcompatible Schmitt Trigger with 0.5V typical hysteresis.

R	E	GI	SТ	ER	AD	DF	RES	SES
---	---	----	----	----	----	----	-----	-----

DLAB	A ₂	<b>A</b> 1	A ₀	Register
0	0	0	0	Receiver Buffer (read),
				Transmitter Holding
				Register (write)
0	0	0	1	Interrupt Enable
X	0	1	0	Interrupt Identification (read)
X X X X X X	0	1	0	FIFO Control (write)
X	0	1	1	Line Control
X	1	0	0	MODEM Control
X	1	0	1	Line Status
X	1	1	0	MODEM Status
X	1	1	1	Scratch
1	0	0	0	Divisor Latch
				(least significant byte)
1	0	0	1	Divisor Latch
				(most significant byte)

**Receiver Clock (RCLK), Pin 9:** This input is the 16  $\times$  baud rate clock for the receiver section of the chip.

Serial Input (SIN) Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).

**Clear to Send (CTS), Pin 36:** When low, this indicates that the MODEM or data set is ready to exchange data. The  $\overline{CTS}$  signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the  $\overline{CTS}$  signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the  $\overline{CTS}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{CTS}$  has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**Data Set Ready (DSR), Pin 37:** When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The  $\overline{DSR}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the  $\overline{DSR}$  signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the  $\overline{DSR}$ 

input has changed state since the previous reading of the MODEM Status Register.

Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Carrier Detect (DCD), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The  $\overline{DCD}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the  $\overline{DCD}$  signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the  $\overline{DCD}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{DCD}$  has no effect on the receiver.

Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**Ring Indicator (RI), Pin 39:** When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The RI signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the RI signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the RI input **signal** has changed from a low to a high state since the previous reading of the MODEM Status Register.

Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Vcc, Pin 40: +5V supply.

VSS, Pin 20: Ground (0V) reference.

#### 6.2 OUTPUT SIGNALS

Data Terminal Ready (DTR), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

**Request to Send (RTS), Pin 32:** When low, this informs the MODEM or data set that the UART is ready to exchange data. The **RTS** output signal can be set to an active low by programming bit 1 (**RTS**) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

Output 1 (OUT 1), Pin 34: This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.

Output 2 (OUT 2), Pin 31: This user-designated output that can be set to an active low by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.

**TXRDY, RXRDY, Pins 24, 29:** Transmitter and Receiver DMA signalling is available through two pins (24 and 29). When operating in the FIFO mode, one of two types of DMA signalling per pin can be selected via FCR3. When operating as in the NS16450 Mode, only DMA mode 0 is allowed. Mode 0 supports single transfer DMA where a transfer is made between CPU bus cycles. Mode 1 supports multi-

### 6.0 Pin Descriptions (Continued)

transfer DMA where multiple transfers are made continuously until the RCVR FIFO has been emptied or the XMIT FIFO has been filled.

**RXRDY Mode 0:** When in the NS16450 Mode (FCR0 = 0) or in the FIFO Mode (FCR0 = 1, FCR3 = 0) and there is at least 1 character in the RCVR FIFO or RCVR holding register, the RXRDY pin (29) will be low active. Once it is activated the RXRDY pin will go inactive when there are no more characters in the FIFO or holding register.

**RXRDY Mode 1:** In the FIFO Mode (FCR0=1) when the FCR3=1 and the trigger level or the timeout has been reached, the RXRDY pin will go low active. Once it is activated it will go inactive when there are no more characters in the FIFO or holding register.

**TXRDY Mode 0:** In the NS16450 Mode (FCR0=0) or in the FIFO Mode (FCR0=1, FCR3=0) and there are no characters in the XMIT FIFO or XMIT holding register, the TXRDY pin (24) will be low active. Once it is activated the TXRDY pin will go inactive after the first character is loaded into the XMIT FIFO or holding register.

**TXRDY Mode 1:** In the FIFO Mode (FCR0=1) when FCR3=1 and there is at least one unfilled position in the XMIT FIFO, it will go low active. This pin will become inactive when the XMIT FIFO is completely full.

**Driver Disable (DDIS), Pin 23:** This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART.

**Baud Out (BAUDOUT), Pin 15:** This is the 16  $\times$  clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.


Interrupt (INTR), Pin 30: This pin goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Error Flag; Received Data Available: timeout (FIFO Mode only); Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.

Serial Output (SOUT), Pin 11: Composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation.

#### 6.3 INPUT/OUTPUT SIGNALS

**Data** (D₇-D₀) **Bus**, **Pins 1–8**: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the  $D_7-D_0$  Data Bus.

**External Clock Input/Output (XIN, XOUT) Pins 16 and 17:** These two pins connect the main timing reference (crystal or signal clock) to the UART.



NS16550A

Note 1: Boldface bits are permanently low.

Note 2: Bits 7-4 are driven by the input signals.

### NS16550A

	· · · · · · · · · · · · · · · · · · ·					II. Summary o			······································		·····	
	0 DLAB=0	0 DLAB=0	1 DLAB=0	2	2	Register A	aaress 4	5	6	7	0 DLAB = 1	1 DLAB = 1
Bit No.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	Interrupt Ident. Register (Read Only)	FIFO Control Register (Write Only)	Line Control Register	MODEM Control Register	Line Status Register	MODEM Status Register	Scratch Reg- ister	Divisor Latch (LS)	Divisor Latch (MS)
	RBR	THR	IER	IIR	FCR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit 0 (Note 1)	Data Bit 0	Enable Received Data Available Interrupt (ERBFI)	"0" if Interrupt Pending	FIFO Enable	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta Clear to Send (DCTS)	Bit 0	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Interrupt ID Bit (0)	RCVR FIFO Reset	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit (1)	XMIT FIFO Reset	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	Enable MODEM Status Interrupt (EDSSI)	Interrupt ID Bit (2) (Note 2)	DMA Mode Select	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carrier Detect (DDCD)	Bit 3	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Reserved	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Reserved	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	FIFOs Enabled (Note 2)	RCVR Trigger (LSB)	Set Break	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	FIFOs Enabled (Note 2)	RCVR Trigger (MSB)	Divisor Latch Access Bit (DLAB)	0	Error in RCVR FIFO (Note 2)	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

Note 2: These bits are always 0 in the NS16450 Mode.

### 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

### 8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

**Bits 0 and 1:** These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

Bit 1	Bit 0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

**Bit 2:** This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0, one Stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stopbit only, regardless of the number of Stop bits selected.

**Bit 3:** This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

**Bit 4:** This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

**Bit 5:** This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.

**Bit 6:** This bit is the Break Control bit. It causes a break condition to be transmitted to the receiving UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by setting bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

- Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the break.
- 1. Load an all 0s, pad character, in response to THRE.


2. Set break after the next THRE.

3. Wait for the transmitter to be idle, (TEMT=1), and clear break when normal transmission has to be restored.

During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

**Bit 7:** This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

### 8.2 TYPICAL CLOCK CIRCUITS



#### Typical Crystal Oscillator Network

CRYSTAL	R _P	R _{X2}	C ₁	C ₂
3.1 MHz	1 MΩ	1.5k	10-30 pF	40-60 pF
1.8 MHz	1 MΩ	1.5k	10-30 pF	40-60 pF

#### TABLE III. Baud Rates Using 1.8432 MHz Crystal

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	2304	
75	1536	· _
110	1047	0.026
134.5	857	0.058
150	768	_
300	384	<u> </u>
600	192	—
1200	96	<u> </u>
1800	64	, <u>`</u>
2000	58	0.69
2400	48	<u> </u>
3600	32	<u> </u>
4800	24	-
7200	16	_ '
9600	12	_
19200	6	
38400	3	
56000	2	2.86

NS16550/

### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 8.0 MHz and dividing it by any divisor from 2 to  $2^{16}-1$ . 4 MHz is the highest input clock frequency recommended when the divisor = 1. The output frequency of the Baud Generator is 16  $\times$  the Baud [divisor # = (frequency input)  $\div$  (baud rate  $\times$  16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Tables III, IV and V provide decimal divisors to use with crystal frequencies of 1.8432 MHz, 3.072 MHz and 8 MHz, respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is **not** recommended.

### 8.4 LINE STATUS REGISTER

This register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow.

**Bit 0:** This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.

Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. OE is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	3840	
75	2560	
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	·
1200	160	
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	<u> </u>
19200	10	
38400	5	—

**Bit 2:** This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parityselect bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO.

**Bit 3:** This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a logic 0 bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state and receives the next valid start bit.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

TABLE V. Baud Rates Using 8 MHz Crystal

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Betweer Desired and Actual	
50	10000	<u> </u>	
75	6667	0.005	
110	4545	0.010	
134.5	3717	0.013	
150	3333	0.010	
300	1667	0.020	
600	833	0.040	
1200	417	0.080	
1800	277	0.080	
2000	250		
2400	208	0.160	
3600	139	0.080	
4800	104	0.160	
7200	69	0.644	
9600	52	0.160	
19200	26	0.160	
38400	13	0.160	
56000	9	0.790	
128000	4	2.344	
256000	2	2.344	

	TABLE VI. Interrupt Control Functions									
FIFO Mode Only	Mode Identification			Interrupt Set and Reset Functions						
Bit 3	Bit 2 Bit 1 Bit 0		Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control				
0	0	0	1		None	None				
0	1	1	0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register			
0	1	0	0	Second	Received Data Available	Receiver Data Available or Trigger Level Reached	Reading the Receiver Buffer Register or the FIFO Drops Below the Trigger Level			
1	1	0	0	Second	Character Timeout Indication	No Characters Have Been Removed From or Input to the RCVR FIFO During the Last 4 Char. Times and There Is at Least 1 Char. in It During This Time	Reading the Receiver Buffer Register			
0	0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or Writing into the Transmitter Holding Register			
0	0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register			

**Bit 5:** This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register by the CPU. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 byte is written to the XMIT FIFO.

**Bit 6:** This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FIFO and shift register are both empty.

**Bit 7:** In the NS16450 Mode this is a 0. In the FIFO mode LSR7 is set when there is at least one parity error, framing error or break indication in the FIFO. LSR7 is cleared when the CPU reads the LSR, if there are no subsequent errors in the FIFO.

Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

#### 8.5 FIFO CONTROL REGISTER

This is a write only register at the same location as the IIR (the IIR is a read only register). This register is used to enable the FIFOs, clear the FIFOs, set the RCVR FIFO trigger level, and select the type of DMA signalling.

**Bit 0:** Writing a 1 to FCR0 enables both the XMIT and RCVR FIFOs. Resetting FCR0 will clear all bytes in both FIFOs.

When changing from FIFO Mode to NS16450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed.

**NS16550A** 

**Bit 1:** Writing a 1 to FCR1 clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.

**Bit 2:** Writing a 1 to FCR2 clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.

**Bit 3:** Setting FCR3 to a 1 will cause the RXRDY and TXRDY pins to change from mode 0 to mode 1 if FCR0=1 (see description of RXRDY and TXRDY pins).

Bit 4, 5: FCR4 to FCR5 are reserved for future use.

**Bit 6, 7:** FCR6 and FCR7 are used to set the trigger level for the RCVR FIFO interrupt.

7	6	RCVR FIFO Trigger Level (Bytes)
0	0	01
0	1	04
1	0	08
1	1	14

### 8.6 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.

2-73

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:

**Bit 0:** This bit can be used in a prioritized interrupt environment to indicate whether an interrupt is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending.

**Bits 1 and 2:** These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table VI.

**Bit 3:** In the NS16450 Mode this bit is 0. In the FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.

Bits 4 and 5: These two bits of the IIR are always logic 0.

Bits 6 and 7: These two bits are set when FCR0 = 1.

### 8.7 INTERRUPT ENABLE REGISTER

This register enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the IER register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.

**Bit 0:** This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic 1.

**Bit 1:** This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.

**Bit 3:** This bit enables the MODEM Status Interrupt when set to logic 1.

Bits 4 through 7: These four bits are always logic 0.

#### 8.8 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register are indicated in Table II and are described below.

**Bit 0:** This bit controls the Data Terminal Ready (DTR) output. When bit 0 is set to a logic 1, the DTR output is forced to a logic 0. When bit 0 is reset to a logic 0, the DTR output is forced to a logic 1.

Note: The DTR output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.

**Bit 1:** This bit controls the Request to Send ( $\overline{\text{RTS}}$ ) output. Bit 1 affects the  $\overline{\text{RTS}}$  output in a manner identical to that described above for bit 0.

**Bit 2:** This bit controls the Output 1 (OUT 1) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0. Bit 3: This bit controls the Output 2 ( $\overline{\text{OUT 2}}$ ) signal, which is an auxiliary user-designated output. Bit 3 affects the  $\overline{\text{OUT 2}}$ output in a manner identical to that described above for bit 0.

**Bit 4:** This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (CTS, DSR, RI, and DCD) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four MODEM Control inputs, and the MODEM Control output pins are forced to their inactive state (high). In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. Their sources are external to the part. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

Bits 5 through 7: These bits are permanently set to logic 0.

#### 8.9 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MO-DEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

The contents of the MODEM Status Register are indicated in Table II and described below.

**Bit 0:** This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.

**Bit 1:** This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the DSR input to the chip has changed state since the last time it was read by the CPU.

**Bit 2:** This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the  $\overline{RI}$  input to the chip has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the  $\overline{\text{DCD}}$  input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

**Bit 4:** This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.

**Bit 5:** This bit is the complement of the Data Set Ready  $(\overline{DSR})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.

Bit 6: This bit is the complement of the Ring Indicator  $(\overline{RI})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.

**Bit 7:** This bit is the complement of the Data Carrier Detect  $(\overline{DCD})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 in the MCR.

#### 8.10 SCRATCHPAD REGISTER

This 8-bit Read/Write Register does not control the UART in anyway. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

#### 8.11 FIFO INTERRUPT MODE OPERATION

When the RCVR FIFO and receiver interrupts are enabled (FCR0=1, IER0=1) RCVR interrupts will occur as follows:

- A. The receive data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C. The receiver line status interrupt (IIR=06), as before, has higher priority than the received data available (IIR=04) interrupt.
- D. The data ready bit (LSR0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts will occur as follows:

- A. A FIFO timeout interrupt will occur, if the following conditions exist:
  - at least one character is in the FIFO
  - the most recent serial character received was longer than 4 continuous character times ago (if 2 stop bits are programmed the second one is included in this time delay).
  - the most recent CPU read of the FIFO was longer than 4 continuous character times ago.

This will cause a maximum character received to interrupt issued delay of 160 ms at 300 BAUD with a 12 bit character.

B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the baudrate).

- C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads one character from the RCVR FIFO.
- D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR0 = 1, IER1 = 1), XMIT interrupts will occur as follows:

- A. The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.
- B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE=1 and there have not been at least two bytes at the same time in the transmit FIFO, since the last THRE=1. The first transmitter interrupt after changing FCR0 will be immediate, if it is enabled.

Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.

### 8.12 FIFO POLLED MODE OPERATION

With FCR0=1 resetting IER0, IER1, IER2, IER3 or all to zero puts the UART in the FIFO Polled Mode of operation. Since the RCVR and XMITTER are controlled separately either one or both can be in the polled mode of operation.

In this mode the user's program will check RCVR and XMIT-TER status via the LSR. As stated previously:

LSR0 will be set as long as there is one byte in the RCVR FIFO.

LSR1 to LSR4 will specify which error(s) has occurred. Character error status is handled the same way as when in the interrupt mode, the IIR is not affected since IER2=0.

LSR5 will indicate when the XMIT FIFO is empty.

LSR6 will indicate that both the XMIT FIFO and shift register are empty.


LSR7 will indicate whether there are any errors in the RCVR FIFO.

There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT FIFOs are still fully capable of holding characters.

NS16550A


<u>9.</u>0

**Typical Applications** 



TL/C/8652-21

2-76




#### This shows the basic connections of an NS16550A to an 8088 CPU

2-77

the second state of the second state of an in the second state with the back state

A022312N

<u>9.</u>0



Gate Count 3,400 Transistor Count 10,300

NS16550A

2-78



# NS16450, INS8250A, NS16C450, INS82C50A **Universal Asynchronous Receiver/Transmitter**

### **General Description**

Each of these parts function as a serial data input/output interface in a microcomputer system. The system software determines the functional configuration of the UART via a TRI-STATE® 8-bit bidirectional data bus.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM. and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to  $(2^{16}-1)$ , and producing a 16  $\times$  clock for driving the internal transmitter logic. Provisions are also included to use this 16 imes clock to drive the receiver logic. The UART includes a complete MODEM-control capability and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing reguired to handle the communications link.

The NS16450 is an improved specification version of the INS8250A Universal Asynchronous Receiver/Transmitter (UART). The improved specifications ensure compatibility with the NS32032 and other state-of-the-art CPUs. Functionally, the NS16450 is equivalent to the INS8250A. The UART is fabricated using National Semiconductor's advanced scaled N-channel silicon-gate MOS process, XMOS.


The NS16C450 and INS82C50A are functionally equivalent to their XMOS counterparts, except that they are CMOS parts.

### **Features**

- Easily interfaces to most popular microprocessors.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream.
- Holding and shift registers eliminate the need for precise synchronization between the CPU and the serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator allows division of any input clock by 1 to  $(2^{16} - 1)$  and generates the internal  $16 \times \text{clock}.$
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:

  - Even, odd, or no-parity bit generation and detection
  - 1-, 1¹/₂-, or 2-stop bit generation - Baud generation (DC to 56k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data bus and control bus.
- Line break generation and detection.
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
  - Break, parity, overrun, framing error simulation.
- Fully prioritized interrupt system controls.

### **Connection Diagram**



TI /C/8401-1

## **Table of Contents**

# 1.0 ABSOLUTE MAXIMUM RATINGS 2.0 DC ELECTRICAL CHARACTERISTICS 3.0 AC ELECTRICAL CHARACTERISTICS 4.0 TIMING WAVEFORMS 5.0 BLOCK DIAGRAM

#### 6.0 PIN DESCRIPTIONS

6.1 Input Signals6.2 Output Signals6.3 Input/Out Signals

### 7.0 CONNECTION DIAGRAMS

#### 8.0 REGISTERS

8.1 Line Control Registers
8.2 Typical Clock Circuits
8.3 Programmable Baud Generator
8.4 Line Status Register
8.5 Interrupt Identification Register
8.6 Interrupt Enable Register
8.7 Modem Control Register
8.8 Modem Status Register
8.9 Scratchpad Register
9.0 TYPICAL APPLICATIONS

10.0 ORDERING INFORMATION 11.0 RELIABILITY INFORMATION

### **1.0 Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C

All Input or Output Voltages with Respect to V_{SS} Power Dissipation

-0.5V to +7.0V 700 mW

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

### 2.0 DC Electrical Characteristics

 $T_{A}$  = 0°C to +70°C,  $V_{CC}$  = +5V  $\pm5\%,\,V_{SS}$  = 0V, unless otherwise specified.

Symbol	Parameter	Conditions		NS16450 NS16C450 (Note 1)		8250A 0A (Note 1)	Units
-			Min	Max	Min	Max	
V _{ILX}	Clock Input Low Voltage		-0.5	0.8	-0.5	0.8	V
V _{IHX}	Clock Input High Voltage		2.0	V _{CC}	2.0	V _{CC}	V
VIL	Input Low Voltage		-0.5	0.8	-0.5	0.8	V
VIH	Input High Voltage		2.0	V _{CC}	2.0	V _{CC}	V
V _{OL}	Output Low Voltage	$I_{OL} = 1.6$ mA on all (Note 2)		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA (Note 2)	2.4		2.4		V
I _{CC} (AV)	Avg. Power Supply Current (V _{CC} ) XMOS Parts Only	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.25 \text{V}, \ensuremath{T}_A = 25^\circ \text{C} \\ \text{No Loads on output} \\ \text{SIN, DSR, DCD,} \\ \text{CTS, RI} = 2.4 \text{V} \\ \text{All other inputs} = 0.4 \text{V} \end{array}$		120		95	mA
I _{CC} (AV)	Avg. Power Supply Current (V _{CC} ) CMOS Parts Only	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 5.25 \text{V}, \ T_A = 25^\circ \text{C} \\ \text{No Loads on output} \\ \text{SIN, DSR, DCD,} \\ \text{CTS, RI} = 2.4 \text{V} \\ \text{All other inputs} = 0.4 \text{V} \\ \text{Baud Rate Generator} \\ \text{is 4 MHz} \\ \text{Baud Rate is 50k} \end{array}$		10		10	mA
կլ	Input Leakage	$V_{CC} = 5.25V, V_{SS} = 0V$		±10		±10	μA
I _{CL}	Clock Leakage	All other pins floating. $V_{IN} = 0V, 5.25V$		±10		±10	μΑ
l _{OZ}	TRI-STATE Leakage	$\begin{array}{l} V_{CC}=5.25V,V_{SS}=0V\\ V_{OUT}=0V,5.25V\\ 1)Chipdeselected\\ 2)WRITEmode,\\ chipselected \end{array}$		±20		±20	μΑ
VILMR	MR Schmitt VIL			0.8	-	0.8	V
VIHMR	MR Schmitt VIH		2.0		2.0		V

### **Capacitance** $T_A = 25^{\circ}C$ , $V_{CC} = V_{SS} = 0V$

Symbol Parameter		Conditions	Min	Тур	Max	Units
C _{XIN}	Clock Input Capacitance			15	20	pF
C _{XOUT}	Clock Output Capacitance	f _c = 1 MHz		20	30	pF
CIN	Input Capacitance	Unmeasured pins		6	10	pF
COUT	Output Capacitance	returned to V _{SS}		10	20	pF

Note 1: Inputs on the CMOS parts are TTL compatible; outputs on the CMOS parts drive to GND and  $V_{CC}$ . Note 2: Does not apply to XOUT.

Symbol	Parameter	Conditions		6450 6C450	INS8250A INS82C50A		Units
•			Min	Max	Min	Max	1
tADS	Address Strobe Width		60		90		ns
t _{AH}	Address Hold Time		0		0		ns
t _{AR}	RD, RD Delay from Address	(Note 1)	60		80		ns
t _{AS}	Address Setup Time		60		90		ns
t _{AW}	WR, WR Delay from Address	(Note 1)	60		80		ns
t _{CH}	Chip Select Hold Time		0		0		ns
t _{CS}	Chip Select Setup Time		60		90		ns
tcsc	Chip Select Output Delay from Select	@100 pF loading (Note 1)		100		125	ns
tCSR	RD, RD Delay from Chip Select	(Note 1)	50		80		ns
tcsw	WR, WR Delay from Select	(Note 1)	50		80	****	ns
t _{DH}	Data Hold Time		40		60		ns
t _{DS}	Data Setup Time		40		90		ns
t _{HZ}	RD, RD to Floating Data Delay	@100 pF loading (Note 3)	0	100	0	100	ns
t _{MR}	Master Reset Pulse Width		5		10		μs
t _{RA}	Address Hold Time from RD, RD	(Note 1)	20		20	· · · · · · ·	ns
t _{RC}	Read Cycle Delay		175		500	• .	ns
RCS	Chip Select Hold Time from RD, RD	(Note 1)	20		20		ns
t _{RD}	RD, RD Strobe Width	······	125		175		ns
t _{RDD}	RD, RD to Driver Disable Delay	@100 pF loading (Note 3)		60		75	ns
t _{RVD}	Delay from RD, RD to Data	@100 pF loading		125		175	ns
t _{WA}	Address Hold Time from WR, WR	(Note 1)	20		20		ns
t _{WC}	Write Cycle Delay		200		500		ns
t _{WCS}	Chip Select Hold Time from WR, WR	(Note 1)	20		20		ns
twR	WR, WR Strobe Width		100		175		ns
t _{XH}	Duration of Clock High Pulse	External Clock (3.1 MHz Max.)	140		140		ns
t _{XL}	Duration of Clock Low Pulse	External Clock (3.1 MHz Max.)	140		140		ns
RC	Read Cycle = $t_{AR} + t_{RD} + t_{RC}$		360		755		ns
WC	Write Cycle = $t_{AW} + t_{WR} + t_{WC}$		360		755		ns
Baud Ge	enerator	Learning and the second s	· · · ·	-L		L	
N	Baud Divisor		1	2 ¹⁶ -1	1	2 ¹⁶ -1	1
t _{BHD}	Baud Output Positive Edge Delay	100 pF Load		175		250	ns
t _{BLD}	Baud Output Negative Edge Delay	100 pF Load		175		250	ns
t _{HW}	Baud Output Up Time	$f_X = 3 MHz, \div 3, 100 pF Load$	250		250		ns
tLW	Baud Output Down Time	$f_X = 2 MHz, \div 2, 100 pF Load$	425		425		ns
Receive	r	L	`.			• • • • •	
RINT	Delay from RD, RD (RD RBR or RD LSR) to Reset Interrupt	100 pF Load		1		1	μs
t _{SCD}	Delay from RCLK to Sample Time			2	· · ·	2	μs
tsint	Delay from Stop to Set Interrupt			1		- 1	RCL Cycle (Note

Note 2: RCLK is equal to  $t_{XH} \text{ and } t_{XL}.$ 

Note 3: Charge and discharge time is determined by  $V_{\text{OL}},\,V_{\text{OH}}$  and the external loading.


Symbol	Parameter	Conditions		6450 6C450		8250A 82C50A	Units
-			Min	Max	Min	Max	
Transmit	tter						
t _{HR}	Delay from WR, WR (WR THR) to Reset Interrupt	100 pF Load		175		1000	ns
t _{IR}	Delay from RD, RD (RD IIR) to Reset Interrupt (THRE)	100 pF Load		250		1000	ns
t _{IRS}	Delay from Initial INTR Reset to Transmit Start		24	40	24	40	BAUDOUT Cycles
t _{SI}	Delay from Initial Write to Interrupt	(Note 1)	16	24	16	24	BAUDOUT Cycles
t _{STI}	Delay from Stop to Interrupt (THRE)		8	8	8	8	BAUDOUT Cycles
Modem (	Control						
t _{MDO}	Delay from WR, WR (WR MCR) to Output	100 pF Load		200		1000	ns
t _{RIM}	Delay to Reset Interrupt from RD, RD (RD MSR)	100 pF Load		250		1000	ns
t _{SIM}	Delay to Set Interrupt from MODEM Input	100 pF Load		250		1000	ns


Note 1: For both the NS16C450 and INS82C50A,  $t_{SI}$  is a minimum of 16 and a maximum of 48 BAUDOUT cycles.

Note 2: For both the NS16C450 and INS82C50A,  $t_{IRS}$  is a minimum of 24 and a maximum of 40 BAUDOUT cycles.

4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1)









TL/C/8401-3


TL/C/8401-2 Note 3: The 2.4V and 0.4V levels are the voltages that the inputs are driven to during AC testing. Note 4: The 2.0V and 0.8V levels are the voltages at which the timing tests are made.



.

2






2-85

2

### 5.0 Block Diagram



Note: Applicable pinout numbers are included within parenthesis.

### 6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.

In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

### 6.1 INPUT SIGNALS

Chip Select (CS0, CS1,  $\overline{CS2}$ ), Pins 12–14: When CS0 and CS1 are high and  $\overline{CS2}$  is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If  $\overline{ADS}$  is always low, valid chip selects should stabilize according to the t_{CSW} parameter.

**Read (RD, \overline{RD}), Pins 22 and 21:** When RD is high or  $\overline{RD}$  is low while the chip is selected, the CPU can read status information or data from the selected UART register.

Note: Only an active RD or  $\overline{\text{RD}}$  input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the  $\overline{\text{RD}}$  input permanently high, when it is not used.

Write (WR, WR), Pins 19 and 18: When WR is high or WR is low while the chip is selected, the CPU can write control words or data into the selected UART register.

TL/C/8401-10

Note: Only an active WR or  $\overline{\rm WR}$  input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the  $\overline{\rm WR}$  input permanently high, when it is not used.

Address Strobe ( $\overline{ADS}$ ), Pin 25: The positive edge of an active Address Strobe ( $\overline{ADS}$ ) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals. Note: An active  $\overline{ADS}$  input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, the the  $\overline{ADS}$  input permanently low.

Register Select (A0, A1, A2), Pins 26–28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

# 6.0 Pin Descriptions (Continued)

Register Addresses								
DLAB	A ₂	<b>A</b> 1	A ₀	Register				
0	0	0	0	Receiver Buffer (read),				
				Transmitter Holding				
				Register (write)				
0	0	0	1	Interrupt Enable				
X	0	1	0	Interrupt Identification				
				(read only)				
X	0	1	1	Line Control				
X	1	0	0	MODEM Control				
Х	1	0	1	Line Status				
X	1	1	0	MODEM Status				
Х	1	1	1	Scratch				
1	0	0	0	Divisor Latch				
				(least significant byte)				
1	0	0	1	Divisor Latch				
				(most significant byte)				

**Master Reset (MR), Pin 35:** When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, OUT 7, OUT 2, RTS, DTR) are affected by an active MR input. (Refer to Table I.) This input is buffered with a TTL-compatible Schmitt Trigger with 0.5V typical hysteresis.

Receiver Clock (RCLK), Pin 9: This input is the 16  $\times$  baud rate clock for the receiver section of the chip.

Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).

**Clear to Send (CTS), Pin 36:** When low, this indicates that the MODEM or data set is ready to exchange data. The CTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the  $\overline{\text{CTS}}$  signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the  $\overline{\text{CTS}}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{\text{CTS}}$  has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**Data Set Ready (DSR), Pin 37:** When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The DSR signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the DSR signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the DSR input has changed state since the previous reading of the MODEM Status Register.

Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Carrier Detect ( $\overline{DCD}$ ), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The  $\overline{DCD}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the  $\overline{DCD}$  signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the  $\overline{DCD}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{\text{DCD}}$  has no effect on the receiver.

Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**Ring Indicator (RI), Pin 39:** When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The RI signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the RI signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the RI input **signal** has changed from a low to a high state since the previous reading of the MODEM Status Register.

V_{CC}, Pin 40: +5V supply.

VSS, Pin 20: Ground (0V) reference.

### 6.2 OUTPUT SIGNALS

Data Terminal Ready (DTR), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

Request to Send (RTS), Pin 32: When low, this informs the MODEM or data set that the UART is ready to exchange data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

Output 1 (OUT 1), Pin 34: This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.

Output 2 (OUT 2), Pin 31: This user-designated output can be set to an active low, by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.

Chip Select Out (CSOUT), Pin 24: When high, it indicates that the chip has been selected by active, CS0, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logic 1. CSOUT goes low when the UART is deselected.

**Driver Disable (DDIS), Pin 23:** This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART (see Typical Interface for a High Capacity Data Bus).

**Baud Out (BAUDOUT), Pin 15:** This is the 16  $\times$  clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.


Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status interrupt is enabled.

### 6.0 Pin Descriptions (Continued)


Interrupt (INTR), Pin 30: This goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Line Status; Received Data Available; Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.

Serial Output (SOUT), Pin 11: This is the composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation or when the transmitter is idle.

### 7.0 Connection Diagrams




#### Top View



### 6.3 INPUT/OUTPUT SIGNALS

**Data** (D₇–D₀) **Bus**, **Pins 1–8:** This bus is comprised of eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the  $D_7-D_0$  Data Bus.

**External Clock Input/Output (XIN, XOUT) Pins 16 and 17:** These two pins connect the main timing reference (crystal or signal clock) to the UART. When a crystal oscillator or a clock signal is provided, it drives the UART via XIN (see typical oscillator network illustration).



Top View

Order Number NS16450V, NS-16450V, INS8250AV, NS16C450V or INS82C50AV See NS Package Number V44A

Register/Signal	Reset Control	Reset State
Interrupt Enable Register	Master Reset	0000 0000 (Note 1)
Interrupt Identification Register	Master Reset	<b>0000 0</b> 001
Line Control Register	Master Reset	0000 0000
MODEM Control Register	Master Reset	0000 0000
Line Status Register	Master Reset	<b>0</b> 110 0000
MODEM Status Register	Master Reset	XXXX 0000 (Note 2)
SOUT	Master Reset	High
INTR (RCVR Errs)	Read LSR/MR	Low
INTR (RCVR Data Ready)	Read RBR/MR	Low
INTR (THRE)	Read IIR/Write THR/MR	Low
INTR (Modem Status Changes)	Read MSR/MR	Low
OUT 2	Master Reset	High
RTS	Master Reset	High
DTR	Master Reset	High
OUT 1	Master Reset	High

TABLE | LIABT Reset Europtions

Note 2: Bits 7-4 are driven by the input signals.

# 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

#### **8.1 LINE CONTROL REGISTER**

The system programmer specifies the format of the asynchronous data communications exchange and sets the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow: **Bits 0 and 1:** These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

Bit 1	Bit 0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

**Bit 2:** This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0, one Stop bit is generated or checked in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a half Stop bits are generated. If

	TABLE II. Summary of Registers										
					Regi	ster Addro	ess				
	0 DLAB=0	0 DLAB=0	1 DLAB = 0	2	3	4	5	6	7	0 DLAB = 1	1 DLAB = 1
Bit No.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	Interrupt Ident. Register (Read Only)	Line Control Register	MODEM Control Register	Line Status Register	MODEM Status Register	Scratch Reg- ister	Divisor Latch (LS)	Divisor Latch (MS)
	RBR	THR	IER	IIR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit 0 (Note 1)	Data Bit 0	Received Data Available	"0" if Interrupt Pending	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta Clear to Send (DCTS)	Bit 0	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Transmitter Holding Register Empty	Interrupt ID Bit (0)	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Receiver Line Status	Interrupt ID Bit (1)	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	MODEM Status	0	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carrier Detect (DDCD)	Bit 3	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	0	Set Break	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	0	Divisor Latch Access Bit (DLAB)	0	0	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

Note 1: Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.

Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

**Bit 5:** This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.

**Bit 6:** This bit is the Break Control bit. It causes a break condition to be transmitted by the UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by clearing bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

- Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is used, no erroneous or extraneous characters will be transmitted because of the break.
- 1. Load an all 0s, pad character, in response to THRE.
- 2. Set break after the next THRE.
- 3. Wait for the transmitter to be idle, (TEMT=1), and clear break when normal transmission has to be restored.


During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

**Bit 7:** This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.


#### TABLE III. Baud Rates Using 1.8432 MHz Crystal

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	2304	<u> </u>
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	ilan sa 🗕 sa sa
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	2.86





TL/C/8401-12



**Typical Oscillator Networks** 

Crystal	R _P	R _{X2}	C ₁	C ₂
1.8-3.1 MHz	1 MΩ	1.5k	10-30 pF	40–60 pF

#### TABLE IV. Baud Rates Using 3.072 MHz Crystal

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	3840	· _
75	2560	<u> </u>
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	-
600	320	
1200	160	l de l'Anna <del>- l</del> de l'Anna
1800	107	0.312
2000	96	
2400	80	la an <u>-</u> San Arr
3600	53	0.628
4800	40	$\frac{1}{2} \sum_{i=1}^{n} \frac{1}{i} \sum_{i=1}^{n} \frac{1}$
7200	27	1.23
9600	20	
19200	10	<u> </u>
38400	5	

### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 3.1 MHz and dividing it by any divisor from 1 to  $2^{16}-1$ . The output frequency of the Baud Generator is  $16 \times$  the Baud [divisor # = (frequency input)  $\div$  (baud rate  $\times$  16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Tables III and IV provide decimal divisors to use with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively for common baud rates. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a division of 0 is **not** recommended.

Note: The maximum operating frequency of the Baud Generator is 3.1 MHz. However, when using divisors of 3 and below, the maximum frequency is equal to the divisor in MHz. For example, if the divisor is 1, then the maximum frequency is 1 MHz. In no case should the data rate be greater than 56k Baud.

### **8.4 LINE STATUS REGISTER**

This 8-bit register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow:

**Bit 0:** This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register. Bit 0 is reset to a logic 0 by reading the data in the Receiver Buffer Register.

**Bit 1:** This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register.

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parityselect bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register.

**Bit 3:** This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is a logic 0 (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. Restarting after a break is received, requires the SIN pin to be logical 1 for at least  $\frac{1}{2}$  bit time.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

**Bit 5:** This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 whenever the CPU loads the Transmitter Holding Register.

**Bit 6:** This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character.

Bit 7: This bit is permanently set to logic 0.

Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

Interrupt Identification Register			Interrupt Set and Reset Functions			
Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control
0	0	1	_	None	None	
1	1	0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register
1	0	0	Second	Received Data Available	Receiver Data Available	Reading the Receiver Buffer Register
0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) o Writing into the Trans mitter Holding Register
0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register

#### **TABLE V. Interrupt Control Functions**

#### 8.5 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:

**Bit 0:** This bit can be used in an interrupt environment to indicate whether an interrupt condition is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table V.

Bits 3 through 7: These five bits of the IIR are always logic 0.

#### **8.6 INTERRUPT ENABLE REGISTER**

This register enables the four types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of this register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.

**Bit 0:** This bit enables the Received Data Available Interrupt when set to logic 1.

**Bit 1:** This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

**Bit 2:** This bit enables the Receiver Line Status Interrupt when set to logic 1.

**Bit 3:** This bit enables the MODEM Status Interrupt when set to logic 1.

Bits 4 through 7: These four bits are always logic 0.

#### 8.7 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register (MCR) are indicated in Table II and are described below. Table II shows the contents of the MCR. Details on each bit follow.

**Bit 0:** This bit controls the Data Terminal Ready (DTR) output. When bit 0 is set to a logic 1, the DTR output is forced to a logic 0. When bit 0 is reset to a logic 0, the DTR output is forced to a logic 1.

Note: The DTR output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.

**Bit 1:** This bit controls the Request to Send ( $\overline{RTS}$ ) output. Bit 1 affects the  $\overline{RTS}$  output in a manner identical to that described above for bit 0.

Bit 2: This bit controls the Output 1 (OUT 1) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0.

**Bit 3:** This bit controls the Output 2 ( $\overline{OUT}$  2) signal, which is an auxiliary user-designated output. Bit 3 affects the  $\overline{OUT}$  2 output in a manner identical to that described above for bit 0.

**Bit 4:** This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (CTS, DSR, RI, and DCD) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four MODEM Control inputs. The MODEM Control output pins are forced to their inactive state (high). In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

Bits 5 through 7: These bits are permanently set to logic 0.

#### 8.8 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

Table II shows the contents of the MSR. Details on each bit follow.

**Bit 0:** This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.

**Bit 1:** This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the DSR input to the chip has changed state since the last time it was read by the CPU.

Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the  $\overline{\text{RI}}$  input to the chip has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the  $\overline{\text{DCD}}$  input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

9.0 Typical Applications

**Bit 4:** This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.


**Bit 5:** This bit is the complement of the Data Set Ready  $(\overline{\text{DSR}})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.

**Bit 6:** This bit is the complement of the Ring Indicator  $(\overline{RI})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.

**Bit 7:** This bit is the complement of the Data Carrier Detect  $(\overline{DCD})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 in the MCR.

#### **8.9 SCRATCHPAD REGISTER**

This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.




### This shows the basic connections of an NS16450 to an NS32016 CPU

TL/C/8401-14

2

### NS16450/INS8250A/NS16C450/INS82C50A






TL/C/8401-15

2-94


# 9.0 Typical Applications (Continued)



TL/C/8401-16

# **10.0 Ordering Information**

Order Number	Description
Plastic Dip Package	
NS16450N )	
or }	high speed part
NS-16450N	
INS8250AN	$V_{CC} = 5V \pm 5\%$
NS16C450N	CMOS high speed part
INS82C50AN	$CMOS V_{CC} = 5V \pm 5\%$
Plastic Chip Carrier Package	
NS16450V	
or }	high speed part
NS-16450V	
INS8250A	$V_{CC} = 5V \pm 5\%$
NS16C450V	CMOS high speed part
INS82C50AV	$CMOS V_{CC} = 5V \pm 5\%$



TL/C/8401-17

# **11.0 Reliability Information**

Gate Count	
XMOS	2,000
CMOS	1,600
Transistor Count	
XMOS	4,500
CMOS	6,300



National Semiconductor Corporation

## **General Description**

Each of these parts function as a serial data input/output interface in a microcomputer system. The system software determines the functional configuration of the UART via a TRI-STATE® 8-bit bidirectional data bus.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).


The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to  $(2^{16}-1)$ , and producing a 16  $\times$  clock for driving the internal transmitter logic. Provisions are also included to use this 16  $\times$  clock to drive the receiver logic. The UART includes a complete MODEM-control capability and a processor-interrupt system. Interrupts can be programmed to the user's requirements minimizing the computing required to handle the communications link.

National's INS8250 universal asynchronous receiver transmitter (UART) is the unanimous choice of almost every PC and add-on manufacturer in the world. The INS8250 is a programmable communications chip available in a standard 40-pin dual-in-line and a 44-pin PCC package. The chip is fabricated using N-channel silicon gate technology.

#### Features

- Easily interfaces to most popular microprocessors.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream.
- Holding and shift registers eliminate the need for precise synchronization between the CPU and the serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator allows division of any input clock by 1 to (2¹⁶ 1) and generates the internal 16  $\times$  clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
  - 5-, 6-, 7-, or 8-bit characters
  - Even, odd, or no-parity bit generation and detection
  - 1-,  $1\frac{1}{2}$ -, or 2-stop bit generation
  - Baud generation (DC to 56k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data bus and control bus.
- Line break generation and detection.
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
  - Break, parity, overrun, framing error simulation.
- Fully prioritized interrupt system controls.

# **Connection Diagram**



TL/C/9329-1

2

# **Table of Contents**

#### 1.0 ABSOLUTE MAXIMUM RATINGS

#### 2.0 DC ELECTRICAL CHARACTERISTICS

#### **3.0 AC ELECTRICAL CHARACTERISTICS**

**4.0 TIMING WAVEFORMS** 

#### 5.0 BLOCK DIAGRAM

#### 6.0 PIN DESCRIPTIONS

6.1 Input Signals6.2 Output Signals6.3 Input/out Signals

#### 7.0 CONNECTION DIAGRAMS

#### 8.0 REGISTERS

8.1 Line Control Registers
8.2 Typical Clock Circuits
8.3 Programmable Baud Generator
8.4 Line Status Register
8.5 Interrupt Indentification Register
8.6 Interrupt Enable Register
8.7 Modem Control Register
8.8 Modem Status Register

#### 9.0 TYPICAL APPLICATIONS

#### **10.0 ORDERING INFORMATION**

#### **11.0 RELIABILITY INFORMATION**

# **1.0 Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias Storage Temperature 0°C to +70°C -65°C to +150°C All Input or Output Voltages with Respect to V_{SS}

Power Dissipation

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

-0.5V to +7.0V

400 mW

# 2.0 DC Electrical Characteristics

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.

Symbol	Parameter	Conditions	INS	8250	INS	3250-B	Units
oymoor			Min	Max	Min	Max	onits
V _{ILX}	Clock Input Low Voltage		-0.5	0.8	-0.5	0.8	V
V _{IHX}	Clock Input High Voltage		2.0	V _{CC}	2.0	V _{CC}	V
VIL	Input Low Voltage		-0.5	0.8	-0.5	0.8	V
VIH	Input High Voltage		2.0	V _{CC}	2.0	V _{CC}	V
V _{OL}	Output Low Voltage	$I_{OL} = 1.6 \text{ mA on all (Note 1)}$		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA (Note 1)	2.4		2.4		V
I _{CC} (AV)	Avg. Power Supply Current (V _{CC} )	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.25 V, \ T_A = 25^\circ C \\ \text{No Loads on output} \\ \text{SIN, DSR, DCD,} \\ \text{CTS, RI} = 2.4 V \\ \text{All other inputs} = 0.4 V \end{array}$		80		80	mA
կլ	Input Leakage	$V_{CC} = 5.25V, V_{SS} = 0V$		±10		±10	μΑ
I _{CL}	Clock Leakage	All other pins floating. $V_{IN} = 0V, 5.25V$		±10		±10	μΑ
loz	TRI-STATE Leakage	$\begin{array}{l} V_{CC}=5.25V,V_{SS}=0V\\ V_{OUT}=0V,5.25V\\ 1)Chipdeselected\\ 2)WRITEmode,\\ chipselected \end{array}$		±20		±20	μΑ

# **Capacitance** $T_A = 25^{\circ}C$ , $V_{CC} = V_{SS} = 0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{XIN}	Clock Input Capacitance			15	20	pF
C _{XOUT}	Clock Output Capacitance	f _c = 1 MHz		20	30	pF
CIN	Input Capacitance	Unmeasured pins		6	10	pF
COUT	Output Capacitance	returned to V _{SS}		10	20	pF

Note 1: Does not apply to XOUT.

Symbol	Parameter	Conditions	INS	3250	INS82	250-B	Units
Cymbol	T aldificter	Conditions	Min	Max	Min	Max	
tADS	Address Strobe Width		90		120		ns
t _{AH}	Address Hold Time		0		60		ns
t _{AR}	RD/RD Delay from Address	(Note 1)	110		110		ns
t _{AS}	Address Setup Time		110		110		ns
t _{CH}	Chip Select Hold Time		0		60		ns
t _{CS}	Chip Select Setup Time		110		110		ns
tcsc	Chip Select Output Delay from Select	@100 pF loading (Note 1)		200		200	ns
t _{CSR}	RD/RD Delay from Chip Select	(Note 1)	110		110		ns
tcss	Chip Select Output Delay from Strobe		0	150	0	150	ns
t _{CSW}	WR/WR Delay from Select	(Note 1)	160		160	1	ns
t _{DH}	Data Hold Time		60		100		ns
t _{DS}	Data Setup Time		175		350		ns
t _{HZ}	RD/RD to Floating Data Delay	@100 pF loading (Note 3)	0	150	0	150	ns
t _{MR}	Master Reset Pulse Width		10		10		μs
t _{RA}	Address Hold Time from RD/RD	(Note 1)	50		50		ns
t _{RC}	Read Cycle Delay	· · · · · · · · · · · · · · · · · · ·	1735		1735		ns
t _{RCS}	Chip Select Hold Time from RD/RD	(Note 1)	50		50		ns
t _{RD}	RD/RD Strobe Width		175	++	350		ns
t _{RDA}	Read Strobe Delay		0	<u>+</u> +	0		ns
tRDD	RD/RD to Driver Disable Delay	@100 pF loading (Note 3)		150		250	ns
tRVD	Delay from RD/RD to Data	@100 pF loading		250		300	ns
twA	Address Hold Time from WR/WR	(Note 1)	50		50		ns
twc	Write Cycle Delay		1785		1785		ns
twcs	Chip Select Hold Time from WR/WR	(Note 1)	50		50		ns
twDA	Write Strobe Delay		50		50		ns
twR	WR/WR Strobe Width		175		350		ns
t _{XH}	Duration of Clock High Pulse	External Clock (3.1 MHz Max.)	140		140		ns
txL	Duration of Clock Low Pulse	External Clock (3.1 MHz Max.)	140	1	140		ns
RC	Read Cycle = $t_{AR} + t_{DIW} + t_{RC}$		2000		2205		ns
wc	Write Cycle = $t_{DDA} + t_{DOW} + t_{WC}$		2100	<u> </u>	2305		ns
Baud Ge		L		1			1
N	Baud Divisor		1	216-1	1	2 ¹⁶ -1	
t _{BHD}	Baud Output Positive Edge Delay	100 pF Load		250		250	ns
tBLD	Baud Output Negative Edge Delay	100 pF Load		250		250	ns
thw	Baud Output Up Time	$f_X = 3 \text{ MHz}, \div 3, 100 \text{ pF Load}$	330		330		ns
tLW	Baud Output Down Time	$f_X = 2 MHz, \div 2, 100 pF Load$	425		425		ns
Receive		·X					
RINT	Delay from RD/RD (RD RBR or RD LSR) to Reset Interrupt	100 pF Load		1000		1000	ns
t _{SCD}	Delay from RCLK to Sample Time			2000		2000	ns
tSINT	Delay from Stop to Set Interrupt			2000		2000	ns

Note 2: Charge and discharge time is determined by  $V_{\text{OL}},\,V_{\text{OH}}$  and the external loading.

2-99

2


INS8250/INS8250-B


# INS8250/INS8250-B

Symbol	Parameter	Conditions	INS	250	INS8	2C50-B	Units
Symbol	Falameter	Conditions	Min	Max	Min	Max	
Transmit	iter						
t _{HR}	Delay from WR/WR (WR THR) to Reset Interrupt	100 pF Load		1000		1000	ns
t _{IR}	Delay from RD/RD (RD IIR) to Reset Interrupt (THRE)	100 pF Load		1000		1000	ns
t _{IRS}	Delay from Initial INTR Reset to Transmit Start			16		16	BAUDOU ⁻ Cycles
t _{SI}	Delay from Initial Write to Interrupt			50		50	BAUDOU Cycles
t _{SS}	Delay from Stop to Next Start			1000		1000	ns
t _{STI}	Delay from Stop to Interrupt (THRE)			8		8	BAUDOU ⁻ Cycles
Modem (	Control						
t _{MDO}	Delay from WR/WR (WR MCR) to Output	100 pF Load		1000		1000	ns
t _{RIM}	Delay to Reset Interrupt from RD/RD (RD MSR)	100 pF Load		1000		1000	ns
tSIM	Delay to Set Interrupt from MODEM Input	100 pF Load		1000		1000	ns

# 4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1)









TL/C/9329-2


Note 1: The 2.4V and 0.4V levels are the voltages that the inputs are driven to during AC testing. Note 2: The 2.0V and 0.8V levels are the voltages at which the timing tests are made.






2-101

2



# 5.0 Block Diagram



Note: Applicable pinout numbers are included within parenthesis.

#### 6.0 Pin Descriptions

The following describes the function of all UART, pins. Some of these descriptions reference internal circuits.

In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

#### 6.1 INPUT SIGNALS

Chip Select (CS0, CS1,  $\overline{CS2}$ ), Pins 12–14: When CS0 and CS1 are high and  $\overline{CS2}$  is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If  $\overline{ADS}$  is always low valid chip selects should stabilize according to the t_{CSW} parameter.

**Read (RD, \overline{RD}), Pins 22 and 21:** When RD is high or  $\overline{RD}$  is low while the chip is selected, the CPU can read status information or data from the selected UART register.

**Note:** Only an active RD or  $\overline{\text{RD}}$  input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the  $\overline{\text{RD}}$  input permanently high, when it is not used.

Write (WR, WR), Pins 19 and 18: When WR is high or WR is low while the chip is selected, the CPU can write control words or data into the selected UART register.

TL/C/9329-10

Note: Only an active WR or  $\overline{WR}$  input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the  $\overline{WR}$  input permanently high, when it is not used.

Address Strobe ( $\overline{ADS}$ ), Pin 25: The positive edge of an active Address Strobe ( $\overline{ADS}$ ) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals. Note: An active  $\overline{ADS}$  input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, the the  $\overline{ADS}$  input permanently low.

Register Select (A0, A1, A2), Pins 26–28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

INS8250/INS8250-B

#### 6.0 Pin Descriptions (Continued)

DLAB	A ₂	A ₁	A ₀	Register
0	0	0	0	Receiver Buffer (read),
				Transmitter Holding
				Register (write)
0	0	0	1	Interrupt Enable
X	0	1	0	Interrupt Identification
				(read only)
X	0	1	1	Line Control
X	1	0	0	MODEM Control
X	1	0	1	Line Status
X	1	1	0	MODEM Status
1	0	0	0	Divisor Latch
				(least significant byte)
1	0	0	1	Divisor Latch
				(most significant byte)

Register Addresses

Master Reset (MR), Pin 35: When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, OUT 1, OUT 2, RTS, DTR) are affected by an active MR input. (Refer to Table I.).

**Receiver Clock (RCLK), Pin 9:** This input is the  $16 \times$  baud rate clock for the receiver section of the chip.

Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).

Clear to Send (CTS), Pin 36: When low, this indicates that the MODEM or data set is ready to exchange data. The  $\overline{CTS}$ signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the  $\overline{CTS}$  signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the  $\overline{CTS}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{CTS}$  has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Set Ready (DSR), Pin 37: When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The DSR signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the DSR signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the DSR input has changed state since the previous reading of the MODEM Status Register.

Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Carrier Detect ( $\overline{DCD}$ ), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The  $\overline{DCD}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the  $\overline{DCD}$  signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the  $\overline{DCD}$  input has changed state since the previous reading of the MODEM Status Register.  $\overline{\text{DCD}}$  has no effect on the receiver.

Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**Ring Indicator (RI), Pin 39:** When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The  $\overline{RI}$  signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the  $\overline{RI}$  signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the  $\overline{RI}$  input **signal** has changed from a low to a high state since the previous reading of the MODEM Status Register.

Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status Interrupt is enabled.

V_{CC}, Pin 40: +5V supply.

VSS, Pin 20: Ground (0V) reference.

#### **6.2 OUTPUT SIGNALS**

Data Terminal Ready (DTR), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state.

**Request to Send (RTS), Pin 32:** When low, this informs the MODEM or data set that the UART is ready to exchange data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state.

**Output 1 (OUT 1), Pin 34:** This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. In the XMOS parts this will achieve TTL levels.

Output 2 (OUT 2), Pin 31: This user-designated output can be set to an active low by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. In the XMOS parts this will achieve TTL levels.

Chip Select Out (CSOUT), Pin 24: When high, it indicates that the chip has been selected by active, CS0, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logic 1. CSOUT goes low when the UART is deselected.

**Driver Disable (DDIS), Pin 23:** This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART (see Typical Interface for a High Capacity Data Bus).


**Baud Out (BAUDOUT), Pin 15:** This is the  $16 \times \text{clock}$  signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.

# 6.0 Pin Descriptions (Continued)

Interrupt (INTR), Pin 30: This goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Line Status; Received Data Available; Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.

Serial Output (SOUT), Pin 11: This is the composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation or when the transmitter is idle.

# 7.0 Connection Diagrams




TL/C/9329-11

#### 6.3 INPUT/OUTPUT SIGNALS

**Data** (D₇–D₀) **Bus**, **Pins** 1–8: This bus is comprised of eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the  $D_7-D_0$  Data Bus.

**External Clock Input/Output (X_{IN}, X_{OUT}) Pins 16 and 17:** These two pins connect the main timing reference (crystal or signal clock) to the UART. When a crystal oscillator or a clock signal is provided, it drives the UART via XIN (see typical oscillator network illustration).



#### Order Number INS8250V-B See NS Package Number V44A

-
Order Number INS8250N, INS8250N-B or
INS8250N/A+
See NS Package Number N40A

**Top View** 

Register/Signal	Reset Control	Reset State
Interrupt Enable Register	Master Reset	0000 0000 (Note 1)
Interrupt Identification Register	Master Reset	<b>00000</b> 001
Line Control Register	Master Reset	0000 0000
MODEM Control Register	Master Reset	0000 0000
Line Status Register	Master Reset	<b>0</b> 110 0000
MODEM Status Register	Master Reset	XXXX 0000 (Note 2)
SOUT	Master Reset	High
INTR (RCVR Errs)	Read LSR/MR	Low
INTR (RCVR Data Ready)	Read RBR/MR	Low
INTR (THRE)	Read IIR/Write THR/MR	Low
INTR (Modem Status Changes)	Read MSR/MR	Low
OUT 2	Master Reset	High
RTS	Master Reset	High
DTR	Master Reset	High
OUT 1	Master Reset	High

TABLE LUADT Depart Eurotions

Note 1: Underlined bits are permanently low.

Note 2: Bits 7-4 are driven by the input signals.

# 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

#### **8.1 LINE CONTROL REGISTER**

The system programmer specifies the format of the asynchronous data communications exchange and sets the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow: **Bits 0 and 1:** These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

Bit 1	Bit 0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

**Bit 2:** This bit specifies the number of Stop bits transmitted and recevied in each serial character. If bit 2 is a logic 0, one Stop bit is generated or checked in the serial data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0

					Register	Address				
	0 DLAB=0	0 DLAB=0	1 DLAB=0	2	3	4	5	6	0 DLAB = 1	1 DLAB = 1
Bit No.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	Interrupt Ident. Register (Read Only)	Line Control Register	MODEM Control Register	Line Status Register	MODEM Status Register	Divisor Latch (LS)	Division Latch (MS)
	RBR	THR	IER	IIR	LCR	MCR	LSR	MSR	DLL	DLM
0	Data Bit 0 (Note 1)	Data Bit 0	Received Data Available	"0" if Interrupt Pending	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta 0 Clear to Send (DCTS)	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Transmitter Holding Register Empty	Interrupt ID Bit (0)	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Receiver Line Status	Interrupt ID Bit (1)	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	MODEM Status	0	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carrier Detect (DDCD)	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Even Parity Select (EPS)	Loop	Break Interrupt (Bl)	Clear to Send (CTS)	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	0	Set Break	0	Transmitter Shift Register Empty (TSRE)	Ring Indicator (RI)	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	0	Divisor Latch Access Bit (DLAB)	0	0	Data Carrier Detect (DCD)	Bit 7	Bit 15

**TABLE II. Summary of Registers** 

# NS8250/INS8250-E

#### 8.0 Registers (Continued)

and 1, one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop bit only, regardless of the number of Stop bits selected.

**Bit 3:** This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

**Bit 4:** This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

**Bit 5:** This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.

**Bit 6:** This bit is the Break Control bit. It causes a break condition to be transmitted by the UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by clearing bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

- Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is used no erroneous or extraneous characters will be transmitted because of the break.
- 1. Load an all 0s, pad character, in response to THRE.

2. Set break after the next THRE.

 Wait for the transmitter to be idle, (TSRE = 1), and clear break when normal transmission has to be restored


During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

**Bit 7:** This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.


#### TABLE III. Baud Rates Using 1.8432 MHz Crystal

		g 1.0402 Millz Oryotan
Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	2304	
75	1536	_
110	1047	0.026
134.5	857	0.058
150	768	_
300	384	_
600	192	_
1200	96	
1800	64	·
2000	58	0.69
2400	48	_
3600	32	
4800	24	_
7200	16	_
9600	12	
19200	6	—
38400	3	—
56000	2	2.86

# **8.2 Typical Clock Circuits**



TL/C/9329-12



TL/C/9329-13

#### **Typical Oscillator Networks**

Crystal	R _P	R _{X2}	<b>C</b> 1	C ₂
1.8-3.1 MHz	1 MΩ	1.5k	10-30 pF	40–60 pF

#### TABLE IV. Baud Rates Using 3.072 MHz Crystal

Desired Baud Rate	Decimal Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual
50	3840	_
75	2560	_ '
110	1745	0.026
134.5	1428	0.034
150	1280	_
300	640	<u> </u>
600	320	
1200	160	_
1800	107	0.312
2000	96	
2400	80	_
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	_
19200	10	— ·
38400	5	

2

#### 8.0 Registers (Continued)

#### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 3.1 MHz and dividing it by any divisor from 1 to  $2^{16}-1$ . The output frequency of the Baud Generator is  $16 \times$  the Baud [divisor # = (frequency input)  $\div$  (baud rate  $\times$  16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Tables III and IV provide decimal divisors to use with crystal frequencies of 1.8432 MHz and 3.072 MHz, respectively, for common baud rates. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a division of 0 is **not** recommended.

Note: The maximum operating frequency of the Baud Generator is 3.1 MHz. However, when using divisors of 3 and below, the maximum frequency is equal to the divisor in MHz. For example, if the divisor is 1, then the maximum frequency is 1 MHz. In no case should the data rate be greater than 56k Baud.

#### **8.4 LINE STATUS REGISTER**

This 8-bit register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow:

**Bit 0:** This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register. Bit 0 is reset to a logic 0 by reading the data in the Receiver Buffer Register.

**Bit 1:** This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register.

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parityselect bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register.

**Bit 3:** This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is a logic 0 (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. Restarting after a break is received, requires the SIN pin to be logical 1 for at least  $\frac{1}{2}$  bit time.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

**Bit 5:** This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 whenever the CPU loads the Transmitter Holding Register.

**Bit 6:** This bit is the Transmitter Shift Register Empty (TSRE) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Shift Register (TSR) is empty. It is reset to a logic 0 whenever a data character is transferred to the TSR.

Bit 7: This bit is permanently set to logic 0.

Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

Interrupt Identification Register				Interrupt Set and Reset Functions				
Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control		
0	0	1	—	None	None	—		
. 1	1	0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register		
1	0	0	Second	Received Data Available	Receiver Data Available	Reading the Receiver Buffer Register		
0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) o Writing into the Trans mitter Holding Register		
0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register		

#### **TABLE V. Interrupt Control Functions**

### 8.0 Registers (Continued)

#### 8.5 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:

**Bit 0:** This bit can be used in an interrupt environment to indicate whether an interrupt condition is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table V. Bits 3 through 7: These five bits of the IIR are always logic 0.

#### 8.6 INTERRUPT ENABLE REGISTER

This register enables the four types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of this register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.

Bit 0: This bit enables the Received Data Available Interrupt when set to logic 1.

**Bit 1:** This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.

Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.

Bits 4 through 7: These four bits are always logic 0.

#### 8.7 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register (MCR) are indicated in Table II and are described below. Table II shows the contents of the MCR. Details on each bit follow.

**Bit 0:** This bit controls the Data Terminal Ready (DTR) output. When bit 0 is set to a logic 1, the DTR output is forced to a logic 0. When bit 0 is reset to a logic 0, the DTR output is forced to a logic 1.

Note: The DTR output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.

**Bit 1:** This bit controls the Request to Send ( $\overline{\text{RTS}}$ ) output. Bit 1 affects the  $\overline{\text{RTS}}$  output in a manner identical to that described above for bit 0.

**Bit 2:** This bit controls the Output 1 ( $\overline{OUT 1}$ ) signal, which is an auxiliary user-designated output. Bit 2 affects the  $\overline{OUT 1}$ output in a manner identical to that described above for bit 0. **Bit 3:** This bit controls the Output 2 ( $\overline{OUT}$  2) signal, which is an auxiliary user-designated output. Bit 3 affects the  $\overline{OUT}$  2 output in a manner identical to that described above for bit 0.

**Bit 4:** This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (CTS, DSR, RI, and DCD) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four MODEM Control inputs. In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

Bits 5 through 7: These bits are permanently set to logic 0.

#### 8.8 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

Table II shows the contents of the MSR. Details on each bit follow:

**Bit 0:** This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.

**Bit 1:** This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the DSR input to the chip has changed state since the last time it was read by the CPU.

**Bit 2:** This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the  $\overline{\text{RI}}$  input to the chip has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the  $\overline{\text{DCD}}$  input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.


**Bit 4:** This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.

**Bit 5:** This bit is the complement of the Data Set Ready (DSR) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.

**Bit 6:** This bit is the complement of the Ring Indicator ( $\overrightarrow{RI}$ ) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.


**Bit 7:** This bit is the complement of the Data Carrier Detect  $(\overline{DCD})$  input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 in the MCR.

#### INS8250/INS8250-B



TL/C/9329-15

2-110



Transistor Count 4,500

2-111





# Section 3 Evaluation Board



# **Section 3 Contents**

NSC888 NSC800 Evaluation Board 3-	-3
-----------------------------------	----



TL/C/8533-1

3

- NSC800 8-Bit microCMOS CPU
- Executes Z80[®] Instruction Set
- 20 programmable parallel I/O lines
- Two 16-Bit programmable counters/timers
- Powerful 2k x 8 monitor program
   Five levels of vectored prioritized
- interrupts
- RS232 Interface

#### **Product Overview**

The NSC888 is a self-contained microprocessor board which enables the user to quickly evaluate the performance and features of the NSC800 product family. This fully assembled, tested board requires only the addition of a  $\pm$ 5V supply and an RS232 interface cable to the user's terminal to begin NSC800 evaluation.

A powerful system monitor is provided on the board which controls serial communications via the RS232 port. The monitor also includes command functions to load, execute and debug NSC800 programs.

- 1k x 8 microCMOS RAM with sockets for up to 4k x 8 RAM
- Socket for additional 2k x 8, 2716 compatible memory component
- Wire wrap area

NSC888 L NSC800™ Evaluation Board

- Edge connectors for system expansion
- Single-step operation mode
- Fully assembled and tested

The board includes an NSC800 CPU plus RAM, EPROM, I/O, Timers and interface components yet draws only 30 mA from the +5V supply and 3 mA from the -5V supply.

Although designed primarily as an assessment vehicle, the NSC888 can be readily programmed and adapted to a variety of uses. Wire wrap area is provided on-board for the user to build up additional circuitry or interfaces, thus tailoring this high-performance, lowpower microprocessor board to meet individual needs. **NSC888** 

microCMOS

#### **Functional Description**

*Figure 1* and *Figure 2* provide information on the organization of the NSC888 board. Please refer to these figures for the following discussion.

#### **Central Processor**

The powerful NSC800 is the central processor for the NSC888. It provides bus control, clock generation and extensive interrupt capability. Featuring a multiplicity of programmable registers and sophisticated addressing modes, the NSC800 executes the Z80 instruction set.

#### Memory

- 128 bytes of RAM are provided by the NC810A RAM-I/O-Timer and are used by the monitor program for the system stack.
- 1024 bytes of RAM are provided by two 1k x 4 NMC6514's. Sockets are provided for six additional NMC6514's, for a total of 4k bytes of RAM.
- A 2k byte EPROM system monitor is provided onboard which includes facilities to load, execute and debug a users program.
- **Block Diagram**

 An additional EPROM socket is also on-board which accepts a 2k byte 2716 compatible memory component.

#### Input/Output

#### Parallel I/O

The NSC888 provides 20 programmable parallel I/O lines implemented using the I/O ports of the NSC810A RAM-I/O-Timer. The port bits may be individually defined as input or output, and can also be written to or read from in bytes. The I/O lines are conveniently brought to a 50 contact edge connector for user interface.

#### Serial I/O

An RS232 connector and accompanying support circuitry are provided on-board. Two I/O lines from the NSC810A RAM-I/O-Timer are used for the serial communications function, which is controlled exclusively by software. The baud rate is determined upon system initialization by the character bit rate from the users terminal. The maximum baud rate is 2400 baud.




FIGURE 1

# **VSC888**

#### Functional Description (Continued)

#### Timers

The NSC888 provides two fully programmable binary 16-bit counters/timers utilizing the NSC810A RAM-I/ O-Timer. These signals are also brought to the parallel I/O connector. Each timer may operate in any of six different modes:

- Event Counter
- Accumulative Timer
- Restartable Timer
- One Shot
- Square Wave
- Pulse Generator

#### Connectors

#### Parallel I/O

The parallel I/O lines and timer lines from the NSC810A RAM-I/O-Timer, plus interrupt lines from the CPU are brought to this 50 contact edge connector.

#### System Bus

All NSC800 CPU lines except XIN are brought to this 86 contact edge connector. In addition, the -5V line is also brought to the system bus connector.

#### • BS232

This connector is provided for system interface to the users terminal.

#### Interrupts

The NSC888 utilizes the powerful interrupt processing capability of the NSC800 CPU. Interrupts are routed via a jumper matrix to the five interrupt inputs of the NSC800. Each input, which may be from the NSC810A I/O ports, NSC810A timers or off board via the system bus connector, generates a unique memory address (see Table I). All interrupts with the exception of NMI can be masked via software. Interrupt lines are also brought to the parallel I/O connector. T/

Interrupt Input	Memory Address	Туре	Priority
NMI	0066H	Non-maskable	Highest
RSTA	003CH	Maskable	
RSTB	0034H	Maskable	
RSTC	002CH	Maskable	
INTR	0038H*	Maskable	Lowest

*mode 1

#### NSC888 Firmware

The NSC888 system monitor is provided by a preprogrammed EPROM. This comprehensive monitor includes facilities to load, execute and debug programs. The monitor allows the user to examine and modify any RAM memory location or CPU register. It permits the insertion of break points to facilitate debugging. Programs can be executed starting at any location. The commands supported by the NSC888 system monitor are as follows:

NSC888

- B Select a new baud rate
- D Display memory
- F Fill memory between ranges
- · G Execute program with break points
- H Hexadecimal math routine
- J Non-destructive memory test
- K Store 16-bit value in memory
- M Move a block of data
- P Put ASCII characters in memory
- Q Query I/O ports
- S Substitute and/or examine memory
- T Type memory contents in ASCII
- V Verify two blocks of data
- X Examine or modify CPU registers
- Y Memory search for string


These commands are fully explained in the NSC888 Hardware/Software Users Manual.

#### Single Step/Power Save

The NSC888 provides a unique single-step mode, utilizing the Power Save input of the NSC800 CPU. This input, when activated, reduces CPU power consumption from 50 mW to only 25 mW. It also allows the user to single-step through a program, checking and modifving code. This function is controlled via a switch on the board.

#### Specifications

Microprocessor	
CPU—	NSC800
Data Word-	8 bits
Instruction Word—	8, 16, 24, 32 bits
Cycle Time—	2.00 $\mu$ s (minimum instruction time)
System Clock—	2.00 MHz
Registers—	14 general purpose (8-bit)
	2 index registers (16-bit)
	1 stack pointer (16-bit)
	1 program counter (16-bit)
Number of	
Instructions-	158
Address	
Capability—	64k bytes
Memory	
RAM—	1152 bytes on-board plus
	sockets for an additional 3k bytes
ROM/EPROM—	Sockets for 4k bytes on-board
Access Time—	625 ns for opcode fetch
	875 ns for memory read



**NSC888** 



 $\not\approx$ 

4

# Section 4 Logic Devices



# **Section 4 Contents**

MM82PC08 8-Bit Bidirectional Transceiver	4-3
MM82PC12 8-Bit Input/Output Port	4-8



microCMOS

**MM82PC08** 

# MM82PC08 8-Bit Bidirectional Transceiver

# **General Description**

The MM82PC08 is an 8-bit TRI-STATE® high-performance, low-power microCMOS transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured.


One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver; Transmit specifies data flow from Port A to Port B; Receive specifies data flow from Port B to Port A. The Chip Disable input disables both ports by placing them in the TRI-STATE mode.

The MM82PC08 may be utilized in completing NSC800™ high-performance, low-power designs. For military applications, the MM82PC08 is available with class B screening in accordance with Method 5004 of MIL-STD-883.


### **Features**


- microCMOS technology
- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus-oriented systems
- Full interface to CMOS logic levels
- Pinouts simplify system interconnections
- Transmit/receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Compact 28-pin leaded chip carrier
- Low power
- Both ports have 150 pF load drive capability
- TTL drive capability
  - When  $V_{CC} = 5V$

# System Configuration and Connection Diagrams



#### V Package





See NS Package J20A or N20A

Order Number MM82PC08V See NS Package V28A

TL/C/5595-6

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Voltage at Any Pin with	
Respect to Ground	$-0.3V$ to $V_{CC}$ $+0.3V$
Lead Temp. (Soldering, 10 seconds)	300°C
Power Dissipation	500 mW
Maximum V _{CC}	7V

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

# Operating Conditions $V_{CC}=5V\pm10\%$

Ambient Temperature

Military	-55°C to +125°C
Industrial	-40°C to +85°C
Commercial	0°C to +70°C

# **DC Electrical Characteristics**

 $V_{CC}$  +5V  $\pm 10\%,\,GND$  = 0V, unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
VIH	Input High Voltage		0.7 V _{CC}		V _{CC}	V
VIL	Input Low Voltage		0		0.2 V _{CC}	V
V _{OH}	Output High Voltage	$V_{CC} = 4.5V, V_{IH} = 4.5V,$ $I_{OH} = -2 \text{ mA}$	2.4			V
V _{OL}	Output Low Voltage	$\begin{split} V_{CC} &= 5.5 \text{V}, \text{V}_{\text{IL}} = 0 \text{V} \\ V_{\text{IH}} &= 5.5 \text{V}, \text{I}_{\text{OL}} = 2 \text{ mA} \end{split}$			0.4	V
I _{IH}	Input High Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$			10	μΑ
IIL	Input Low Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$			-10	μΑ
I _{ОН}	Output High Current	$\label{eq:VCC} \begin{split} V_{CC} &= 4.5 \text{V}, \text{V}_{OUT} = 2.4 \text{V}, \\ V_{IH} &= 4.5 \text{V} \end{split}$	-2.0			mA
I _{OL}	Output Low Current	$\label{eq:VCC} \begin{split} V_{CC} &= 5.5 \text{V}, \text{V}_{OUT} = 0.4 \text{V}, \\ V_{IL} &= 0 \text{V} \end{split}$	2.0			mA
ICC	Power Supply Current	$\begin{array}{l} V_{CC}=5.5V, V_{IH}=5.5, V\\ V_{IL}=0V \end{array}$			400	μA
I _{OZL}	TRI-STATE Low Leakage Current	$V_{CC} = 5.5V, V_{OUT} = 0V$			-10	μΑ
Vozh	TRI-STATE High Leakage Current	$V_{CC} = 4.5V, V_{OUT} = 4.5V$			+ 10	μA

# AC Electrical Characteristics $v_{CC}$ = 5V $\pm$ 10%, GND = 0V, $C_L$ = 150 pF

Symbol	Parameter	Test Conditions	Min	Тур 100 pF	Max 100 pF	Units
t _{DLH}	Propagation Delay to Logical "1" from Port A, B to Port B, A	See Figure 1	1	50	70	ns
t _{DHL}	Propagation Delay to Logical "0" from Port A, B to Port B, A	See Figure 1		50	70	ns
^t ZHTR	Propagation Delay from High Impedance to Logical "1"from T/R to Port	See <i>Figure 2</i>		55	100	ns
t _{ZLTR}	Propagation Delay from High Impedance to Logical "0"from T/R to Port	See Figure 2		65	100	ns
^t HZTR	Propagation Delay from Logical "1" to High Impedance from T/R to Port	See Figure 2		50	100	ns


Symbol	Parameter	Test Conditions	Min	Тур 100 рF	Max 100 pF	Units
^t lztr	Propagation Delay from Logical "0" to High Impedance from T/R to Port	See <i>Figure 2</i>		55	100	ns
tzн	Propagation Delay from High Impedance to Logical "1" from CD to Port	See Figure 3		50	100	ns
tzL	Propagation Delay from High Impedance to Logical "0" from CD to Port	See <i>Figure 3</i>		65	100	ns
^t HZ	Propagation Delay from Logical "1" to High Impedance from CD to Port	See Figure 3		50	100	ns
t _{LZ}	Propagation Delay from Logical ''0'' to High Impedance from CD to Port	See Figure 3		55	100	ns

# **Timing Waveforms**



TL/C/5595-2








4-5

**MM82PC08** 

# **MM82PC08**

# Timing Waveforms (Continued)



TL/C/5595-4

FIGURE 3. Propagation Delay from CD to Ports


# **Pin Descriptions**

#### INPUT SIGNALS

Chip Disable (CD): When CD is high, Port A and Port B are disabled. A low on CD allows data to be transmitted in the direction specified by  $T/\overline{R}$ .

**Transmit/Receive (T/R):** When T/R is high, Port A is designated as "IN" and Port B is designated as "OUT." When T/R is low, the flow is reversed so that the Port B is "IN" and Port A is "OUT".

# **Logic Diagram**



**FIGURE 4** 

#### **INPUT/OUTPUT SIGNALS**

**Port A (A_0-A_7):** Port A is an 8-bit bidirectional port with TRI-STATE outputs for bus-oriented microprocessor and digital communications systems.

**Port B (B₀-B₇):** Port B is identical to Port A including drive capability.

#### **Truth Table**

	Resulting Conditions		
Chip Disable	Transmit/Receive	Port A	Port B
<b>0 0</b>	0	OUT	IN
0	1	IN	OUT
1	Х	High Z	High Z


X = don't care

# **Reliability Information**

Gate Count 70 Transistor Count 174

MM82PC08

4





#### National Semiconductor Corporation

microCMOS

# MM82PC12 8-Bit Input/Output Port

# **General Description**

The MM82PC12 is a microCMOS 8-bit input/output port contained in a standard 24-pin dual-in-line package. The MM82PC12 can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/output functions of a microcomputer system can be implemented with this device.


The MM82PC12 includes an 8-bit latch with TRI-STATE® output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The MM82PC12 is pinout and function compatible with standard INS8212 and DP8212 devices.

For military applications, the MM82PC12 is available with class B screening in accordance with method 5004 of MIL-STD-883.

## Features

- Drive capability—150 pF load
- High noise immunity
- Low power dissipation
- Full interface to CMOS logic levels
- microCMOS technology
- **TTL** drive capability when  $V_{CC} = 5V$
- 8-bit data latch and buffer
- Service request flip-flop for generation and control of interrupts
- 1 μA input load current
- Reduces system package count by replacing buffers, latches, and multiplexers in microcomputer systems



**System Configuration** 



# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Voltage at Any Pin With Respect to Ground	-0.3V to V _{CC} + 0.3V
Lead Temperature (Soldering, 10 seconds)	300°C
Power Dissipation	500 mW
Maximum V _{CC}	7V

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

# **Operating Range** $V_{CC} = 5V \pm 10\%$

Ambient Temperature

Military Industrial Commercial

-55°C to +125°C
-40°C to +85°C
0°C to + 70°C

# **DC Electrical Characteristics**

 $V_{CC} = 5V \pm 10\%$ , GND = 0V, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
VIH	Input High Voltage		0.7 V _{CC}		V _{CC}	V
VIL	Input Low Voltage		0		0.2 V _{CC}	v
V _{OH}	Output High Voltage	$V_{CC}$ = 4.5V, $V_{IH}$ = 4.5V, $I_{OH}$ = -2 mA	2.4			V
V _{OL}	Output Low Voltage	$V_{CC}$ = 5.5V, $V_{IL}$ = 0V, $V_{IH}$ = 5.5V, $I_{OL}$ = 2 mA			0.4	v
I _{IH}	Input High Current	$V_{CC} = 5.5 V, V_{IN} = 5.5 V$			10	μA
l _{IL}	Input Low Current	$V_{CC} = 5.5 V, V_{IN} = 0 V$			-10	μA
IOH	Output High Current	$V_{CC}$ = 4.5V, $V_{OUT}$ = 2.4V, $V_{IH}$ = 4.5V	-2.0			mA
lol	Output Low Current	$V_{CC} = 5.5V, V_{OUT} = 0.4V, V_{IL} = 0V$	2.0			mA
Icc	Power Supply Current	$V_{CC}$ = 5.5V, $V_{IH}$ = 5.5V, $V_{IL}$ = 0V			400	μA
I _{OZL}	TRI-STATE Low Leakage Current	$V_{CC}$ = 5.5V, $V_{OUT}$ = 0V			-10	μA
I _{OZH}	TRI-STATE High Leakage Current	$V_{CC}$ = 4.5V, $V_{OUT}$ = 4.5V			10	μA

# **AC Electrical Characteristics**


 $T_{\text{A}}=\,-55^{\circ}\text{C}$  to  $\,+\,125^{\circ}\text{C},\,V_{\text{CC}}=\,5\text{V}\,\pm\,10$  %, GND = 0V, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{PW}	Pulse Width (STB, DS1 • DS2, CLR)			25	40	ns
t _{PD}	Data In to Data Out			45	60	ns
t _{WE}	Write Enable to Data Out			55	75	ns
tSET	Data Setup Time		15			ns
t _Н	Data Hold Time		20			ns
t _R	Reset to Data Out			50	65	ns
ts	Select to Interrupt			50	65	ns
t _C	Clear to Data Out			45	60	ns
t _{ED}	Output Enable/Disable Time			50	65	ns

MM82PC12


# **Timing Waveforms**

**MM82PC12** 



# MM82PC12

*Figure 1* illustrates the calculations of a more useful propagation delay. The figure uses a 5V supply with a tolerance of  $\pm$  10%, ambient temperature of + 25°C, and a load capacitance of 100 pF. The AC Characteristics table depicts tp_D, at 5V, 25°C, equalling 25 ns. Use the graph in *Figure 1* to get the degradation multiple for 150 pF. The number shown is 1.09. The adjusted propagation delay is, therefore 25  $\times$ 1.09 or 27 ns.



*Including jig and probe capacitance.

Output Test Circuit for Propagation Delays




FIGURE 1. Normalized Typical Propagation Delay vs. Load Capacitance

# **Pin Descriptions**

The following describes the function of all the MM82PC12 input/output pins. Some of these descriptions reference internal circuits.

#### INPUT SIGNALS

**Device Select (DS₁, DS₂:** When  $\overline{DS}_1$  is low and  $DS_2$  is high, the device is selected. The output buffers are enabled and the service request flip-flop is asynchronously reset (cleared) when the device is selected.

**Mode (MD):** When MD is high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic ( $DS_1 \bullet DS_2$ ). When MD is low (input mode), the state of the output buffers is determined by the device selection logic ( $DS_1 \bullet DS_2$ ) and the source of the data latch clock input is the strobe (STB) input.

**Strobe (STB):** STB is used as the data latch clock input when the mode (MD) input is low (input mode). STB is also used to synchronously set the service request flip-flop, which is negative edge triggered.

**Data In (DI₁-DI₈):** Data In is the 8-bit data input to the data latch, which consists of eight D-type flip-flops incorporating a level sensitive clock. While the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. Clear (CLR) is only effective when the clock is low (latch in the latched state).

**Clear (CLR):** When  $\overline{\text{CLR}}$  is low, the data latch is reset (cleared) if the clock is also low. The clock input high overrides the clear ( $\overline{\text{CLR}}$ ) input data latch reset.  $\overline{\text{CLR}}$  being low also resets the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset.


#### OUTPUT SIGNALS

Interrupt (INT): The interrupt pin goes low (interrupting state) when either the service request flip-flop is synchronously set by the strobe (STB) input or the device is selected.

**Data Out (DO_1-DO_8):** Data Out is the 8-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the high-impedance state.

# **Reliability Information**

Gate Count 108 Transistor Count 248



D02 4 7 NC 4 8 D13 9 D03 4 10 D14 12 D14 12		20 20 20 20 20 20 20 20 20 20		20) DI ₇ —	
		IM82PC12V Number V28A			
		Logic Table A	- 		
STB	MD	$DS_1 \bullet DS_2$	Data Out Equals	CLR 0 RESET	1
0	0	0	TRI-STATE	1	
0	0 0	0 0	TRI-STATE TRI-STATE	1	
-	-	-		1 1 1	
1	-	0	TRI-STATE	1 1 1 1	
1 0	-	0	TRI-STATE Data Latch	1 1 1	equ
1 0 1	0 1 1	0	TRI-STATE Data Latch Data Latch	1 1 1 1 *Internal Service R	equ
1 0 1 0	0 1 1 0	0	TRI-STATE Data Latch Data Latch Data Latch	1 1 1	equ

Logic Table B						
CLR	$DS_1 \bullet DS_2$	STB	Q*	INT		
0 RESET	0	0	0	1		
1	0	0	0	1		
1	0	$\sim$	1	0		
1	1 RESET	0	0	0		
1	0	0	0	1		

- INT 23

DO1 4

DO₂ 6

- 003 🕑

DO4 10

005 15

DO6 17

007 19


DO₈ 21

TL/C/5596-11


st flip-flop.

4-12

MM82PC12



4



 $\varkappa$ 

Section 5 Appendices/ Physical Dimensions



## **Section 5 Contents**

AN-491 The NS16550A: UART Design and Application Considerations	5-3
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs	5-30
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80	5-38
Software Comparison NSC800 vs. 8085, Z80	5-41
CMOS Industrial Microcomputer Products	5-43
Physical Dimensions	5-44
Data Bookshelf	
Authorized Distributors	

## The NS16550A: UART Design and Application Considerations

## BACKGROUND

UARTs like other system components have evolved for many years to become faster, more integrated and less expensive. The rise in popularity of the personal computer with its focus and competition primarily centered on an architecture introduced by IBM®, has driven both UART performance and software compatibility issues. As transmission rates have increased, the amount of time the CPU has for other tasks while handling an active serial channel has been sharply reduced. One byte of data received at 1200 baud (8.3 ms) is received in  $1/_{\rm fe}$ th the time at 19.2 kbaud (520  $\mu$ s). Software compatibility among the PC-based UARTs is critical due to the thousands of existing programs which use the serial channel and the new programs continually being offered.

Higher baud rates and compatibility requirements influence new UART designs. These two constraints result in UARTs that are capable of higher data rates, increasingly independent of CPU intervention and providing more autonomous features, while maintaining software compatibility. These development paths have been brought together in a new UART from National Semiconductor designated the NS16550A.

The NS16550A has all of the registers of its two predecessor parts (INS8250 and NS16450), so it can run all existing IBM PC, XT, AT, RT and compatible serial port software. In addition, it has a programmable mode which incorporates new high-performance features. Of course, all of these advanced features are useful in any asynchronous serial communications application regardless of the host architecture.

The reader is assumed to be familiar with the standard features of the NS16450, so this paper will concentrate mainly on the new features of the NS16550A. If the reader is unfamiliar with these UARTs it is advisable to start by reading their data sheets.

The first section reviews some of the design considerations and the operation of the NS16550A advanced features. The second section shows an NS16550A initialization routine written in 80286 assembly code with an explanation of the routine. The third section gives a detailed example of communications drivers written to interface two NS16550As on individual boards. These drivers are written for use with National Semiconductor's DB32032 evaluation boards, but can be ported to any NS32032-based system containing an NS32202 (ICU).

## 1.0 Design Considerations and Operation of the New UART Features


In order to optimize CPU/UART data transactions, the UART design takes into consideration the following constraints:


National Semiconductor Corp. Application Note 491 Martin S. Michael Daniel G. Durich



- The CPU is usually much faster than the UART at transferring data. A high speed CPU could transfer a byte of data to/from the UART in a minimum of 280 ns. The UART would take over 1800 times longer to transmit/receive this data serially if it were operating at 19.2 kbaud.
- There is a finite amount of wasted CPU time due to software overhead when stopping its current task to service the UART (context switching overhead).
- 3. The CPU may be required to complete a certain portion of its current task in a multitasking system before servicing the UART. This delay is the CPU latency time associated with servicing the interrupt. The amount of time that the receiver can accept continuous data after it requests service from the CPU constrains CPU latency time.

The design constraints listed above are met by adding two FIFOs and specialized transmitter/receiver support circuitry to the existing NS16450 design. The FIFOs are 16 bytes deep—one holds data for the transmitter, the other for the receiver (see *Figure 1*). Similarity between the FIFOs stops with their size, as each has been customized for special





transmitter or receiver functions. Each has support circuitry to minimize software overhead when handling interrupts. The NS16550A **receiver** optimizes the CPU/UART data transaction via the following features:

- The depth of the Receiver (Rx) FIFO ensures that as many as 16 characters will be ready to transfer when the CPU services the Rx interrupt. Therefore, the CPU transfer rate is effectively buffered from the serial data rate.
- The program can select the number of bytes required in the Rx FIFO (1, 4, 8 or 14) before the UART issues an interrupt. This allows the software to modify the interrupt trigger levels depending on its current task or loading. It also ensures that the CPU doesn't continually waste time switching context for only a few characters.

 The Rx FIFO will hold 16 bytes regardless of which trigger level the CPU selects. This makes allowances for a variety of CPU latency times, as the FIFO continues to fill after the interrupt is issued.

The NS16550A **transmitter** optimizes the CPU/UART data transaction via the following features:

- The depth of the Transmitter (Tx) FIFO ensures that as many as 16 characters can be transferred when the CPU services the Tx interrupt. Once again, this effectively buffers the CPU transfer rate from the serial data rate.
- The Transmitter (Tx) FIFO is similar in structure to FIFOs the user may have previously set up in RAM. The Tx depth allows the CPU to load 16 characters each time it switches context to the service routine. This reduces the impact of the CPU time lost in context switching.
- Since a time lag in servicing an asynchronous transmitter usually has no penalty, CPU latency time is of no concern to transmitter operation.

### **TX AND RX FIFO OPERATION**

The Tx portion of the UART transmits data through SOUT as soon as the CPU loads a byte into the Tx FIFO. The UART will prevent loads to the Tx FIFO if it **currently** holds 16 characters. Loading to the Tx FIFO will again be enabled as soon as the next character is transferred to the Tx shift register. These capabilities account for the largely autonomous operation of the Tx.

The UART starts the above operations typically with a Tx interrupt. The NS16550A issues a Tx interrupt whenever the Tx FIFO is empty and the Tx interrupt is enabled, except in the following instance. Assume that the Tx FIFO is empty and the CPU starts to load it. When the first byte enters the FIFO, the Tx FIFO empty interrupt will transition from active to inactive. Depending on the execution speed of the service routine software, the UART may be able to transfer this byte from the FIFO to the shift register before the CPU loads another byte. If this happens, the Tx FIFO will be empty again and typically the UART's interrupt line would transition to the active state. This could cause a system with an interrupt control unit to record a Tx FIFO empty condition, even though the CPU is currently servicing that interrupt. Therefore, after the first byte has been loaded into the FIFO the UART will wait one serial character transmission time before issuing a new Tx FIFO empty interrupt.

This one character Tx interrupt delay will remain active until at least two bytes have been loaded into the FIFO, concurrently. When the Tx FIFO empties after this condition, the Tx interrupt will be activated without a one character delay.

Rx support functions and operation are quite different from those described for the transmitter. The Rx FIFO receives data until the number of bytes in the FIFO equals the selected interrupt trigger level. At that time if Rx interrupts are enabled, the UART will issue an interrupt to the CPU. The Rx FIFO will continue to store bytes until it holds 16 of them. It will not accept any more data when it is full. Any more data entering the Rx shift register will set the Overrun Error flag. Normally, the FIFO depth and the programmable trigger levels will give the CPU ample time to empty the Rx FIFO before an overrun occurs.

One side-effect of having a Rx FIFO is that the selected interrupt trigger level may be above the data level in the FIFO. This could occur when data at the end of the block contains fewer bytes than the trigger level. No interrupt would be issued to the CPU and the data would remain in the UART. To prevent the software from having to check for this situation the NS16550A incorporates a timeout interrupt.

The timeout interrupt is activated when there is at least one byte in the Rx FIFO, and neither the CPU nor the Rx shift register has accessed the Rx FIFO within 4 character times of the last byte. The timeout interrupt is cleared or reset when the CPU reads the Rx FIFO or another character enters it.

These FIFO related features allow optimization of CPU/ UART transactions and are especially useful given the higher baud rate capability (256 kbaud). However, in order to eliminate most CPU interactions, the UART provides DMA request signals. Two DMA modes are supported: singletransfer and multi-transfer. These modes allow the UART to interface to higher performance DMA units, which can interleave their transfers between CPU cycles or execute multiple byte transfers.


In single-transfer mode the receiver DMA request signal (Rx RDY) goes active whenever there is at least one character in the Rx FIFO. It goes inactive when the Rx FIFO is empty. The transmitter DMA request signal (Tx RDY) goes active when there are no characters in the Tx FIFO. It goes inactive when there is at least one character in the Tx FIFO. Therefore, in single-transfer mode active and inactive DMA signals are issued on a one byte basis.

In multi-transfer mode Rx RDY goes active whenever the trigger level or the timeout has been reached. It goes inactive when the Rx FIFO is empty. Tx RDY goes active when there is at least one unfilled position in the Tx FIFO. It goes inactive when the Tx FIFO is completely full. Therefore in multi-transfer mode active and inactive DMA signals are issued as the FIFO fills and empties. With 2 DMA channels (one for each Rx and Tx) assigned to it, the NS16550A could run somewhat independently of the CPU when the DMA unit transfers data composed of blocks with check-sums.

#### SYSTEM OPERATION: THE NS16550A VS THE NS16450

Consider the typical system interface block diagram in *Figure 2*. This is a simple diagram, but it includes all of the components that typically interact with a UART. The advantages of the NS16550A over the NS16450 can be illustrated by comparing some of the system constraints when each UART is substituted into this basic system.

Both RS-232C and RS-422A interfaces can be used with either UART, however, the NS16550A can drive these interfaces up to 256 kbaud. Regarding the RS-422A specifica-



**FIGURE 2. Typical System Interface** 

TL/C/9313-2

tion (max. 10 Mbaud) this is significantly faster than the NS16450 (max. 56 kbaud).

The NS16450 has no DMA request signals, so the DMA unit would not interact with the NS16450. The NS16550A, however, has DMA request signals and two modes of data transfer, as previously described, to interface with a variety of DMA units.

The greatest advantages of the NS16550A over the NS16450 are seen when considering the CPU/UART interface. Some characteristics of the transactions occurring between the CPU and the UART were previously cited. However, optimizing these transactions involves two issues:

- 1. Decreasing the amount of time the CPU interacts with the UART.
- 2. Increasing the amount of data transferred between the CPU and UART during their interaction time.

These optimization criteria are directly opposed to each other, but various features on the NS16550A have improved both.

One of the more obvious ways to decrease the CPU/UART interaction time is to decrease the time it takes for the transaction to occur. The NS16550A has an access cycle time that is almost 25% shorter than the NS16450. In addition, other timing parameters were made faster to simplify high speed CPU interactions.

The actual software required to transfer the data between the CPU and the UART is a small percentage of that required to support this transfer. However, each time a transfer occurs in the NS16450, this support software (overhead) must also be executed. With the NS16550A each time the UART needs service the CPU can theoretically transfer 16 bytes while only running through its overhead once. Tests have shown that this will increase the performance by a factor of 5 at the system level over the NS16450.

Another time savings for the CPU is a new feature of the UART interrupt structure. Unlike most other UARTs with Rx

FIFOs, the NS16550A will issue an interrupt when there are characters below the interrupt trigger level after a preset time delay. This saves the extra time spent by the CPU to check for bytes that are at the end of a block, but won't reach the interrupt level.

Since the NS16550A register set is identical to the NS16450 on power-up, all existing NS16450 software will run on it. The FIFOs are only enabled under program control.

All of this added performance is not without some tradeoffs. Two of the NS16450 pins, no connect (NC) and chip select out (CSOUT) have been replaced by the RxRDY and TxRDY pins. Most serial cards that currently use the NS16450 don't use these pins, so in those situations the NS16550A could be used as a plug-in upgrade. The software drivers for the NS16550A operating in FIFO mode need to be a little more sophisticated than for the NS16450. This will not cause a great penalty in CPU operating time as there is only one additional UART register to program and one to check during the initialization. One additional service routine is required to handle Rx timeout interrupts. This routine does not execute, except during intermittent transmissions or as described above.

All of these speed improvements and allowances for software constraints will make the NS16550A an optimal UART for both multi-tasking systems and multiport systems. Multitasking systems benefit from the increased time and flexibility offered to the CPU during context switching. Multiport systems, such as terminal concentrators, benefit from the on-board FIFOs and relatively autonomous functions of the UART.

#### SYSTEM INTERRUPT GENERATION

As a prelude to the topic of the next section ( $80286^{TM-based}$  system initialization) a review of a typical PC hardware interrupt path is given. This concerns only the interrupt path between the UART and the CPU (see *Figure 3*).

5-5




FIGURE 3. Typical PC Interrupt System Hardware

In order to enable interrupts from the UART to the CPU each hardware device must be correctly initialized. While initializing the hardware path, CPU interrupts are turned off to avoid false interrupts from this path. This initialization should be as short as possible to avoid other devices "stacking up" interrupts during this time.

After the NS16550A is initialized the bits 0–3 in the Interrupt Enable Register (IER) are set enabling all UART interrupts. Also, bit 3 in the Modem Control Register (MCR) is set to enable the buffer between the UART and the ICU.

The ICU has bit 4 of its Interrupt Mask Register (IMR) cleared, allowing interrupts occuring on IRQ4 to be transferred to the CPU via the group interrupt (INT). Finally, CPU interrupts are enabled again via the STI instruction.

The programmer should be aware that the ICU will be initialized for edge-triggered interrupts and that the UART always produces level active interrupts. This allows the system to get into a situation where the UART has multiple interrupts pending (signaled via a constantly high INTR), but the ICU fails to respond because it expects an edge for each pending interrupt. To avoid this situation, the programmer should disable all UART interrupts via the IER when entering each UART interrupt service routine and then reenable all UART interrupts that are to be used just before exiting each interrupt service routine.

#### SUMMARY

Up to this point the features of the NS16550A have been described, some of the design goals that resulted in these features have been reviewed, and a comparison has been given between it and the NS16450. Increases in bus speed and specialized functions make this part both faster from the hardware point of view and more efficient from the software point of view.

## 2.0 NS16550A Initialization

This initialization can be used on any 80286-based system; it enables both FIFOs and all interrupts on the UART. Additional procedures would have to be written to actually transfer data and service interrupts. These procedures would be similar in form to the 32000-based example in the next section, but the code would be different. The general flow of the initialization is shown in *Figure 4* and described below.

#### DETAILED SOFTWARE DESCRIPTION


The first block in the initialization establishes abbreviations for the NS16550A registers and assigns addresses to them. The next three blocks establish code and data segments for the 80286. After jumping to the code start, the program disables CPU interrupts (CLI) until it has finished the initialization routine. Other interrupts may be active while CPU interrupts are masked, so the section of code following CLI should be as short as possible. The next block replaces the existing COM1 interrupt vector with the address of NS16550A interrupt handler (INTH in this case).

Initialization of the NS16550A is similar to the NS16450. except that there is one additional register to program which controls the FIFOs (Refer to the datasheet for a complete description). The sequence shown here sets bit 7 (DLAB) of the line control register (LCR), which enables access to the baud rate generator divisor. The divisor programmed is 0006 (19.2 kbaud) in this example. Programming the LCR again resets bit 7 (allowing access to the operational registers) and programs each frame for 7 data bits, one stop bit and even parity. The additional register that needs to be programmed in the NS16550A is the FIFO control register (FCR). The FCR data is 1100 0001. Bits 6 and 7 set the Rx FIFO interrupt trigger level at 14 characters. Bits 5 and 4 are reserved. Bit 3 keeps the DMA signal lines in mode 0. Setting bits 2 and 1 clear the Tx and Rx FIFOs, but this is done automatically when the FIFOs are first enabled by setting bit 0. Bit 0 of the FCR should ALWAYS BE SET whenever changes are to be made to the other bits of the FCR and the UART is to remain in FIFO Mode. When the FIFOs on the NS16550A are enabled bits 6 and 7 in the Interrupt Identification Register are set. Thus the program can distinguish between an NS16450 and an NS16550A, taking advantage of the FIFOs.

Sending a 0F to the Interrupt Enable Register enables all UART interrupts. The next two register accesses, reading the Line Status Register and the Modem Status Register, are optional. They are conservatively included in this initialization in order to defeat false interrupt indications in these registers caused by noise on the external lines.

The next block of code enables the interrupt signal to go beyond the UART through the system hardware. In many popular 80286-based personal computers, an interrupt control unit (ICU) has its mask register at I/O address 21H. To enable interrupts through this ICU for COM1 without disturbing other interrupts, the Interrupt Mask Register (IMR) is read. This data is combined with 1110 1111 via an AND instruction to unmask the COM1 interrupt and then loaded it back to the IMR. On these personal computers there is also a buffer on the interrupt line between the UART and ICU. This buffer is enabled by setting the OUT2 bit of the MO-DEM Control Register in the UART.

Before enabling CPU interrupts (STI) pointer registers to the data buffers of each service routine are loaded. After enabling CPU interrupts this program jumps to a holding loop to wait for an interrupt, whereas most programs would continue initializing other devices or jump to the system loop.





```
TITLE 550APP.ASM - NS16550A INITIALIZATION
ESTABLISH NS16550A REGISTER ADDRESS/DATA EQUATES
:
:
      EQU 3F8H
rxd
                    RECEIVE DATA REG
                   TRANSMITT DATA REG
txd
      EQU 3F8H
ier
     EQU 3F9H
                   ;INTERRUPT ENABLE REG
                   ;DIVISOR LATCH LOW
;DIVISOR LATCH HIGH
d11
     EQU 3F8H
dlh
      EQU 3F9H
iir
     EQU 3FAH
                   ;INTERRUPT IDENTIFICATION REG
                   ;FIFO CONTROL REG
fcr
     EQU 3FAH
                   ;LINE CONTROL REG
lcr
     EQU 3FBH
     EQU 3FCH
                   ;MODEM CONTROL REG
mer
                   ;LINE STATUS REG
lsr
      EQU 3FDH
     EQU 3FEH
                    MODEM STATUS REG
msr
      EQU 3FFH
                SCRATCH PAD REG
scr
:
;TX AND RX BUFFER SIZE
;DOS ROUTINE SPECIFICATION
;INTERRUPT NUMBER (OCH = COM1)
bufsize EQU 7CFH
dosrout EQU 25H
intnum EQU OCH
icumask EQU OEFH
                   ;ICU INTERRUPT ENABLE MASK
divacc EQU 80H
                   DIVISOR LATCH ACCESS CODE
lowdiv EQU 06H
                   :LOWER DIVISOR
                   UPPER DIVISOR
uppdiv EQU OOH
dataspc EQU 1AH
                   ;DLAB = 0, 7 BITS, 1 STOP, EVEN
fifospc EQU OC1H
                   ;FIFOS ENABLED, TRIG = 14, DMA MODE = 0
setout2 EQU 08H
                    SETTING OUT2 ENABLES INTRS TO THE ICU
intmask EQU OFH
                  UART INTERRUPT ENABLE MASK
;
:
      SEGMENT PARA PUBLIC "code"
cseg
      ORG 100H
      ASSUME CS:cseg,DS:cseg
INIT:
      PUSH
             CS
      POP
             DS
      JMP
             START
:
:********* ESTABLISH DATA BUFFERS AND RAM REGISTERS ********
;
msflag DB
             0
txflag DB
             0
            bufsize DUP ("S")
sbuf DB
                               ; STRING BUFFER
rbuf DB
            bufsize DUP ("R")
                                 : RECEIVE BUFFER
sbufe EQU
            sbuf + bufsize
                                 ; END OF STRING BUFFER
rbufe EQU
          rbuf + bufsize
                                 : END OF RECEIVE BUFFER
;
START:
       CLI
                            :>>> DISABLE CPU INTERRUPTS <<<
```

: :******* LOAD NEW INTERRUPT SERVICE ROUTINE POINTER FOR COM1 *** : PUSH DS :SAVE EXISTING DATA SEG MOV AH, dosrout ;DESIGNATE FUNCTION NUMBER MOV AL.intnum :DESIGNATE INTERRUPT PUSH CS :ALIGN CODE SEG POP DS WITH DATA SEG MOV DX.OFFSET INTH :SPECIFY SERVICE ROUTINE OFFSET INT 21H REPLACE EXISTING INTR VECTOR POP DS :RESTORE CURRENT DATA SEG This enables both FIFOs for data transfers at 19.2 kbaud using ;7 bit data, 1 stop bit and even parity. The Rx FIFO interrupt trigger level is set at 14 bytes. MOV AL, divacc :SET-UP ACCESS TO DIVISOR LATCH MOV DX.lcr DX.AL OUT MOV AL,lowdiv ;LOWER DIVISOR LATCH, 19.2 kbaud MOV DX.dll DX.AL OUT MOV AL.uppdiv :UPPER DIVISOR LATCH DX,dlh MOV OUT DX,AL MOV AL, dataspc ;DLAB = 0, 7 BITS, 1 STOP, EVEN MOV DX.lcr DX,AL OUT MOV AL,fifospc ;FIFOS ENABLED, TRIGGER = 14, DX,fcr ;DMA MODE = 0MOV OUT DX,AL MOV AL, intmask :ENABLE ALL UART INTERRUPTS MOV DX,ier OUT DX.AL MOV DX,1sr ;READ THE LSR TO CLEAR ANY FALSE IN AL,DX STATUS INTERRUPTS MOV DX,msr ;READ THE MSR TO CLEAR ANY FALSE IN ;MODEM INTERRUPTS AL,DX ; ;* ******** ENABLE COM1 INTERRUPTS ****************************** ; IN AL,21H :CHECK IMR :ENABLE ALL EXISTING AND COM1 AND AL, icumask OUT 21H,AL AL, setout2 ;SET OUT2 TO ENABLE INTR MOV MOV DX,mcr OUT DX,AL ; ;* ****** ESTABLISH RUN TIME BUFFER POINTERS IN REGISTERS *** ; MOV SI, OFFSET sbuf MOV DI.OFFSET rbuf MOV BX.OFFSET sbuf MOV BP, OFFSET rbuf STI :>>> ENABLE CPU INTERRUPTS <<<

5-9

5

## 3.0 Board to Board Communications with the NS16550A

The following section describes the hardware and software for a fully asynchronous two board application. The two boards communicate simultaneously with each other via the NS16550As. Predetermined data is exchanged between the NS16550As and checked by the software for accuracy. Any data mismatches are flagged and stop the programs. Any data errors (i.e. overrun, parity, framing or break) will also stop the program. The NS16550A interface schematic, software flow chart and software are provided.

### HARDWARE REQUIREMENTS

Running this application requires two NS32032-based boards. Each board must have one CPU, one ICU (NS32202), 256k of RAM (000000–03FFFF), the capability of running a monitor program (MON 32) and the capability of interfacing with a terminal. If MON 32 is not available, the display monitor service calls (SVC) must be altered to interface properly to the available terminal driver routines. In addition to these requirements, the NS16550A is enabled starting at address 0d00000.

The system described above was implemented on two DB32032 boards and used as an alpha site to test the NS16550A during its development. An NS16550A and appropriate decode logic were wirewrapped to each board (see Figure 5). As shown, an 8 MHz crystal is used to drive the baud rate generator, but for baud rates at or below 56 kbaud a 1.8432 MHz crystal can be substituted with changes to the divisor. Once this hardware is on both boards 5 connections between the NS16550As must be made-SIN to SOUT, SOUT to SIN, CTS to RTS, RTS to CTS, and GND to GND. Each DB32032 board has a port for attaching a terminal and a port available for downloading code. The applications software for these boards is downloaded from a VAXTM running the GNXTM debugger (V1.02). Once the downloads are complete to both boards the program D1APPS.EXE is started, then D2APPS.EXE is started.

If a VAX or the GNX debugger is not available the code can be loaded into PROMs and run directly.




FIGURE 5. NS16550A and DB32032 Board Interconnections

TL/C/9313-5

5

The programs shown at the end of this application note are the assembly listings for D1APPS.ASM and D2APPS.ASM. These can be assembled, linked and loaded to form the executable (.EXE) files. The flowchart shown before them illustrates both programs.

Both programs are interrupt driven. D1APPS.EXE has its transmitter empty interrupt disabled until it receives its first 16 bytes from D2APPS.EXE. This allows the two programs to be started at different times. Data flow is controlled between the programs via RTS and CTS handshakes. D1APPS.EXE is started first and it loops until the first data from D2APPS.EXE arrives. As D1APPS.EXE exits its receiver interrupt routine, it enables its transmitter interrupt and begins to send bytes to D2APPS.EXE.

Transmission of a block of 16 bytes occurs when the Tx FIFO of the NS16550A is empty, the Tx interrupt is enabled and the receiver activates its clear to send ( $\overline{\text{CTS}}$ ) signal. Each transmitter sends the next sequential block of data from a 256 byte buffer. When the bottom of the buffer is reached, the transmitter starts at the top of the buffer, again. The data transmitted from D1APPS.EXE to D2APPS.EXE is 00 to FF and from D2APPS.EXE to D1APPS.EXE is FF to 00. Since these are bench test programs for the NS16550A, the receiver subroutines compare the data they receive with the data they expect. This is done on a block-by-block basis and any mismatches result in both a message sent to the terminal and the program stopping.

#### DETAILED SOFTWARE DESCRIPTION

Initialization begins by equating NS16550A and ICU (NS32202) registers to the addresses in memory. The equates finish with a list of offsets associated with the static base register. These offsets give the starting locations for the RAM areas assigned to be data buffers. These include the UART interrupt entry offset (irl_mod); the string (sbuf), receive (rbuf), compare (cbuf) buffers and the interrupt table offset (intable).

At the code start (START::) the processor is put in the supervisor mode so that the interrupt dispatch table can be transferred from ROM to RAM. This transfer is essential in order to change the starting address of the UART interrupt service routine. To do this the interrupt service routine offset from the code start is calculated (isr-start). Combining this with the module table address (set-up by the linker, i.e., 9020) results in the interrupt table descriptor entry for UART interrupt service routine (isrent).

The next two sections of code load the data to be transmitted and compared into the RAM buffers sbuf and cbuf, respectively. The two programs differ at this point— D1APPS.EXE transmits 00 to FF and compares FF to 00 sequentially. D2APPS.EXE transmits FF to 00 and compares 00 to FF sequentially.

The NS16550A initialization starts with setting the divisor latch access bit, so the divisor can be loaded. It then determines the serial data format and disables all UART interrupts. The NS16550A initialization finishes by enabling and resetting the FIFOs and programming the receiver interrupt level for 14 bytes.

Next the ICU interrupt registers are set-up and interrupts are enabled. In program D1APPS.ASM the initialization finishes by enabling the receive data and line status interrupts. Since the transmitter FIFO empty interrupt is disabled D1APPS.EXE will stay in its hold loop until it receives data from D2APPS.EXE. D2APPS.EXE has its transmitter FIFO empty interrupt enabled at the end of its initialization, so it will send one block of 16 characters to D1APPS.EXE immediately.

When there are no interrupts pending and no service routines being executed, the programs run in a holding loop until the next interrupt.

Whenever the CPU enters the service routine (isr.) it checks the interrupts identification register (IIR) for the type of interrupt pending and branches to the appropriate subroutine. If the IIR value doesn't match a known interrupt condition, an invalid interrupt message is sent to the terminal and the program stops. Out of the five possible interrupts, two (line status and receiver timeout) have simple routines that only send a message to the terminal and then branch to the receiver data available routine. Modem status interrupts send a message to the CRT and then stop the program. Two robust interrupt service routines exist—one for the receiver and one for the transmitter.

The receiver interrupt service routine (rdai:) does the following:


- 1. Disables the RTS signal which stops the transmitter on the other board from sending more data.
- 2. Transfers all data from the UART Rx FIFO to the RAM receiver buffer (rbuf).
- 3. Branches to the compare subroutine when all data is transferred from the Rx FIFO.
- 4. Enables Tx interrupts in D1APPS.EXE.
- 5. Enables the RTS signal which allows the transmitter on the other board to send another block of data.

The compare interrupt service routine (compare:) does the following:


- 1. Aligns the receive buffer pointer to the last character taken in to the receive buffer (rbuf).
- 2. Compares each new byte in rbuf with the expected value (data stored in cbuf).
- Sends a data mismatch message to the terminal and stops the program if the rbuf data fails to match the cbuf data.
- 4. Returns to rdai: when all of the new data in rbuf has compared successfully.


The transmitter interrupt service routine (threi:) does the following:

- 1. Decides whether to send 16 or 15 bytes in a block of data. **Note:** This decision is for testing purposes.
- 2. Sends one byte of data.
- Checks for an active CTS condition. If it is active then it sends another byte of data. It continues to check and send a byte of data until all 15 or 16 bytes are sent.




5-12






Note: This part of the software differs slightly in D2APPS.ASM



5



#3/30/87.....D1APPS.ASM.....ADAPTED ORIGINALLY FROM D1RON56K.ASM #THIS PROGRAM RUNS USING 2 DB32000 BOARDS WITH 16550As ENABLED AT ADDRESS 0000000 #WIRE-WRAPPED ON THE BOARDS. THIS SOFTWARE TRANSMITS THE DATA OO THROUGH FF #REPEATEDLY TO THE REMOTE UART AND EXPECTS TO REPEATEDLY RECEIVE THE DATA FF #THROUGH OO FROM THE REMOTE UART. IT SHOULD BE RUN IN CONJUNCTION WITH THE #PROGRAM D2APPSC.ASM RUNNING ON THE OTHER DB32000 BOARD. THE TX PIN OF #THIS 16550A SHOULD CONNECT TO THE RX PIN OF THE 16550A ON THE OTHER BOARD AND #VICE VERSA. ALSO, THE CTS PIN OF THIS 16550A SHOULD BE CONNECTED TO THE RTS PIN #OF THE 16550A ON THE OTHER BOARD AND VICE VERSA. THIS WILL ENABLE THE # APPROPRIATE HANDSHAKES TO OCCUR. #TO RUN THIS PROGRAM YOU MUST: 1. CONNECT THE RX & TX OF THE 2 16550As ON THE 2 DB32000 BOARDS 2. CONNECT THE CTS & RTS OF THE 2 16550As ON THE 2 DB32000 BOARDS 3. DOWNLOAD DIAPPS.EXE TO THIS BOARD VIA THE GNX DEBUGGER [REV 1.02] 4. DOWNLOAD D2APPS.EXE TO OTHER BOARD VIA THE GNX DEBUGGER [REV 1.02] 5. START DIAPPS.EXE RUNNING ON THIS DB32000 BOARD 6. START D2APPS.EXE RUNNING ON THE OTHER DB32000 BOARD #PROGRAM DETAILS: # ISR contains the TX SERVICE ROUTINE # TX OVERWRITES are PREVENTED by the ICU # TX FIFO is CLEARED before a transmission # DATA SENT OO ----- FF # DATA RECEIVED and COMPARED FF ----- 00 # BAUDRATE 128k WITH A 8.0 MHZ XTAL INPUT TO THE 16550A .globi isr .set rxd, 0x0d00000 #Equate registers to their addresses 0x0d00000 .set txd, 0x0d00004 .set ier, .set iir, 0x0d0008 0x0d00008 .set fcr, .set lcr, 0x0d0000c .set mcr, 0x0d00010 .set lsr, 0x0d00014 .set msreq, 0x0d00018 .set scr, 0x0d0001c .set a0,4 #Establish address alignment #between CPU and ICU .set icu hvct,0 #ICU register addresses .set icu_svct,1 *a0 .set icu_elgt,2 *a0
.set icu_tpl,4 *a0 .set icu_ipnd,6 *a0 .set icu isrv,8 *a0 TL/C/9313-13

5

	.set icu imsk,10 *a0	
	.set icu_imsk,i0 *a0	
		₩
	.set icu_fprt,14 *a0	
	<pre>.set icu_mctl,16 *a0</pre>	
	<pre>.set icu_ciptr,18 *a0</pre>	an <b>#</b> an a
	<pre>.set icu_pdat,19 *a0</pre>	#
	.set icu_1ps,20 *a0	en 🖁 en la constante de
	<pre>.set icu_pdir,21 *a0</pre>	na <mark>#</mark> and a state of the state
	<pre>.set icu_cct1,22 *a0</pre>	<ul> <li># A set of the set o</li></ul>
	.set icu_cict1,23 *a0	ta <b>#</b> − − ¹ − − − − − − − − − − − − − − − − − − −
	-	# 1
		#First ICU register address
	.set icu addr,Oxfffe00	tan tanan ara-tanan a ∎
		▼ 4
#******	********************* STATIC BASE	STARTING LOCATIONS ************************************
	est isl mod 17+4	#
	.set irl_mod, 17*4	H · · · · · · · · · · · · · · · · · · ·
	<pre>.set irl_off, 17*4+2</pre>	
	.set start2, 0x0	#The following are static base variables
	.set startl, OxOa	#used as base pointers. Start1/2 = flags
	.set txflag, 0x14	<pre>#txflaf = flag, sbuf = area used to</pre>
	.set sbuf, Oxle	<pre>#store data to be transmitted, rbuf =</pre>
	.set rbuf, 0x41e	#area used to store received data,
	.set cbuf, 0x6le	<pre>#cbuf = area used to store compare</pre>
	.set intable, 0x8le	<pre>#buffer, intable = base pointer to the</pre>
		#interrupt table
		<b>#</b>
#*****	**************** SET UP DISPATCH	I TABLE FOR THE 32032 *********************************
start::	bicpsrw \$(0x100)	#Clear intr's
	movd \$0x0c,r0	#Set for monitor svc to move intbase
	movd \$0x055555555,rl	#from ROM to ram because you have
	addr intable(sb),r2	#to change the address for the
	movd SOxOc,r3	#interrupt service routine.
	SVC	#Actual svc for move
	sprd intbase, r2	#Actual svc for move #Put base addr of intbase in r2
	mova isrent, iri_moa(r2)	) #Put offset of isr into 1st location
		<pre>#of dispatch table</pre>
		n a <mark>#</mark> initia da la constanta da 2012 de la constanta da la constanta da la constanta da la constanta da la const A constanta da constanta da constanta da constanta da constanta da la constanta da la constanta da la constanta
#******	**************************************	R BUFFER (00 to FF) **********************************
senddat:	addr sbuf(sb),r0	# #RO contains string buffer ptr.
	movd \$0,rl	#R1 contains offset
	movb \$0,r2	#Init data req.
sbufloop:	movb r2,0(r0)[r1:b]	an an ann an Antara an an an an 📲 an ann an Anna an
sourroop.		#Load char. to string buffer
	addqw 1,rl	#Increment offset ptr.
	addgw 1,r2	#Increment data
	cmpw r1,\$256	#Check for 256 chars. loaded
	bne sbufloop	#Jump back if not done
#******	**************************************	# DN BUFFER (FF TO 00)************************
<b></b>	LOAD COMPARISO	#
compdat:	addr cbuf(sb),r0	#RO contains pointer
-	movd \$0,rl	#R1 contains offset
	movb \$0x0ff,r2	#Init data req.
cbufloop:	movb r2,0(r0)[r1:b]	#Load char. to compare buffer
	addgw 1,r1	#Increment ptr. offset
	subb \$1,r2	#Increment ptr. oliset #Decrement data
	cmpw r1,\$256	#Check for 256 chars. loaded
		TL/C/9313

bne cbufloop #Jump back if not done movd \$0x0ff,start2(sb) #Initialize compare movd \$0x0ff,start1(sb) #Initialize receiver data intr movd \$16,blk16cnt #Initialize 16 byte block counter movd \$0,sbufcnt #Initialize string bufffer transmitted #count \$0x080,1cr #Set dlab = 1 for divisor latch access movh #Low divisor latch 128k w/8.0 MHz xtal movb S4,txd movb \$0,ier #Upper divisor latch movb \$0x003,1cr #Dlab = 0, 8 bits, no parity, 1 stop movb \$0,1er #Disable UART interrupts movb \$0x0c7,fcr #Fifo=> trigger = 14, reset & enable movd #R0 = icu address \$icu addr,r0 movb \$0xca,icu mctl(r0) #Set mode : 8 bit bus mode, freeze counters, disable interrupts, fixed priority. movqb 0,icu cctl(r0) #Halt the counters movqb -1, icu ips(r0)#Set all pins to interrupt source movqb 0,icu_csrc(r0) #No cascaded interrupts (low reg) movqb 0,icu csrc+a0(r0) # (high reg) movb \$0x10, icu svct(r0) #Set interrupt base vector movqb -1,1cu elqt(r0) #Set level triggering mode (low reg) movqb -l,icu_elgt+a0(r0) #(high reg) movqb \$2,icu_tpl(r0) #Set level triggering mode (low reg) movqb 0,icu tpl+a0(r0) #(high reg) movqb 0,icu fprt(r0) #Set highest priority to 0 (low reg) movqb 0,icu fprt+a0 #(high reg) movqb 0,icu_isrv(r0)
movqb 0,icu_isrv+a0(r0)
movqb -1,icu_imsk(r0) #Clear intr in-service regs (low reg) #(high reg) #Mask all intr (low reg) movqb -1,icu imsk+a0(r0) #(high reg)H setcfg [i] #Enable vectored intrp (I=1) movd \$icu_addr,r0 movb \$0x02,icu mctl(r0) #Fixed mode, 8 bit bus mode movb \$0x010,icu cctl(r0) #Set to internal sampling movb \$0xfd,icu_imsk(r0) #Enable irl movb \$0xff,icu imsk+a0(r0) #Mask all other interrupts  $bispsrw S(0x80\overline{0})$ #Enable cpu intr's #Initialize transmitter buffer offset movd \$0,rl #Clear out1, out2 and enable rts movb \$2,mcr endinit: movb \$0x05,ier #Enable all but modem status interrupts #and the THRE so the boards can be #started. TL/C/9313-15

5

	nop br holdloop	#
#********	**************************************	UPT HANDLER ************************************
isr:	save [r0,r1,r2,r3,r4,r	# •5. <b>r</b> 6. <b>r7</b> ]
	movb lir,r0	#RO- contains iir
	cmpb r0,\$0x0c6	#
	beg laint	#Line status interrupt
	cmpb r0,\$0x0c4	#
	beq rdai	#Receiver interrupt
	cmpb r0,\$0x0cc beg rtmout	# #Rec timeout interrupt
	cmpb r0,\$0x0c2	#Net timeout interrupt
	beg threi	#THRE interrupt
	cmpb r0,\$0x0c0	#
	b <b>e</b> q msint	#Modem status interrupt
		#
*******	****	#
#	INVALID IN	TERRUPT ROUTINE ************************************
	save [r0,r1,r2,r3]	#
	movd \$4,r0	#
	addr message2,rl	
	movd \$21,r2	#
	movd \$0,r3	#
	SVC	#
	restore [r0,r1,r2,r3]	#
	jump stop	# #Restore all registers
	J	#
		₩ ₩ States and the states of
#*****	********* RECEIVER TIMEOU	T INTERRUPT ROUTINE ************************************
rtmout:	jump rdai	ter #
remout.	Jump ruar	<b>4</b>
#******	**************************************	INTERRUPT ROUTINE ******************************
		₩
#avallable 1	nterrupt. Once in this rou designated static base me	d by a positive test for the received data time each byte is removed from the FIFO, mory location and the LSR is tested to see
#1f the data		et. Data is removed from the FIFO and
<pre>#1f the data #placed in m</pre>	memory until the DR bit is	no longer set. The data sent will be
<pre>#1f the data #placed in m #compared to</pre>	memory until the DR bit is known data, located in an	
<pre>#1f the data #placed in m #compared to</pre>	memory until the DR bit is	no longer set. The data sent will be
<pre>#1f the data #placed in m #compared to</pre>	memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr	no longer set. The data sent will be other designated static base location, by
<pre>#if the data #placed in m #compared to #calling the</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6
<pre>#if the data #placed in m #compared to #calling the</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b]</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b] cmpb \$0x00,0(r4)[r6:b]</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b] cmpb \$0x00,0(r4)[r6:b] addqw 1,r6</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr.
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b] cmpb \$0x00,0(r4)[r6:b] addgw l,r6 addgw l,rbufoff</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is     known data, located in an     compare subroutine.     movb \$0,mcr     addr rbuf(sb),r4     movd rbufoff,r6     movb rxd,0(r4)[r6:b]     cmpb \$0x00,0(r4)[r6:b]     addqw l,r6     addqw l,rbufoff     bne continue</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr. #Track r6 #
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b] cmpb \$0x00,0(r4)[r6:b] addgw l,r6 addgw l,rbufoff bne continue movw \$0,r6</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr. #Track r6 # #Reset pointer offset
<pre>#if the data #placed in m #compared to #calling the rdai:</pre>	<pre>memory until the DR bit is     known data, located in an     compare subroutine.     movb \$0,mcr     addr rbuf(sb),r4     movd rbufoff,r6     movb rxd,0(r4)[r6:b]     cmpb \$0x00,0(r4)[r6:b]     addqw l,r6     addqw l,rbufoff     bne continue</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr. #Track r6 # #Reset pointer offset #Reset rbufoff
<pre>#if the data #placed in m #compared to #compared to #calling the rdai: rdrbr:</pre>	<pre>memory until the DR bit is known data, located in an compare subroutine. movb \$0,mcr addr rbuf(sb),r4 movd rbufoff,r6 movb rxd,0(r4)[r6:b] addgw l,r6 addgw l,r6 addgw l,rbufoff bne continue movw \$0,r6 movw \$0,rbufoff</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr. #Track r6 # #Reset pointer offset
<pre>#if the data #placed in m #compared to #compared to #calling the rdai: rdrbr:</pre>	<pre>memory until the DR bit is     known data, located in an     compare subroutine.     movb \$0,mcr     addr rbuf(sb),r4     movd rbufoff,r6     movb rxd,0(r4)[r6:b]     cmpb \$0x00,0(r4)[r6:b]     addgw 1,r6     addgw 1,r6     bne continue     movw \$0,r6     movw \$0,r6     movb lsr,r3</pre>	no longer set. The data sent will be other designated static base location, by # #Disable RTS; stop transmission #r4 contains rbuf base address #Put rbuf offset runner into r6 #Store a byte in the receiver buffer #Is it the last character #Increment offset ptr. #Track r6 # #Reset pointer offset #Reset rbufoff #Read lsr

	beq rdrbr	#Read rbr again if set
	movd r6, rbufoff	#Put result of r6 back into rbufoff
	b <b>sr compare</b>	#
	movb \$7, <b>1er</b> movb \$2,mcr	#Turn on transmitter interrupts
	jump popall	#Enable rts #
	Jamp popali	# #
#********	***** TRANSM1	IT ["] ROUTINE ************************************
		#
		a data has been loaded into static base
		ter routine is called to send data. (ie ks of 16 bytes and 1 block of 15 bytes
		on occurs /CTS is checked to ensure that
#the receiver		
		#
thre1:	addr sbuf(sb),r0	#RO contains base pointer
	movw xmitoff,rl	#setup xmit ptr offset
	cmpd \$0,blkl6cnt	#Check to see if it is the 16th block *
	b <b>e</b> q <b>send15</b> movd \$0x10,r7	<b>#Yes, send only 1</b> 5 by <b>tes instea</b> d of 16 * #No, <b>sen</b> d 16 b <b>ytes</b> *
	jump sendnext	#Jump around 15 byte load *
send15:	movd \$0x0f,r7	#Load counter for 15 byte load *
sendnext:	movb O(rO)[r1:b],txd	#Load a byte into the transmitter
	addqw l,rl	#
	cmpw r1,\$256	#Are we one address past end of table
64 <b></b> - <b>-</b>	beq reload	#Y <b>es, reloa</b> d ptr
finish:	save [r7] movb msreq,r7	#Read modem status reg
	andb $$0x10,r7$	#Mask all bits except CTS (MSR4)
	cmpb \$0,r7	#Check for disabled CTS
	restore [r7]	
	beq abort	#Wait for active CTS (MSR4=1)
	subb \$1,r7	#No, decrement counter and continue
	cmpb \$0,r7	<pre>#No, decrement counter and continue #Is byte counter 0? #No, send next byte #aave xmit ptr offset in ram #Row is a first if the block t </pre>
abort:	b <b>ne sendne</b> xt movw rl,xmitoff	#NO; Send next byte #eave ymit off offeet in ram
	cmpd \$0,blkl6cnt	#Check to see if it is 16th block *
	hag astendia	#Yes, reload block counter *
	subb \$1,blki6cnt	#Decrement block counter *
	Jamp popari	#Finished sending 16 bytes
setsnd16:	movd \$16,blk16cnt	#Reload block counter *
reload:	jump popali movd \$0, <b>rl</b>	#Finished sending 15 bytes * #Reset offset
Leiodu.	jump finish	#Go back and finish
	J	#
#*******	************ LINE STATUS	INTERRUPT ROUTINE ********************************
		. <b>₽</b>
laint:	<pre>save [r0,r1,r2,r3] movd \$4,r0</pre>	# * *
	addr message6,rl	₩ ₩
	movd \$25,r2	" #
	movd \$0, <b>r</b> 3	#
	SVC	<b>#</b>
	restore [r0,r1,r2,r3]	#
	movb lsr,r3	#Read lsr
		# #
	jump rdai	**************************************
		#
#*********	*********** MODEM STATUS	INTERRUPT ROUTINE ******************************
		TL/C/9313-17

		$= \frac{1}{2} \left( \frac{1}{2} + \frac{1}{2} \right) \left( \frac{1}{2} + \frac{1}{$
msint:	<pre>save [r0,r1,r2,r3]</pre>	
	movd \$4,r0	Here and the second
	addr message7,rl	<b>#</b>
	movd \$26,r2	e 📕 en
	movd \$0,r3	1. # Contract of the second s
	avc	
	movb 0x0d00018,r0 restore [r0,r1,r2,r3]	
	jump popall	# #
#*****		DATA ROUTINE ************************************
<pre>#receiver offs #uses the comp #buffer data a #sent is ident #stopping the</pre>	et (rbufoff) to point at are offset (compoff) poin nd compare buffer data. J ical to data received. Th process and returning fro nown data and an exact of	the interrupt routine which has set the the last byte received. This subroutine iter as the pointer for both receive Each location is compared to ensure data his is done until compoff equals rbufoff on the interrupt. NOTE: Data being opy is loaded into memory prior to any
#clansmission.		#
compare:	addr cbuf(sb),rl	#R1- base address of cbuf base
	cmpd \$0, <b>r</b> 6	#Check for potential invalid subtraction
	beq zeror6	#Jump around subtraction
	subd \$1,r6	• • <b>#</b>
	jump compbyte	#Jump around subtraction fix
zeror6:	movd \$0xff,r6	tan ∰an ang ang ang ang ang ang ang ang ang a
compbyte:	movd compoff,r5	
	bne wrong	<pre>[r5:b] #Compare data sent to data received #Branch and set outl if wrong #</pre>
	cmpb \$0x00,0(r4)[r5:b]	#Check for end of buffer
	bne notend	#Branch and increment pointers
	jump reloadl	#Test for having compared all bytes
notend:	addd \$1,compoff	#Increment pointer
notendl:	cmpd r5,r6	#
	beg bye	$= \frac{1}{4} \left[ \frac{1}{2} \left[ \frac{1}{2}$
	jump compbyte	an a
reloadl:	addd \$1,sbufcnt	# #Increment transmiter cnt
	movd \$0,compoff	#Reload offset of pointer
	jump notendl	
wrong:	nop	1. B Alexandra M. Charles and S. Sandara and S. S Sandara and S. Sandara and S. Sandar Sandara and Sandara and Sandara Sandara and Sandara and Sa Sandara and Sandara and Sandar Sandara and Sandara and Sand Sandara and Sandara
	movb \$0x0c,mcr	#Set out 2, for error strobe
#*****	**************************************	# CH_MESSAGE ************************************
	save [r0,r1,r2,r3]	# #Save register for supervisor call
	movd \$4,r0	#Value required by svc call
	addr message8,rl	#Mover address of message into rl
	movd \$17,r2	#Number of characters into r2
	movd \$0,r3	#Value required by svc call
	SVC	#Actual call
		#Restore registers
	restore [r0,r1,r2,r3]	#
stop:	<pre>restore [r0,r1,r2,r3] nop</pre>	# #
stop:		as <b>#</b> elong sector [™] record the sector and the left end of the sector

TL/C/9313-18

bye: ret O restore [r0,r1,r2,r3,r4,r5,r6,r7] popal1: reti messagel: .byte 13,10, "Compare Complete",13,10 message2: .byte 13,10, "Invalid Interrupt",13,10 message3: .byte 13,10, "Receiver Timeout",13,10 message4: .byte 13,10, "Receive data available Interrupt",13,10 message5: .byte 13,10, "THRE Interrupt",13,10
message6: .byte 13,10, "Line Status Interrupt",13,10 message7: .byte 13,10, "Modem Status Interrupt",13,10 message8: .byte 13,10, "Data Mismatch",13,10 xmitoff: .double 0
compoff: .double 0
blkl6cnt: .double 0 sbufcnt: .double 0 rbufoff: .double 0 isrent: .word 0x9020 #Mod table .word isr-start #Offset of service routine for #Dispatch table.

TL/C/9313-19

#3/30/87....D2APPS.ASM.....ADAPTED ORIGINALLY FROM D1RON56K.ASM #THIS PROGRAM RUNS USING 2 DB32000 BOARDS WITH 16550As ENABLED AT ADDRESS #Od00000 WIRE-WRAPPED ON THE BOARDS. THIS SOFTWARE TRANSMITS THE DATA FF #THROUGH OO REPEATEDLY TO THE REMOTE UART AND EXPECTS TO REPEATEDLY RECEIVE #THE DATA OO THROUGH FF FROM THE REMOTE UART. IT SHOULD BE RUN IN CONJUNCTION #WITH THE PROGRAM DIAPPS.ASM RUNNING ON THE OTHER DB32000 BOARD. THE TX PIN OF #THIS 16550A SHOULD CONNECT TO THE RX PIN OF THE 16550A ON THE OTHER BOARD AND #VICE VERSA. ALSO, THE CTS PIN OF THIS 16550A SHOULD BE CONNECTED TO THE RTS PIN #OF THE 16550A ON THE OTHER BOARD AND VICE VERSA. THIS WILL ENABLE THE # APPROPRIATE HANDSHAKES TO OCCUR. **#TO RUN THIS PROGRAM YOU MUST:** 1. CONNECT THE RX & TX OF THE 2 16550As ON THE 2 DB32000 BOARDS 2. CONNECT THE CTS & RTS OF THE 2 16550As ON THE 2 DB32000 BOARDS 3. DOWNLOAD D2APPS.EXE TO THIS BOARD VIA THE GNX DEBUGGER [REV 1.02] 4. DOWNLOAD DIAPPS.EXE TO OTHER BOARD VIA THE GNX DEBUGGER [REV 1.02] 5. START DIAPPS.EXE RUNNING ON THE OTHER DB32000 BOARD 6. START D2APPS.EXE RUNNING ON THIS DB32000 BOARD **#PROGRAM DETAILS:** # ISR contains the TX SERVICE ROUTINE # TX FIFO is CLEARED before a transmission # DATA SENT FF ----- 00 # DATA RECEIVED and COMPARED OO ----- FF # BAUDRATE 128k WITH A 8.0 MHZ XTAL INPUT TO THE 16550A .globl isr .set rxd, 0x0d00000 #Equate registers to their addresses .set txd, 0x0d00000 .set ier, 0x0d00004 .set iir, 0x0d0008 .set fcr, 0x0d00008 0x0d0000c .set lcr, .set mcr, 0x0d00010 .set lsr, 0x0d00014 .set mareq, 0x0d00018 0x0d0001c .set scr. #******************* ESTABLISH ADDRESSES FOR THE 32202 (ICU) ******************* .set a0,4 #Establish address alignment #between CPU and ICU .set icu_hvct,0 #ICU register addresses .set icu_svct,1 *a0
.set icu_elgt,2 *a0 .set icu_tpl,4 *a0 .set icu ipnd,6 *a0 .set icu_isrv,8 *a0 .set icu_imsk,10 *a0 # .set icu_csrc,12 *a0 TI /C/9313-20

.set	icu_fprt,14 *a0	#
.set	icu_mct1,16 *a0	#
.set	icu_ciptr,18 *a0	#
.set	icu_pdat,19 *a0	<b>#</b>
	icu_1ps,20 *a0	#
.set	icu_pdir,21 *a0	<b>#</b>
.set	icu_cct1,22 *a0	#
.set	icu_cict1,23 *a0	#
		#
		#First ICU register address
		ŧ
.set	<pre>1cu_addr,0xfffe00</pre>	<b>#</b>
#****	********** STATTC BASE S	* TARTING LOCATIONS *************************
#	STATIC DASE 5	
. set	irl mod, 17*4	#Dispatch table offset for IRl entry
	sbuf, Oxle	#sbuf = area used to
	rbuf, 0x41e	<pre>#store data to be transmitted, rbuf =</pre>
	cbuf, 0x61e	#area used to store received data,
	intable, 0x81e	<pre>#cbuf = area used to store compare</pre>
		<pre>#buffer, intable = base pointer to the</pre>
		#interrupt table
		#
#********	******* SET UP DISPATCH	TABLE FOR THE 32032 *********************************
		#
start::	bicpsrw \$(0x100)	#Clear intr's
	movd \$0x0c,r0	#Set for monitor svc to move intbase
	movd \$0x055555555, <b>rl</b>	#from ROM to ram because you have
	<pre>addr intable(sb),r2</pre>	<pre>#to change the address for the</pre>
	movd \$0x0c,r3	<pre>#interrupt service routine.</pre>
	SVC	#Actual svc for move
	sprd intbase,r2	#Put base addr of intbase in r2
	movd isrent,irl_mod(r2)	<pre>#Put offset of isr into lst location</pre>
		#of dispatch table
***********		# BUFFER (FF to 00) **************************
#	LOAD TRANSMITTER	H
senddat:	addr sbuf(sb),r0	#RO contains string buffer ptr.
sendart.	movd SO,rl	#RI contains offset
	movb \$0x0ff,r2	#Init data reg.
sbufloop:	movb r2,0(r0)[r1:b]	#Load char. to string buffer
	addgw 1,rl	#Increment offset ptr.
	subb \$1,r2	#Increment data
	cmpw r1,\$256	#Check for 256 chars. loaded
	bne sbufloop	#Jump back 1f not done
	•	#
#*****	**************************************	N BUFFER (OO TO FF) **********************************
		#
compdat:	addr cbuf(sb),r0	#RO contains pointer
	movd \$0,rl	#Rl contains offset
	movb \$0,r2	#Init data reg.
cbufloop:	movb r2,0(r0)[r1:b]	#Load char. to compare buffer
	addqw 1,rl	#Increment ptr. offset
	addqw 1,r2	#Decrement data
	cmpw r1,\$256	#Check for 256 chars. loaded
	b <b>ne</b> cbufloop	#Jump back if not done
****		# 
#~~~~~~~	- SET OF INTERROPT SERVIC	CE ROUTINE PARAMETERS ************************************
	movd \$16,blk16cnt	# #Initialize 16 byte block counter
		TL/C/9313-21

	<b>#</b>
#*************************************	ITIALIZATION ************************************
	± · · · · · · · · · · · · · · · · · · ·
movb \$0x080,lcr	#Set dlab = 1 for divisor latch access
movb \$4,txd	#Low divisor latch 56k w/8.0 xtal
movb \$0,1er	#Upper divisor latch
movb \$0x003,1cr	#Dlab = 0, 8 bits, no parity, 1 stop
movb \$0,ier	#Disable UART interrupts
movb \$0x0c7,fcr	<pre>#Fifo=&gt; trigger = 14, reset &amp; enable</pre>
	#
#*************************************	ZE ["] 32202 (ICU) ************************************
"	11 32202 (100)
	#
movd \$icu_addr,r0	#RO = icu add <b>res</b> s
movb \$0xca,icu mctl(r0)	#Set mode : 8 bit bus mode,
<b>—</b>	<pre># freeze counters,</pre>
	# disable interrupts,
	# fixed priority.
$\mathbf{r}_{\mathbf{r}}$	
movqb 0,icu_cctl(r0)	#Halt the counters
movqb -1,icu_ips(r0)	#Set all pins to interrupt source
movqb 0,1cu csrc(r0)	<pre>#No cascaded interrupts (low reg)</pre>
movqb 0,icu csrc+a0(r0)	# (high reg)
movb \$0x10, icu svct(r0)	#Set interrupt base vector
movqb -1,icu elgt(r0)	#Set level triggering (low req)
movqb -1,icu_elgt+a0(r0)	#(high reg)
movqb \$2,1cu_tp1(r0)	#Set high polarity mode (low reg)
movqb 0,icu_tpl+a0(r0)	#(high reg)
movqb 0,icu fprt(r0)	#Set highest priority to O (low reg)
movgb 0,icu fprt+a0	#(high reg)
movqb 0,icu isrv(r0)	<pre>#Clear intr in-service regs (low reg)</pre>
movqb 0, icu isrv+a0(r0)	#(high req)
movqb -1,icu_imsk(rO)	#Mask all intr (low reg)
<pre>movqb -l,icu_imsk+a0(r0)</pre>	#(high reg)H
setcfg [i]	#Enable vectored intrp (I=1)
movd \$1cu addr,r0	#
movb $0x0\overline{2}$ , icu mctl(r0)	#Fixed mode, 8 bit bus mode
movb \$0x010,icu cctl(r0)	#Set to internal sampling
	• •
movb \$0xfd,icu_imsk(r0)	#Enable irl
movb \$0xff,1cu_imsk+a0(r0)	#Mask all other interrupts
bispsrw \$(0x800)	#Enable cpu intr's
	ng 🖁 👭 ang
#*************************************	550A INTERRUPTS ************************************
	#
movb \$2,mcr	#Clear outl, out2 and enable rts
endinit: movb \$0x07,1er	
endinic. movb soxo//iel	#Enable all but modem status interrupts
#*************************************	AITING FOR INTERRUPTS ************************
	n an <mark>H</mark> alain an Anna an Albhain an Anna
holdloop: nop	· * #
br holdloop	ter 🛔 de la constante de la fatta de la constante d
	un anti-anti-anti-anti-anti-anti-anti-anti-
#*******	RUPT HANDLER ************************************
# TITLERF	WPI HANDLER COORDER COORDER COORDER COORDER COORDER
	and 📕 and a 👖 an
isr: save [r0,r1,r2,r3,r4,r	<b>:5,r6,r7</b> ]
movb iir,r0	#RO- contains iir
cmpb r0,\$0x0c6	an an an Anna a
beg lsint	#Line status interrupt
cmpb r0,\$0x0c4	#
beg rdal	#Receiver interrupt
cmpb r0,\$0x0cc	± the second s
	TL/C/9313-22
	TL/C/9313-22

	beg rtmout	#Rec timeout interrupt
	cmpb r0,\$0x0c2	#
	beg threi	#THRE interrupt
	cmpb r0,\$0x0c0	#
	beg maint	" #Modem status interrupt
		#
		#
#******	************* INVALID INT	
		#
	<pre>save [r0,r1,r2,r3]</pre>	#
	movd \$4,r0	
	addr message2,rl	- #
	movd \$21,r2	#
	movd \$0,r3	#
	SVC	#
	restore [r0,r1,r2,r3]	#
		#
		#
	jump stop	#Restore all registers
	5	#
		#
#*********	******* RECEIVER TIMEOUT	INTERRUPT ROUTINE **********************
		#
rtmout:	jump rdai	
	5 2	#
#*********	**************** RECEIVER I	NTERRUPT ROUTINE ************************************
		#
#This portion	of the program is reached	when the received data available
#interrupt is	active. Once in this rout	ine each byte removed from the FIFO
#1s placed in	the designated static bas	e memory location (labelled rbuf).
#The data read	y bit (DR) in the LSR is	checked before each byte is removed
#from the FIFO	. Data sent will be compa	red to known data in another designated
#static base a	rea (labelled cbuf) by ca	lling the compare subroutine.
	-	#
rdai:	movb \$0,mcr	<pre>#Disable RTS; stop transmission</pre>
	addr rbuf(sb),r4	<pre>#r4 contains rbuf base address</pre>
	movd rbufoff,r6	#Put rbuf offset runner into r6
rdrbr:	movb <b>r</b> xd,O( <b>r</b> 4)[ <b>r</b> 6:b]	#Store a byte in the receive buffer
		#Is it the last character
	addqw l,r6	#Increment offset ptr.
	addgw l,rbufoff	#Track r6
	bne continue	#
	movw \$0,r6	#Reset pointer offset
	movw \$0,rbufoff	#Reset rbufoff
continue:	movb lsr,r3	#Read lsr
	andb \$01,r3	#Mask all but bit 0
	cmpb \$01,r3	#
	beg rdrbr	#Read rbr again if set
	movd r6, rbufoff	<pre>#Put result of r6 back into rbufoff</pre>
	bsr compare	#
	movb \$2,mcr	#Enable rts
	jump popall	#
		#
#********	***** TRANSMI	T ROUTINE ************************************
		#
		loaded into the static base memory area
#labelled sbuf	. Thids routine sends dat	a as 16 blocks of 16 bytes and 1 block
		e each block transmission occurs /CTS
#18 Checked to	ensure that the receiver	ready.
		#
		TL/C/9313–23

5-27

5

addr sbuf(sb),r0 threi: #RO contains base pointer movw xmitoff,rl #setup xmit ptr offset cmpd \$0,blkl6cnt #Check to see if it is the 16th block beg send15 #Yes, send only 15 bytes instead of 16 movd \$0x10,r7 #No, send 16 bytes jump sendnext #Jump around 15 byte load send15: movd \$0x0f,r7 #Load counter for 15 byte load movb O(rO)[rl:b],txd sendnext: #Load a byte into the transmitter addgw l,rl cmpw r1,\$256 #Are we one address past end of table beg reload #Yes, reload ptr finish: save [r7] movb mareq, r7 #Read modem status reg andb \$0x10,r7 #Mask all bits except CTS (MSR4) #Check for disabled CTS cmpb \$0,r7 restore [r7] #Leave on inactive CTS (MSR4=0) beg abort subb \$1,r7 #No, decrement counter and continue cmpb \$0,r7 #Is byte counter 0? bne sendnext #No, send next byte abort: movw rl, xmitoff #save xmit ptr offset in ram cmpd \$0,blkl6cnt #Check to see if it is 16th block beg setsndl6 #Yes, reload block counter subb \$1,blk16cnt #Decrement block counter #Finished sending 16 bytes jump popall movd \$16,blkl6cnt setsndl6: #Reload block counter #Finished sending 15 bytes jump popall #Reset offset reload: movd \$0,rl #Go back and finish jump finish lsint: save [r0,r1,r2,r3] movd \$4,r0 addr message6,rl movd \$25,r2 movd \$0,r3 avc restore [r0,r1,r2,r3] #Read lsr movb lsr,r3 jump rdai #************************** MODEM STATUS INTERRUPT ROUTINE ********************** msint: save [r0,r1,r2,r3] movd \$4,r0 addr message7,rl movd \$26,r2 movd \$0,r3 avc movb 0x0d00018,r0 restore [r0,r1,r2,r3] jump popall #The receiver subroutine branches to this subroutine after it has removed all of #the data from the Rx FIFO. The receive offset (rbufoff) is changed to point to #the last byte received in rbuf. The compare offset (compoff) points to each #byte in the receive buffer and its associated byte in the compare register.

AN-491

TL/C/9313-24

#Compoff is incremented after each successful comparison and the comparisons

compare:	addr cbuf(sb),rl cmpd \$0,r6	#R1- base address of cbuf base
		#Check for potential invalid subtraction
	beg zeror6	#Jump around subtraction
	subd \$1,r6	
z <b>eror</b> 6:	jump compbyt <b>e</b> movd \$0xff, <b>r</b> 6	#Jump around subtraction fix
compbyte:	movd compoff,r5	#
compoyce.		r5:b] #Compare data sent to data received
	bne wrong	#Branch and set outl 1f wrong
	She wrong	#Branch and set out if wrong
		" #
	cmpb \$0xff,0(r4)[r5:b]	#Check for end of buffer
	bne notend	#Branch and increment pointers
	jump <b>re</b> loadl	#Test for having compared all bytes
		#
		<b>#</b>
notend:	addd \$1,compoff	#Increment pointer
notendl:	cmpd r5,r6	#
	beq bye	#
	jump compbyte	#
celoadl:	addd \$1,sbufcnt	# #Increment transmiter cnt
	movd \$0,compoff	#Reload offset of pointer
	jump notendl	#
	Jamp nocenar	#
wrong:	movb \$0x0c,mcr	#Set out 2, for error strobe
********		#
#	DATA MISMATC	CH MESSAGE ************************************
	<b>save</b> [ <b>r</b> 0, <b>r</b> 1, <b>r</b> 2, <b>r</b> 3]	" #Save register for supervisor call
	movd \$4,r0	#Value required by svc call
	addr message8,rl	#Mover address of message into rl
	movd \$17,r2	#Number of characters into r2
	movd \$0,r3	#Value required by svc call
	SVC	#Actual call
	<pre>restore [r0,r1,r2,r3]</pre>	#Restore registers
		#
stop:	nop	#
	jump stop	#Test point
<b>b</b>	ret O	#
by <b>e:</b>	ret o	#
#*****	******	ROM INTERRUPT ************************************
•		#
popall:	restore [r0,r1,r2,r3,r4	1,r5,r6,r7]
	reti	#
		#
#*********	**************************************	essages ************************************
	massagel + byte 12 10	# 'Comp <b>are</b> Compl <b>ete",</b> 13,10
		'Invalid Interrupt",13,10
		'Receiver Timeout",13,10
		Receive data available Interrupt",13,10
	message4: .byte 13,10, message5: .byte 13,10,	
		Line Status Interrupt",13,10
	<pre>message7: .byte 13,10,' message8: .byte 13,10,'</pre>	

## A Comparison of the INS8250, NS16450 and NS16550A Series of UARTs

National currently produces seven versions of the INS8250 UART. Functionally, these parts appear to be the same, however, there are differences that the designer and purchaser need to understand. For each version, this document provides a brief overview of their distinct characteristics, a detailed function and timing section, a discussion of software compatibility issues and the AC timing parameters.

## 1.0 Part Summary

The seven versions currently produced are designated INS8250, INS8250-B, INS8250A, NS16450, INS82C50A, NS16C450, and NS16550A. These devices are grouped below by process type.

#### NMOS DEVICES

- 1. INS8250: This is the original version produced by National. It is the same part as the INS8250-B, but with faster CPU bus timings.
- INS8250-B: This is the slower speed (CPU bus timing) version of the INS8250. It is used by many popular 8088based microcomputers.

## **XMOS DEVICES**

- INS8250A: This is a revision of the INS8250 using the more advanced XMOS process. The INS8250A is better than the aforementioned parts due to the redesign (compare section 2.0 to 3.0) and the following process characteristics—closer threshold voltage control, more reliably implemented process topography and finer control over the active area critical dimensions. XMOS and CMOS parts should be used for all new designs. This part is used in many popular 8086-based microcomputers.
- NS16450: This is the faster speed (CPU bus timing) version of the INS8250A. It is used by many popular 80286based microcomputers.
- 3. NS16550A: This is the newest member of the UART family. It powers-up in the NS16450 mode and is completely compatible with all software written for the NS16450. It has advanced features such as on-board FIFOs, a DMA interface, faster CPU bus timings and a much higher maximum baud rate than the NS16450. The NS16550A should be used for all new non-CMOS designs, including those that were originally done with the NS16550. It is used in recent versions of popular 80286-based, 80386-based and ROMP-based microcomputers. Software written for the NS16550 is completely compatible with the NS16550A. Section 5.0 describes how the software can distinguish between the NS16550 and the NS16550A.
- 4. NS16550: This part powers-up in the NS16450 mode and is completely compatible with all software written for the NS16450. It has advanced features, such as a DMA interface. The on-board FIFOs are essentially non-functional. This part was issued on a limited basis. Any user that

National Semiconductor Corp. Application Note 493 Martin S. Michael



wants this part should order the NS16550A. Section 5.0 describes the differences between the NS16550 and the NS16550A in detail.

## **CMOS DEVICES**

- INS82C50A: This is a CMOS version of the INS8250A. It functions identically and for most AC parameters has the same timing specification as the INS8250A (see Section 4.0). It draws approximately 1/10 (10 mA) of the maximum operating current of the INS8250A.
- NS16C450: This is a CMOS version of the NS16450. It functions identically and for most AC parameters has the same timing specification as the NS16450 (see Section 4.0). It draws approximately 1/12 (10 mA) of the maximum operating current of the NS16450.
  - Note: The XMOS and CMOS UARTs are not plug-in replacements for the INS8250/INS8250-B when used with ICUs that are in the popular edge-triggered configuration. However, there are easily implemented adjustments to the driving software or associated hardware that will allow these parts to be a plug-in replacement (see Section 6.0).




FIGURE 1. Connection Diagram

## 2.0 INS8250 and INS8250-B Functional Considerations

Designers using these NMOS parts should be well aware of the following considerations.

 The Modem Status and Line Status registers are masterslave registers which transfer data from the master to the slave only when the INS8250, INS8250-B is not enabled. Thus, if the UART is never disabled:

-The status registers are never updated.

-The character in the transmit holding register will be transmitted repeatedly.

—The CPU cannot read the current error status indication.

5

Recommendation: Disable the INS8250, INS8250-B between accesses.

 At power-on the UART will occasionally transmit a random character. This occurs after release of the master reset and before it receives data from the CPU. The THRE and TSRE bits are unreliable at this time, due to their unpredictable state at power-on.

Recommendation A: Use the following initialization routine:

### -Master reset.

--Enable loopback mode (this causes any randomly sent characters to be sent to the receiver).

-Load baud rate generator and initialize line control register.

—Wait one character time and then clear the receiver buffer by reading it and clear any errors by reading the line status and modem status registers.

-Disable the loopback mode.

The INS8250, INS8250-B is now initialized for normal operation and the THRE and TSRE bits are reliable. This procedure can be used with the INS8250A, NS16450 and INS82C50A, although it is unnecessary.

Recommendation B: Use one of the modem output lines to gate the transmitter data line.

3. When the transmitter interrupt is enabled, an interrupt occurs immediately regardless of the transmitter holding register's state. Furthermore, the first valid interrupt condition will probably be missed.

Recommendation: Use the following procedure to solve this problem:

- -Wait for the transmitter holding register to empty.
- -Disable microprocessor interrupts.

—Write to the interrupt enable register. The interrupt indication that would normally appear at this time will be cleared by a previously stored reset, if the IIR has been read prior to this

Note: Whenever the IIR register is read and an active THRE interrupt will be cleared. If no THRE interrupt is active then the first THRE interrupt after the reading of IIR will be cleared).

—Write to the interrupt enable register, again. Since there is no read of the IIR before this second write IER, there will be no stored reset to clear the normal THRE interrupt.

-Enable microprocessor interrupts.

4. If data is not valid before and after WR or WR is active, then the bits of the internal register being addressed may change unpredictably. This could temporarily change any programmable UART function controlled by the addressed register. This situation exists because the INS8250, -B accepts data via fall-through latches that are enabled by the WR or WR going active rather than latched on the trailing edge of WR or WR. Examples of this are glitches on the modem control lines or a temporary break on the serial output line while a command is written to the MCR or the LCR registers.

Recommendation A: To avoid these problems the data must be valid just before, throughout and just after activation of WR or  $\overline{WR}$ .

When using an 8088, 8086, 6800 or 8048 microprocessor, delay the leading edge of the write strobe until the data is stable. The above precaution is unnecessary when using the 8080, the NSC800TM or the Z80 microprocessors. Designs using a 32016 or 80286 should use the 16450, which avoids this problem by not having fallthrough latches (see Section 3.0, Item 1).

- Note: The temporary break caused by a spurious glitch on LCR6 can also be avoided by setting the loopback mode prior to writing to the line control register.
- 5. The transmitter generates start bits longer than the rest of the data by approximately 1  $\mu$ s. This is due to a look-ahead circuit that sends the start bit while data is being transferred from the transmitter holding register to the transmitter shift register. At 56 kB this causes a 6.25% error.

Recommendation: Be aware that the last stop bit will be reduced by an equivalent amount of time (approximately 1  $\mu$ s).

6. If the CPU is slow in servicing the UART it could read current status (LSR) and then the next data byte (RBR), instead of the current data byte. An example of this type of failure would be losing a received character without an overrun indication. This occurs when the CPU reads the receiver buffer when another character from the shift register was being transferred to it. UART registers are updated as soon as the received data is available (i.e., the receive buffer register is updated as soon as all of the data bits have been received, the parity flag is updated as soon as the parity bit is received, the overrun flag is updated as soon as the stop bit is received, etc.).

Recommendation: The CPU must read the buffer sooner.

7. The transmitter character may be erroneous, if the INS8250, -B transmits with 5 data bits and 1 and  $\frac{1}{2}$  stop bits.

Recommendation: Use only 1 stop bit.

 Writing a "1" to bit 1 of the Interrupt Enable Register (IER1), when the Transmitter Holding Register is not empty sets the THRE interrupt, regardless of the THRE status bit condition.

Recommendation: Only set bit 1 in the Interrupt Enable Register (IER1) if the Transmitter Holding Register is empty.

 When multiple interrupts are pending, the interrupt line (INTR) pulses low after each interrupt instead of remaining high continuously.

Recommendation: This will not cause problems in normal operation, however, it is a condition necessary for compatibility in some popular 8088-based microcomputers that use an edge-triggered ICU (see Section 6.0).

10. Bit No. 6 (TSRE) of the line status register is set as soon as the transmitter shift register empties whether or not the transmitter holding register contains a character. Bit No. 6 is then reset when the transmitter shift register is reloaded.

Recommendation: This will not cause problems in normal operation. However, it is a function tested on some popular 8088-based microcomputer systems diagnostic programs.

#### 2.1 ADDITIONAL FUNCTIONAL CONSIDERATIONS

When using the INS8250-B in full duplex operation with the THRE interrupt enabled and either one or both of the higher priority interrupts enabled (Receiver Data Available, Receiv-

5-31

er Line Status), the THRE interrupt indication may be lost. This is only possible if both data transmission and reception are occurring simultaneously. To avoid this problem use one of the three software aids listed below. The first two should be inserted in the Receiver Data Available and/or Receiver Line Status service routines. The last one should be inserted in the THRE service routine. Any of the following will result in successful operation given the above circumstance.

### SOFTWARE AIDS

- 1. While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set IER1.
- 2. While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set a flag and service the transmitter as soon as you exit the routine.
- 3. Poll THRE (LSR5) instead of using the IIR.

## 3.0 INS8250A and NS16450 Function and Timing Considerations

- Chip select does not affect data transfers from the master register to the slave register. Therefore, the UART doesn't have to be deselected before it can offer valid status updates to the CPU.
- 2. The master reset (MR) input has a Schmitt Trigger circuit added to it.
- A transmitter interrupt occurs only if the transmitter holding register is empty when bit 1 of the Interrupt Enable Register (IER) is set.
- 4. The UARTs latch data written to them on the trailing edge of the WR or  $\overline{WR}$  signal, so data does not need to be valid for the total time write is active.
- The loopback diagnostic function sets the modem control outputs RTS, DTR, OUT1 and OUT2 to their inactive state (logic "1"), so they will send no spurious signals.


- 6. A one byte scratch pad register is included at location 111. This register is not on the INS8250 or -B.
- 7. When multiple interrupts are pending the interrupt line remains high rather than pulsing low after each interrupt is serviced. The INS8250A and NS16450 have level sensitive interrupts as opposed to edge-triggered interrupts. This requires a change in the UART driver software or associated hardware if the INS8250A, NS16450 is used with some popular microcomputers, and their edge-triggered ICUs (see Section 6.0).
- 8. Bit 6 of the line status register is set to 1 when both the transmitter holding and shift register are empty. This causes the INS8250A and NS16450 to be incompatible with some INS8250 software utilizing this bit.

## **3.1 TIMING CONSIDERATIONS**

- 1. A start bit will be sent typically 16 clocks (1 bit time) after the WRTHR signal goes active.
- 2. The leading edge of WRTHR resets THRE and TEMT.
- All of the line status errors and the received data flag (DR, data ready) are set during the time of the first stop bit.
- 4. TEMT is set 2 RCLK clock periods after the stop bit(s) are sent.
- 5. The modem control register updates the modem outputs on the trailing edge of WRMCR.


#### **3.2 CRYSTAL REQUIREMENTS**

There have been reports that certain types of 1.8432 MHz crystals have not been starting when used with the INS8250s (excluding the INS82C50A). The problem is with the smaller size versions of the crystal and their higher ESR values. In order to overcome this problem the following circuit should be used.



## FIGURE 2. Serial Data Timing

TL/C/9320-2



TL/C/9320-3

## FIGURE 3. The Oscillator Circuit

Crystal parameter for the above circuit are:

type resonance load capacitor max. R_S cal. tolerance drift tolerance overall tolerance

AT cut fundamental (parallel) 20 pF - 32 pF 1k @ 1 MHz, 500 @ 5 MHz + 0.005% @ 25°C + 0.005% @ 0°C - + 70°C + 0.01%

## 3.3 ADDITIONAL FUNCTIONAL CONSIDERATIONS

When using either the INS8250A or the NS16450 in full duplex operation with the THRE interrupt enabled and either one or both of the higher priority interrupts enable (Receiver Data Available, Receiver Line Status), the THRE interrupt indication may be lost. This is only possible if both data transmission and reception are occurring simultaneously. To avoid this problem use one of the three following software aids. The first two should be inserted in the Receiver Data Available and/or Receiver Line Status service routines. The last one should be inserted in the THRE service routine. Any of the following will result in successful operation given the above circumstance.

#### SOFTWARE AIDS

- 1. Disable and then reenable transmitter interrupts via IER1 after the last time the IIR is read in higher order interrupt service routines.
- While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set a flag and service the transmitter as soon as you exit the routine.
- 3. Poll THRE (LSR5) instead of using the IIR.

## 4.0 INS82C50A and NS16C450 Function and Timing Considerations

All of the information presented in Sections 3.0 through 3.2 is applicable to the CMOS parts. In addition, the following items specify differences between XMOS and CMOS parts. They are applicable to the CMOS parts only:

- Anytime a reset pulse is issued to the INS82C50A or NS16C450 the divisor latches must be rewritten with the appropriate divisors in order to start the baud rate generator.
- 2. t_{SI} is from 16 to 48 RCLK cycles in length

## 5.0 NS16550A and NS16550 Function and Timing Considerations

All of the information present in Sections 3.0 and 3.1 is applicable to the NS16550A and NS16550.

The primary difference between these two parts is in the operation of the FIFOs. The NS16550 will sometimes transfer extra characters when the CPU reads the RX FIFO. Due to the asynchronous nature of this failure there is no work-around and the NS16550 should NOT be used in the FIFO mode. The NS16550A has no problems operating in the FIFO mode and should be used on all new designs.

The programmer should note the difference in the function of bit 6 in the Interrupt Identification Register (IIR6). This bit is permanently at logical 0 in the NS16550. In the NS16550A this bit will be set to a 1 when the FIFOs are enabled. In both parts bit 7 of the IIR is set to a 1 when the FIFOs are enabled. Therefore, the program can distinguish when the FIFOs are enabled and whether the part is an NS16550A or an NS16550 by checking these two bits. In order to enable the FIFO mode and set IIR6 and IIR7 bit 0 of the FIFO Control Register (FCR0) should be set. Remember unless both bits IIR6 and IIR7 are set, the program should not transfer data via the FIFOs.

The following are improvements in the AC timings for the NS16550A over the NS16450:

- 1. t_{AR} changes from 60 ns to 30 ns.
- 2.  $t_{\mbox{CSW}}$  changes from 50 ns to 30 ns.
- 3.  $t_{\mbox{CSR}}$  changes from 50 ns to 30 ns.
- 4. RC changes from 360 ns to 280 ns.
- 5. t_{RC} changes from 175 ns to 125 ns.
- 6. t_{DS} changes from 40 ns to 30 ns.
- 7. t_{DH} changes from 40 ns to 30 ns.
- Timing parameters specified by t_{SINT} will change in some cases when the FIFOs are enabled. Refer to the data sheet for specific changes.

## 6.0 Software Compatibility

The first part produced (INS8250-B) had some flaws and the first revision of that part (INS8250A) resolved those flaws. Between the time of the first part and the first revision, use of the INS8250-B in personal computers became quite common. Two of the conditions present in the INS8250-B are required in many of these personal computers (see Items 9 and 10 in Section 2.0). These two detect multiple pending interrupts from the INS8250-B and test the baud rate. These two conditions were eliminated in the revision part and all parts thereafter. Thus, the more recent UARTs require that one of the following recommendations or a similar change is made to the target system. Changing the software or hardware allows the more recent UARTs to replace the INS8250-B. If the target system services the UART via polling rather than interrupts, then all of the more recent parts will be plug-in replacements for the INS8250-B. Note: The NS16550A has two pins with new functions (see the data sheet

for specifics).

## 6.1 USING THE INS8250A, NS16450, INS82C50A, NS16C450 AND NS16550A WITH EDGED-TRIGGERED ICUs

Using these UARTs with an edge-triggered ICU as in some of the popular microcomputers requires a signal edge on the INTR pin for each pending UART interrupt. Otherwise, when multiple interrupts are pending the interrupt line will be constantly high active and the edge-triggered ICU will not request additional service for the UART.

## 6.2 CREATING AN INTERRUPT EDGE VIA SOFTWARE

This is done by disabling and then re-enabling UART interrupts via the Interrupt Enable Register (IER) before a specific UART interrupt handling routine (line status errors, received data available, transmitter holding register empty or modem status) is exited. To disable interrupts write H'00 to the IER. To re-enable interrupts write a byte containing ones to the IER bit positions whose interrupts are supposed to be enabled.

## 6.3 CREATING AN INTERRUPT EDGE IN HARDWARE

This is done externally to the UART. One approach is to connect the INTR pin of the UART to the input of an AND gate. The other input of this AND gate is connected to a signal that will always go low active when the UART is accessed (see Figure 4). The output of the AND gate is used as the interrupt to the ICU.

Note: This simple hardware recommendation will result in one invalid interrupt being generated, so the software routine should be able to handle this. The example shown below was tested using a modified asynchronous card in a few 8088-based microcomputer systems.

## 7.0 Acknowledgements

The editor expresses his gratitude to all of the applications, design and field applications engineers whose laboratory and field research have discovered most of the technical information used in this document.

(FROM INS8250A, NS16450 OR NS16550A) (FROM 8288)

INTR INTR IOR

TL/C/9320-4

FIGURE 4: Creating an INTR Edge in Hardware

Symbol	Parameter	Conditions	NS16550A		NS16450 NS16C450		INS8250A INS82C50A		INS8250		INS8250-B		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t _{ADS}	Address Strobe Width		60		60		90		90		120		ns
t _{AH}	Address Hold Time		0		0		0		0		60		ns
t _{AR}	RD/RD Delay from Address	(Note 1)	30		60		80		110		110		ns
t _{AS}	Address Setup Time		60	-	60		90		110		110		ns
t _{AW}	WR/WR Delay from Address	(Note 1)	30		60		80		160		160		ns
t _{CH}	Chip Select Hold Time		0		0		0		0		60		ns
t _{CS}	Chip Select Setup Time		60		60		90		110		110		ns
tcsc	Chip Select Output Delay from Select	(Notes 1, 8)		NA		100		125		200		200	ns
tCSR	RD/RD Delay from Chip Select	(Note 1)	30		50		80		110		110		ns
t _{CSS}	Chip Select Output Delay from Strobe			NA		NA		NA	0	150	0	150	ns
t _{CSW}	WR/WR Delay from Select	(Note 1)	30		50		80		160		160		ns
t _{DH}	Data Hold Time		30		40		60		60		100		ns
t _{DS}	Data Setup Time		30		40		90		175		350		ns
t _{HZ}	RD/RD to Floating Data Delay	(Notes 3, 8)	0	100	0	100	0	100	0	150	0	150	ns
t _{MR}	Master Reset Pulse Width		5		5		10		25		25		ns
t _{RA}	Address Hold Time from RD/RD	(Note 1)	20		20		20		10		10		ns
t _{RC}	Read Cycle Delay		125		175		500		1735		1735		ns
t _{RCS}	Chip Select Hold Time from RD/RD	(Note 1)	20		20		20		50		50		ns
t _{RD}	RD/RD Strobe Width		125		125		175		175		350		ns
^t RDA	RD/RD Strobe Delay from ADS		NA		NA		NA		0		0		ns
t _{RDD}	RD/RD Driver Enable/Disable	(Notes 3, 8)		60		60		75		150		250	ns
t _{RVD}	Delay from RD/RD to Data	(Note 8)		125		125		175		250		300	ns
twa	Address Hold Time from WR/WR	(Note 1)	20		20		20		50		50		ns
twc	Write Cycle Delay		150		200		500		1785		1785		ns

Note 1: Applicable only when ADS is tied low.

Note 3: Charge and discharge time is determined by  $V_{\text{OL}},\,V_{\text{OH}}$  and the external timing.

Note 8: Loading of 100 pF.

NA = Not Applicable.

5-35

AN-493

Symbol	Parameter	Conditions	NS	16550A		16450 6C450		8250A 82C50A	INS	8250	INS	8250-B	Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
twcs	Chip Select Hold Time from WR/WR	(Note 1)	20		20		20		50		50		ns
t _{WDA}	WR/WR Delay from Address	an a	NA		NA		NA		50		50		ns
t _{WR}	WR/WR Strobe Width		100		100		175		175		350		ns
t _{XH}	Duration of Clock High Pulse	(Note 4)	55		140		140		140		140	:	ns
t _{XL}	Duration of Clock Low Pulse	(Note 4)	55		140		140		140		140		ns
RC	Read Cycle = $t_{AR} + t_{DIW} + t_{RC}$		280		360		755		2000		2205		ns
wc	Write Cycle = $t_{DDA} + t_{DOW} + t_{WC}$		280		360		755		2100		2305		ns
BAUD GE	NERATOR												
N	Baud Divisor		1	2 ¹⁶ -1	1	2 ¹⁶ -1	1	2 ¹⁶ -1	1	2 ¹⁶ -1	1	2 ¹⁶ -1	ns
t _{BHD}	Baud Output Positive Edge Delay	(Note 8)		175		175		250		250		250	ns
t _{BLD}	Baud Output Negative Edge Delay	(Note 8)		175		175		250		250		250	ns
t _{HW}	Baud Output Up Time	(Note 5)	75		250		250		330		330		ns
t _{LW}	Baud Output Down Time	(Note 6)	100		425		425		425		425		ns
RECEIVE	R (Note 2)												
^t RINT	Delay from RD/RD (RD RBR/RDLSR) to Reset Interrupt	(Note 8)		1000		1000		1000		1000		1000	ns
tSCD	Delay from RCLK to Sample Time			2000		2000		2000		2000		2000	ns
tSINT	Delay from Stop to Set Interrupt			1 RCLK		1 RCLK		1 RCLK		2000		2000	ns

Note 2: For the NS16550A in the FIFO Mode (FCR0 = 1) the trigger level and timeout interrupts, the receiver data available indication, the active RXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive.

Note 4: The maximum external clock for the NS16550A is 8 MHz, NS16450 and INS8250A is 3.1 MHz and INS8250 and INS8250-B is 3.1 MHz. 100 pF load.

Note 5: The maximum external clock for the NS16550A is 8 MHz, NS16450 and INS8250A is 3.1 MHz and INS8250 and INS8250-B is 3.1 MHz. 100 pF load. This parameter is tested on the NS16550A and guaranteed by design on all other parts.

Note 6: The maximum external clock for the NS16550A is 8 MHz, NS16450 and INS8250A is 2.1 MHz and INS8250 and INS8250-B is 3.1 MHz. 100 pF load. This parameter is tested on the NS16550A and guaranteed by design on all other parts.

Note 8: Loading of 100 pF.

NA = Not Applicable.

Symbol	Parameter	Conditions	NS16	550A		6450 6C450		250A 2C50A	INS	8250	INS8	250-B	Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
TRANSMI	TTER												
t _{HR}	Delay from WR/WR (WR THR) to Reset Interrupt	(Note 8)		175		175		1000		1000		1000	ns
t _{IR}	Delay from RD/RD (RD IIR) to Reset Interrupt (THRE)	(Note 8)		250		250		1000		1000		1000	ns
t _{IRS}	Delay from Initial INTR Reset to Transmit Start	(Note 10)	8	24	24	40	24	40		16		16	Baudou Cycles
tsı	Delay from Initial Write to Interrupt	(Notes 7, 9)	16	24	16	24	16	24		50		50	Baudou Cycles
t _{SS}	Delay from Stop to Next Start			NA		NA		NA		1000		1000	ns
t _{STI}	Delay from Stop to Interrupt (THRE)	(Note 7)	8	8	8	8	8	8		8		8	Baudou Cycles
t _{SXA}	Delay from Start to TXRDY Active	(Note 8)		8		NA		NA		NA		NA	Baudou Cycles
t _{WXI}	Delay from Write to TXRDY Inactive	(Note 8)		195		NA		NA		NA		NA	ns
MODEM C	CONTROL												
t _{MDO}	Delay from WR/WR (WR MCR) to Output	(Note 8)		200		200		1000		1000		1000	ns
t _{RIM}	Delay to Reset Interrupt from RD/RD (RD MSR)	(Note 8)		250		250		1000		1000		1000	ns
tSIM	Delay to Set Interrupt from MODEM Input	(Note 8)	10. 1	250		250		1000		1000		1000	ns

Note 7: This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active.

Note 8: Loading of 100 pF.

Note 9: For both the NS16C450 and INS82C50A the value of  $t_{SI}$  will range from 16 to 48 baudout cycles.

Note 10: For both the NS16C450 and the INS82C50A the value of t_{IRS} will range from 24 to 40 baudout cycles.

NA = Not Applicable.

2.0.1737200

5-37

# Comparison Study NSC800 vs. 8085/80C85 Z80®/Z80 CMOS



#### Introduction

The NSC800 is an 8-bit parallel processor with a Z80 compatible instruction set manufactured using National's micro-CMOS process. This process combines the speed of silicon gate NMOS with the low power inherent to CMOS.

The NSC800 has a 16-bit address bus which consists of the upper eight address bits (A8–A15) and the lower eight address bits (AD0–AD7). Address bits A0–A7 are time multiplexed on the 8-bit bidirectional address/data bus (AD0–AD7).

There are several advantages to using a multiplexed address/data bus. Multiplexing frees pins on the CPU and peripheral packages for other purposes, such as status outputs, DMA control lines, and multiple interrupts. This can reduce system component count. Fewer bus signal lines are required for device interconnections in most applications (16 lines for multiplexed bus systems vs. 24 lines for nonmultiplexed systems). This reduces PC board complexity.

Peripherals of the NSC800 Family include:

NSC810A RAM I/O Timer NSC831 I/O

NSC858 UART

In addition to the above parts, a complete family of low power speed compatible logic and interface parts is also available.

#### NSC800 vs. 8085

In terms of bus structure, the NSC800 is similar to the 8085. Both processors utilize a multiplexed bus and timing relationships are approximately the same. The 8085 does not guarantee that output data on AD0–AD7 are valid on both the leading and trailing edges of  $\overline{WR}$ . For the NSC800, data are valid on both the leading and trailing edges of  $\overline{WR}$ .

Both the NSC800 and the 8085 use ALE, S0, S1, and  $IO/\overline{M}$  to indicate status. The lower eight address bits are guaranteed to be valid on the data bus at the trailing edge (high to low transition) of ALE (Address Latch Enable). This signal is used by the external system components to separate the address and data buses. When the only components utilized in the system are members of the NSC800 family (which contain on-chip demultiplexers), ALE needs only to be connected to the enable inputs. If non-NSC800 family components are used, ALE can be used to enable an 8-bit latch to perform the function of bus separation.

Decoding status bits S0 and S1, in conjunction with  $IO/\overline{M}$ , notifies the external system of the type of the ensuing M cycle. TABLE I shows a truth table of the encoded information. During a halt status the NSC800 will continue to refresh dynamic RAM.

TABLE I. Machine Cycle Status - NSC800 and 8085

S0	S0 S1		Status
1	0	0	Memory Write
0	1	0	Memory Read
1	0	1	I/O Write
0	1	1.	I/O Read
1	1	0	Opcode Fetch
0	1	0	Bus Idle*
0	0	0	Halt

*ALE not suppressed during Bus Idle

Direct Memory Access (DMA) control signals BREQ and BACK of the NSC800 perform the same functions as HOLD and HLDA on the 8085. The NSC800 allows simple wire ORing by using active low states for the DMA control signals. An active low on the BREQ (Bus Request) line, tested during the last T state of the current M cycle, initiates a DMA condition. The NSC800 will then respond with an active low BACK (Bus Acknowledge) signal causing the address, data and control buses (TRI-STATE® circuits) to go to the high impedance state, and notifies the interrupting device that the system bus is available for use. There is a difference in the timing relationship between these functions for the two processors. The 8085 responds with HLDA, onehalf T state after it recognizes HOLD. The NSC800 responds with BACK, one T state after it recognizes BREQ.

During Input/Output cycles for peripherals, the NSC800 automatically inserts one wait state. This reduces the external hardware required for slow peripherals. The 8085 does not insert its own wait state during these I/O cycles. When they are needed, the 8085 user must design his system to contain the additional hardware required to do the wait state insertion. When more than one wait state is required, additional wait states can be added to the I/O cycles in a similar way on both the NSC800 and the 8085. On the NSC800, this is accomplished by bringing the WAIT control signal active low during T2 of an I/O or memory cycle. The 8085 is controlled in the same way through the use of the READY line.

The NSC800 instruction set is Z80 compatible and more powerful than the 8085's. The NSC800 does not support the RIM and SIM instructions of the 8085 (RIM and SIM can be emulated with I/O instructions), but has an improved instruction set for enhanced system performance. The NSC800 has two functions, RFSH and PS, instead of the two serial I/O lines SOD and SID. RFSH (Refresh) is a status signal which indicates that an eight bit refresh address is present on the address/data bus (AD0-AD7). The refresh address occurs during T3 of each M1 (opcode fetch) cycle. The internal refresh counter is incremented after

Comparison Study NSC800 vs. 8085/80C85 Z80/Z80 CMOS

each instruction cycle. This counter output can be employed by the user's dynamic RAM refresh circuits. The  $\overline{PS}$  (Power Save) control input, when active, causes the CPU to stop all internal clocks at the end of the current instruction, which reduces power consumption. The on-chip oscillator and CLK remain active for any required external timing. The NSC800 leaves all buses unchanged during this time, which has the effect of reducing power consumption on other CMOS parts in the system since the buses are not changing states. All internal registers and status conditions are maintained, and when  $\overline{\text{PS}}$  subsequently goes high, the opcode fetch cycle begins in a normal fashion.

TABLE II indicates the major differences between the NSC800 and the 8085 presented in tabular form for quick reference.

	TABLE II.	
NSC800 vs.	8085/80C85	Comparison

NSC800 vs. 8085/80C85 Comparison								
Item	NSC800	8085	80C85					
Power Consumption	50 mW @ 5V	850 mW @ 5V	50 mW @ 5\					
Bus Drive Capacity	1 std. TTL	1 std. TTL	1 std. TTL					
	(100 pF)	(100 pF)	(150 pF)					
Dynamic RAM Refresh Counter	Yes, 8-bit	No	No					
Automatic WAIT State on I/O	Yes	No	No					
Number of instruction types	158	80	80					
Number of Programmer								
Accessible Registers	22	10	10					
Block I/O and Search	Yes	No	No					

#### NSC800 vs. Z80/Z80 CMOS

The NSC800 contains the same complement of internal registers as the Z80 and maintains instruction set and opcode compatibility.

Machine cycle timing for the standard speed version of the NSC800 compares directly with the Z80. Although the software execution speeds are comparable, the NSC800 offers architectural advantages.

The bus structures of the NSC800 and the Z80 are quite different. The NSC800 uses a multiplexed address/data bus. The Z80 has separate address and data buses. As stated earlier, the separate bus structure requires additional signal lines for interconnection and gives up some package pins which could be used for other purposes.

The main differences between the NSC800 and the Z80, in addition to the bus structures, are the refresh counter, onchip clock generation, and the interrupt capability.

- The NSC800 contains an 8-bit refresh counter as opposed to a 7-bit refresh counter in the Z80. (This enables refresh of a 64K dynamic RAM system memory). The refresh timing of the NSC800 is functionally identical to that of the Z80.
- The on-chip clock generation reduces the system component count. In place of an external clock generator chip, the NSC800 needs only a crystal or RC circuit to produce the system clock.
- 3. The NSC800 provides three interrupts that are not available on the Z80: RSTA, RSTB, RSTC. This gives the NSC800 five levels of vectored, prioritized interrupts with no external logic. The general purpose interrupt (INTR) and Non-maskable Interrupt (NMI) are identical to the Z80. INTR has the same three modes of operation in both processors: Modes 0, 1, and 2, Upon initialization, the NSC800 is in mode 0 to maintain 8080 code compatibility. NMI, when active, causes a restart to location X'66 as is the case with the Z80. Being a non-maskable interrupt, NMI cannot be disabled. The additional interrupts RSTA, RSTB, and RSTC cause restarts to locations X'3C, X'34, and X'2C respectively. The priority levels of the five interrupts are: NMI (highest), RSTA, RSTB, RSTC, and INTR (lowest). For the NSC800, Interrupt acknowledge (INTA) is provided on a dedicated output pin and need not be decoded externally, as is the case with the Z80. With the status outputs (S0, S1,  $IO/\overline{M}$ ), early read/write information is obtainable. This is impossible to derive from the Z80.

Refer to TABLE III for comparison of the major differences between the NSC800 and the Z80.

NSC800 vs. Z80/Z80 CMOS Comparison									
Item	NSC800	Z80	Z80 CMOS						
Power Consumption	50 mW @ 5V	750 mW @ 5V	75 mW @ 5V						
Instruction Execution	1 μs	1 µs	1 μs						
(Minimum)		· · · · ·							
On-Chip Clock Generator	Yes	No	No						
Number of On-Chip Vectored									
Interrupts	5	2	2						
Early Read/Write Status	Yes	No	No						
Dynamic RAM Refresh Counter	Yes, 8-bit	Yes, 7-bit	Yes, 7-bit						

#### TABLE III. NSC800 vs. Z80/Z80 CMOS Comparison

# NSC80 (micro) MM82PC MM82PC Note: The ab standar

# NSC800 Family Devices (microCMOS)

MM82PC08 8-Bit Bidirectional Transceiver MM82PC12 Input/Output Port

Note: The above devices are pin for pin and function compatible with the standard TTL, CMOS or NMOS versions currently available.

#### SUMMARY

National's NSC800 has a Z80 compatible instruction set, which is more powerful than the 8085. NSC800 external hardware requirements are less because of on-chip automatic wait state insertion, clock generation and five levels of vectored prioritized interrupts.

The 8085 and the NSC800 have similar bus structures, and timing. The key advantages of the NSC800 over the 8085 are the larger instruction set, more registers accessible to programmers, low power consumption, and a dynamic RAM refresh counter.

The main advantages of the NSC800 compared to the Z80 are the multiplexed address/data bus, an 8-bit refresh counter for dynamic RAMs, on-chip clock generation, and five interrupts. The speed of the NSC800 and Z80 is the same but, the NSC800 has very low power consumption.

# Software Comparison NSC800 vs. 8085, Z80®



oftware Comparison NSC800 vs. 8085 Z80

5

#### Introduction

The NSC800 is an 8-bit parallel microprocessor fabricated using National's microCMOS process. This process allows fabrication of a microprocessor family that has the performance of silicon gate NMOS along with the low power inherent to CMOS. The NSC800 instruction set is a superset of the 8080's instruction set. It comprises over 900 operation codes falling into 158 instruction types. The instruction categories are:

- Load and Exchange
- Arithmetic and Logic
- Rotate and Shift
- Jump and Call
- Input/Output
- Bit manipulation (set, test, reset)
- Block Transfer and Search
- CPU control

The load instructions allow the movement of data into and out of the CPU, between internal registers, plus the capability to load immediate data into internal registers. The exchange instructions allow swapping of data between two registers.

The arithmetic and logic instructions operate on the data in the accumulator (primary working register) and in the other registers. Status flags are set or reset depending on the result of the particular operation executed. This group includes 8-bit and 16-bit operations.

The rotate and shift instructions allow any register or memory location to be rotated or shifted, left or right, with or without carry. These can be either an arithmetic or logic type.

The jump and call group includes several different types: one byte calls, two byte relative jumps, conditional branching, and three byte calls and jumps, which can reach any location in memory. Calls push the current contents of the Program Counter onto the stack before branching to the new program address to facilitate subroutine execution.

Input/Output instructions allow communications between the NSC800 and external peripheral devices. There are 255 (location X'BB is used for an interrupt mask) unique peripheral I/O locations available to the NSC800. I/O instructions can move data between any memory location or internal register and any I/O location. There are also block I/O instructions which allow moving data blocks of up to 256 bytes directly from memory to any peripheral location or from any peripheral location to a block of memory.

Bit manipulation instructions can set, test or reset any bit in the accumulator, any general purpose register or any memory location.

The block transfer instructions allow a single instruction to move any size block of memory to any other location in memory. Through the use of the block search instructions, any size block of memory can be searched for a particular byte of data.

Finally, the CPU control group allows user control over the various modes of CPU operation, such as enabling and disabling interrupts or setting modes of interrupt response.

The following sections will compare the instruction set of the NSC800 with those of the 8085 and the Z80.

#### NSC800 vs. 8085

The 8085 instruction set consists of 246 op codes falling into 80 instruction types. With the exception of RIM and SIM, the NSC800 is instruction and op code compatible with the 8085. The RIM and SIM instructions are not supported because the NSC800 does not have the SID and SOD serial I/O lines. The interrupt mask on the NSC800 is accessible by writing the mask word to I/O location X'BB. The bit positions for the interrupt enables are shown below:

Location X'BB Bit Assignments

Bit	Interrupt Enable for
7	N/A
6	N/A
5	N/A
4	N/A
3	RSTA
2	RSTB
1	RSTC
0	INTR
	N/A = not used: a don't care bit.

As an example, to enable interrupts on the RSTA input, a logic '1' is written into bit 3 of I/O location X'BB. If the master interrupt enable has been set by executing the Enable Interrupt (EI) instruction, interrupts will now be accepted on RSTA only.

Other than the method of enabling and disabling individual interrupts and the RIM and SIM instructions themselves, the NSC800 instruction set is a superset of the 8085's instruction set.

The following benchmark demonstrates the code reduction and throughtput improvement obtained by using one of the special NSC800 instructions over the same function implemented with the limited 8085 instruction set. The function is to move a 512-byte block of data from one section of memory to another.

		808	5	
Bytes		Mn	emonics	Cycles
3		LXI	H,SOURCE	10
3		LXI	D,DEST	10
3		LXI	<b>B,COUNT</b>	10
1	LOOP:	MOV	A,M	7
1		STAX	D	7
1		INX	Н	6
1		INX	D	6
1		DCX	В	6
1		MOV	A,C	4
1		ORA	В	4
3		JNZ	LOOP	10
Total: 19				Total: 80

		NSC800	
Bytes	M	nemonics	Cycles
3	LD	HL,SOURCE	10
3	LD	DE,DEST	10
3	LD	BC,COUNT	10
2	LDIR		21
Total: 11			Total: 51

The use of the LDIR instruction of the NSC800 results in a 47.5% increase in throughput and a 42% decrease in the number of bytes required to implement the function when compared with the 8085 implementation. The time required to make the move is approximately 2.69 ms for the NSC800 and approximately 5.12 ms for the 8085. Note that even though the 8085 runs at a faster cycle time (200 ns vs. 250 ns), the improved instruction set of the NSC800 produces an increase in system performance.

The NSC800 includes all 8085 flags plus some additional flags. The flag formats for the NSC800 and 8085 are:

NSC800 Flags (Z80 Flags)

7	6	5	4	3	2	1	0
S	Z	Х	н	х	P/V	Ν	С

8085 Flags

7         6         5         4         3         2         1         0           S         Z         X         AC         X         P         X         CY								
S Z X AC X P X CY	7	6	5	4	3	2	1	0
	S	Z	Х	AC	Х	Р	Х	CY

The differences between the flag registers on the NSC800 and the 8085 are identified below:

1. Bit position D1 (additional on the NSC800) contains an add/subtract flag that is used internally for proper operation of BCD instructions.

2. In the NSC800, the P/V flag will not match the 8085's P flag after an 8-bit arithmetic operation, since it acts as an overflow bit for the NSC800, but acts as a parity bit for these operations in the 8085.

3. Bit position D2 (changed for the NSC800) is a dual purpose flag; it indicates the parity of the result in the accumulator when logical operations are performed and also represents overflow when signed two's complement arithmetic operations are performed. An overflow occurs when the result of a two's complement operation within the accumulator is out of range.

4. For general Compare operations, the NSC800 uses the P/V flag as an overflow bit, while the 8085 uses the P flag for parity.

5. The H flag (bit position D4) on the NSC800 is functionally the same as the auxiliary carry on the 8085.

6. For Double Precision Addition, the NSC800 leaves the H flag undefined, while the 8085 does not affect the AC flag for this operation (DAD).

7. For Rotate operations, the NSC800 resets the H flag, while the 8085 leaves the AC flag unaffected for these operations.

8. When Complementing the Accumulator, the NSC800 sets the H flag (H = 1), while the 8085 leaves the AC flag unaffected.

9. When Complementing Carry, the NSC800 leaves the H flag undefined, while the 8085 leaves the AC flag unaffected.

10. When Setting the Carry, the NSC800 clears the H flag (H = 0), while the 8085 leaves the AC flag unaffected.

#### NSC800 vs. Z80

The instruction set and op codes of the NSC800 are identical to those of the Z80. Software written for the Z80 will run on the NSC800 without change, unless I/O location X'BB is used. Another location should be assigned since location X'BB is an on-chip write-only register used for the interrupt mask. Since the NSC800 executes code at the same cycle time as the Z80, any software timing loops will also remain the same, and no change is necessary. The NSC800 expanded interrupt capability is transparent to the user unless specifically evoked by the user software.

The NSC800 has 8-bit refresh rather than the 7-bit refresh scheme of the Z80. Therefore, the state of the 8th bit will be indeterminate since it is part of the R Register and so included in refresh operations.

The status flags on the NSC800 are identical to those on the Z80. There is no difference between the positions of the individual bits in the flag register, nor in the manner in which the flags are set or reset due to an arithmetic or logical operation. Testing of the flags is also the same.

# **CMOS Industrial Microcomputers Products**





#### **CPU Boards** CIM-802A/804 and CIM-802AC/804C Industrial Microcomputers **Memory Expansion Boards** CIM-110/118 and CIM-110C/118C Universal Memory Expansion Boards Digital Input/Output Boards CIM-201 and CIM-201C Serial I/O Boards CIM-205 and CIM-205C Fiber Optic I/O Board CIM-207 and CIM-207C 300 Baud Modem Boards CIM-210 and CIM-210C Parallel I/O Boards CIM-220 and CIM-220C Frequency/Period Measurement Boards CIM-240 and CIM-240C Pulse-Width Modulation Output Board Analog Input/Output Boards CIM-411 and CIM-411C Analog Input Boards CIM-415 and CIM-415C Analog Input Boards CIM-421 and CIM-421C Analog Output Boards **Controller Boards** CIM-510 and CIM-510C Clock/Calendar Boards CIM-540 CRT Controller Board CIM-551 and CIM-551C Math Processor Boards CIM-560 Floppy Disk Controller Board CIM-570 and CIM-570C IEEE-488 Controller Board **Ancillary Products** CIM-602/604 CIMBUS Card Cages CIM-610 and CIM-610C Voltage Regulator Boards CIM-612 and CIM-612C Voltage Regulator Boards CIM-630 Prototyping Board CIM-631 Prototyping Board CIM-640 Extender Board CIM-651A and CIM-651B Floppy Disk Drive Interface Cable CIM-652 Centronics Printer Interface Cable CIM-653 Serial I/O Cable CIM-660 Firmware Monitor CIM-670 EPROM Programmer Board Software CIM-710A and CIM-710B CP/M for CIM Software Packages

Kits

CIM-715A and CIM-715B CP/M Starter Kits


5-43






5-45


5




5-46





5











# National Semiconductor Corporation

### **Bookshelf of Technical Support Information**

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 23-200 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

# ALS/AS LOGIC DATABOOK-1987

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

# ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

# DATA CONVERSION/ACQUISITION DATABOOK—1984

Selection Guides • Active Filters • Amplifiers • Analog Switches • Analog-to-Digital Converters Analog-to-Digital Display (DVM) • Digital-to-Analog Converters • Sample and Hold • Sensors/Transducers Successive Approximation Registers/Comparators • Voltage References

# HYBRID PRODUCTS DATABOOK—1982

Operational Amplifiers • Buffers • Instrumentation Amplifiers • Sample & Hold Amplifiers • Comparators Non-Linear Functions • Precision Voltage Regulators and References • Analog Switches MOS Clock Drivers • Digital Drivers • A-D Converters • D-A Converters • Fiber-Optic Products Active Filters & Telecommunication Products • Precision Networks • 883/RETS

# **INTERFACE DATABOOK—1986**

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers • Display Controllers/Drivers Memory Support • Microprocessor Support • Level Translators/Buffers • Frequency Synthesis

# INTERFACE/BIPOLAR LSI/BIPOLAR MEMORY/PROGRAMMABLE LOGIC DATABOOK—1983

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers Level Translators/Buffers • Display Controllers/Drivers • Memory Support • Dynamic Memory Support Microprocessor Support • Data Communications Support • Disk Support • Frequency Synthesis Interface Appendices • Bipolar PROMs • Bipolar and ECL RAMs • 2900 Family/Bipolar Microprocessor Programmable Logic

# **INTUITIVE IC CMOS EVOLUTION-1984**

Thomas M. Frederiksen's new book targets some of the most significant transitions in semiconductor technology since the change from germanium to silicon. *Intuitive IC CMOS Evolution* highlights the transition in the reduction in defect densities and the development of new circuit topologies. The author's latest book is a vital aid to engineers, and industry observers who need to stay abreast of the semiconductor industry.

#### **INTUITIVE IC OP AMPS-1984**

Thomas M. Frederiksen's new book, *Intuitive IC Op Amps*, explores the many uses and applications of different IC op amps. Frederiksen's detailed book differs from others in the way he focuses on the intuitive groundwork in the basic functioning concepts of the op amp. Mr. Frederiksen's latest book is a vital aid to engineers, designers, and industry observers who need to stay abreast of the computer industry.

## LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

# LINEAR 1 DATABOOK-1988

Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount

#### LINEAR 2 DATABOOK—1988

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital • Digital-to-Analog • Sample and Hold Sensors • Voltage References • Surface Mount

#### LINEAR 3 DATABOOK-1988

Audio Circuits • Radio Circuits • Video Circuits • Motion Control • Special Functions • Surface Mount

### LINEAR SUPPLEMENT DATABOOK-1984

Amplifiers • Comparators • Voltage Regulators • Voltage References • Converters • Analog Switches Sample and Hold • Sensors • Filters • Building Blocks • Motor Controllers • Consumer Circuits Telecommunications Circuits • Speech • Special Analog Functions

# LOGIC DATABOOK VOLUME I-1984

#### LS/S/TTL DATABOOK-1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

#### MASS STORAGE HANDBOOK-1986

Disk Interface Design Guide and User Manual 

Winchester Disk Support

Winchester Disk Data Controller Floppy Disk Support

Tive Interface Support Circuits

#### **MEMORY SUPPORT HANDBOOK—1986**

Dynamic Memory Control • Error Checking and Correction • Microprocessor Interface and Applications Memory Drivers and Support

#### **NON-VOLATILE MEMORY DATABOOK—1987**

CMOS EPROMs • EEPROMs • Bipolar PROMs

#### SERIES 32000 DATABOOK-1986

Introduction • CPU-Central Processing Unit • Slave Processors • Peripherals • Data Communications and LAN's Disk Control and Interface • DRAM Interface • Development Tools • Software Support • Application Notes

#### **RANDOM ACCESS MEMORY DATABOOK—1987**

Static RAMs • TTL RAMs • TTL FIFOs • ECL RAMs

#### **RELIABILITY HANDBOOK—1986**

Reliability and the Die ● Internal Construction ● Finished Package ● MIL-STD-883 ● MIL-M-38510 The Specification Development Process ● Reliability and the Hybrid Device ● VLSI/VHSIC Devices Radiation Environment ● Electrostatic Discharge ● Discrete Device ● Standardization Quality Assurance and Reliability Engineering ● Reliability and Documentation ● Commercial Grade Device European Reliability Programs ● Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor ● The Total Military/Aerospace Standardization Program 883B/RETSTM Products ● MILS/RETSTM Products ● 883/RETSTM Hybrids ● MIL-M-38510 Class B Products Radiation Hardened Technology ● Wafer Fabrication ● Semiconductor Assembly and Packaging Semiconductor Packages ● Glossary of Terms ● Key Government Agencies ● AN/ Numbers and Acronyms Bibliography ● MIL-M-38510 and DESC Drawing Cross Listing

#### **TELECOMMUNICATIONS**—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

# THE SWITCHED-CAPACITOR FILTER HANDBOOK-1985

Introduction to Filters • National's Switched-Capacitor Filters • Designing with Switched-Capacitor Filters Application Circuits • Filter Design Program • Nomographs and Tables

#### **TRANSISTOR DATABOOK—1982**

NPN Transistors • PNP Transistors • Junction Field Effect Transistors • Selection Guides • Pro Electron Series Consumer Series • NA/NB/NR Series • Process Characteristics Double-Diffused Epitaxial Transistors Process Characteristics Power Transistors • Process Characteristics JFETs • JFET Applications Notes

#### **VOLTAGE REGULATOR HANDBOOK—1982**

Product Selection Procedures • Heat Flow & Thermal Resistance • Selection of Commercial Heat Sink Custom Heat Sink Design • Applications Circuits and Descriptive Information • Power Supply Design Data Sheets

#### 48-SERIES MICROPROCESSOR HANDBOOK-1980

The 48-Series Microcomputers • The 48-Series Single-Chip System • The 48-Series Instruction Set Expanding the 48-Series Microcomputers • Applications for the 48-Series • Development Support Analog I/O Components • Communications Components • Digital I/O Components • Memory Components Peripheral Control Components



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

#### SALES OFFICES (Continued)

#### INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn

Col Guadalupe Inn Mexico, 01020 D.F. Mexico Tel: (905) 524-9402

National Semicondutores Do Brasil Ltda. Av. Brig. Faria Lima, 830 8 Andar 01452 Sao Paulo. SP, Brasil

Tel: (55/11) 212-5066 Telex: 391-1131931 NSBR BR National Semiconductor GmbH

Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: 49-08141-103-0 Telex: 527 645

National Semiconductor (UK) Ltd. 301 Harpur Centre Horne Lane Bedford MK40 iTR United Kingdom Tel: (02 34) 27 00 27 Telex: 826 209

National Semiconductor Benelux Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6725360 Telex: 61007 National Semiconductor (UK) Ltd. 1, Bianco Lunos Alle DK-1868 Fredriksberg C Denmark Tel: (01) 213211 Telex: 15179

National Semiconductor Expansion 10000

28, rue de la Redoute F-92260 Fontenay-aux-Roses France Tel: (01) 46 60 81 40 Telex: 250956

National Semiconductor S.p.A. Strada 7, Palazzo R/3 20089 Rozzano Milanofiori

Italy Tel: (02) 8242046/7/8/9

National Semiconductor AB Box 2016 Stensatravagen 13 S-12702 Skarholmen Sweden

Tel: (08) 970190 Telex: 10731

National Semiconductor Calle Agustin de Foxa, 27 28036 Madrid Spain Tel. (01) 733-2958 Telex: 46133

#### National Semiconductor Switzerland

Alte Winterthurerstrasse 53 Postfach 567 Ch-8304 Wallisellen-Zurich Tel: (01) 830-2727 Telex: 59000

National Semiconductor Kauppakartanonkatu 7 SF-00930 Helsinki Finland Tel: (0) 33 80 33

Telex: 126116 National Semiconductor Japan Ltd.

4-403 Ikebukuro, Toshima-ku Tokyo 171, Japan Tel: (03) 988-2131 Fax: 011-81-3-988-1700

National Semiconductor Hong Kong Ltd. Southeast Asia Marketing Austin Tower, 4th Floor

22-26A Austin Avenue Tsimshatsui, Kowloon, H.K. Tel: 852 3-7243645 Cable: NSSEAMKTG Telex: 52996 NSSEA HX

#### National Semiconductor

(Australia) PTY, Ltd. Bldg. F. 4th Floor, MacQuarie Tech Centre 11-17 Khartoum Rd. North Ryde, N.S.W. 2113 Sydney, Australia Tel: 61-2-887-4455 Telex: AA27173

National Semiconductor (PTE), Ltd.

200 Cantonment Road 13-01 Southpoint Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East) Ltd.

Taiwan Branch

P.O. Box 68-332 Taipei 7th Floor, Nan Shan Life Bldg, 302 Min Chuan East Road, Taipei, Taiwan R.O.C. Tel: (66) 02-501-7227 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor (Far East)

Korea Office Room 612 Korea Fed. of Small Bus. Bldg. 16-2, Yoido-Dong, Youngdeungpo-Ku Seoul, Korea Tel: (02) 784-8051/3 Telex: K24942 NSRK