National

# Microcommunication Elements Databook 

- UARTs
- NSC800 Family


## Hamiltonbuvnet

## A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.
We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.


Charles E. Sporck
President, Chief Executive Officer National Semiconductor Corporation

## Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.
Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

## La Qualité et La Fiabilité: Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.
Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisànt des systèmes d'une très grande qualité standard.

## Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.
Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.


Charles E. Sporck
President, Chief Executive Officer
National Semiconductor Corporation

# MICROCOMMUNICATION ELEMENTS <br> DATABOOK 

1987 Edition

## CPU

## Peripherals

## Evaluation Board

## Logic Devices

Appendices/Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| Abuseable ${ }^{\text {TM }}$ | E-Z-LINKTM | Naked-8'9 | ShelfصChek ${ }^{\text {TM }}$ |
| :---: | :---: | :---: | :---: |
| Anadig ${ }^{\text {TM }}$ | 5-Star Service ${ }^{\text {TM }}$ | National ${ }^{\text {® }}$ | SPIRETM |
| ANS-R-TRANTM | GENIXTM | NAX 800 ${ }^{\text {TM }}$ | STARTM |
| APPSTM | GNXTM | Nitride Plus ${ }^{\text {TM }}$ | Starlink ${ }^{\text {TM }}$ |
| Auto-Chem DeflasherTM | HEX 3000тм | Nitride Plus Oxide ${ }^{\text {TM }}$ | STARPLEXTM |
| BI-FETTM | HPCTM | NMLTM | STARPLEX IITM |
| BI-FET IITM | ICM ${ }^{\text {TM }}$ | NOBUSTM | SuperChip ${ }^{\text {TM }}$ |
| BI-LINETM | INFOCHEXTM | NSC800'm | SuperScript ${ }^{\text {TM }}$ |
| BIPLANTM | Integral ISETM | NSX-16TM | SYS32TM |
| BLCTM | Intelisplay ${ }^{\text {TM }}$ | NS-XC-16TM | TapePakTM |
| BLXTM | ISETM | NURAM ${ }^{\text {TM }}$ | TDSTM |
| Brite-LiteTM | ISE/06TM | OXISSTM | TeleGate ${ }^{\text {TM }}$ |
| BTLTM | ISE/08TM | $\mathrm{P}^{2} \mathrm{CMOSTM}$ | The National Anthem ${ }^{\text {® }}$ |
| CheckTrack ${ }^{\text {TM }}$ | ISE/16TM | Perfect Watch ${ }^{\text {TM }}$ M | TimeصChek ${ }^{\text {TM }}$ |
| CIM ${ }^{\text {TM }}$ | ISE32TM | PharmanChekTM | TINATM |
| CIMBUSTM | KeyScantM | PLANTM | TLCTM |
| Clock $\sim^{\text {Chek }}{ }^{\text {TM }}$ | LMCMOSTM | Polycraft ${ }^{\text {TM }}$ | Trapezoidal ${ }^{\text {TM }}$ |
| COMBOTм | M ${ }^{2} \mathrm{CMOSTM}$ | POSitalkerTM | TRI-CODETM |
| COMBO ITM | Macrobus ${ }^{\text {TM }}$ | Power \& Controlim | TRI-POLYTM |
| COMBO IITM | Macrocomponent ${ }^{\text {TM }}$ | QUAD3000тм | TRI-SAFETM |
| COPSTM microcontrollers | Meat $\sim$ Chek ${ }^{\text {TM }}$ | QUIKLOOKTM | TRI-STATE ${ }^{\text {® }}$ |
| Datachecker ${ }^{\text {® }}$ | Microbus ${ }^{\text {TM }}$ data bus | RATtM | TURBOTRANSCEIVERTM |
| DENSPAKTM | MICRO-DACTM | RTX16TM | VIPTM |
| DIBTM | $\mu$ talker ${ }^{\text {TM }}$ | SABRTM | VR32TM |
| Digitalker® | MicrotalkerTM | Script ${ }^{\text {ChekTM }}$ | XMOSTM |
| DISCERNTM | MICROWIRETM | SCXTM | XPUTM |
| DISTILLTM | MICROWIRE/PLUSTM | SERIES/800 ${ }^{\text {TM }}$ | Z STARTM |
| DNRTM | MOLETM | Series 3000тм | 883B/RETSTM |
| DPVM ${ }^{\text {TM }}$ | MSTTM | Series 32000® | 883S/RETSTM |

CP/M ${ }^{\text {TM }}$ is a trademark of Digital Research Corporation
Z80 ${ }^{\circ}$ is a registered trademark of Zilog Corporation
IBM ${ }^{\oplus}$ is a registered trademark of International Business Machine Corporation
VAXTM is a trademark of Digital Equipment Corporation

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failuire of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitity or specifications.

## 渚 <br> Introduction

The Microcommunication Elements and NSC800 databook updates previous handbooks and datasheets and introduces new UARTs. It also contains a section on National's NSC800 Microprocessor Family. The databook provides the system designer with detailed technical descriptions of National's devices.

National Semiconductor Corporation is the leading supplier of Universal Asynchronous Receiver Transmitters (UART). National offers the most complete list of UARTs, covering all of the personal computers compatible with IBM type software.
Introduced in this catalog is the new National NS16550A. The NS16550A, an enhanced version of the NS16450, offers customers two onboard FIFOs that relieve the CPU of overhead allowing the CPU to take on more significant tasks.
National continues to be the innovative developer of new IBM type personal computer UARTs. As a company, National is committed to providing customers with unsurpassed quality and service.

## Table of Contents

Section 1 CPU
NSC800 High-Performance Low-Power CMOS Microprocessor ..... 1-3
Section 2 Peripherals NSC810A RAM-I/O-Timer ..... 2-3
NSC831 Parallel I/O ..... 2-24
NSC858 Universal Asynchronous Receiver/Transmitter ..... 2-38
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs ..... 2-57
NS16450/INS8250A/NS16C450/INS82C50A Universal Asynchronous Receiver/ Transmitter ..... 2-79
INS8250/INS8250-B Universal Asynchronous Receiver/Transmitter ..... 2-96
Section 3 Evaluation Board NSC888 NSC800 Evaluation Board ..... 3-3
Section 4 Logic Devices
MM82PC08 8-Bit Bidirectional Transceiver ..... 4-3
MM82PC12 8-Bit Input/Output Port ..... 4-8
Section 5 Appendices/Physical Dimensions
AN-491 The NS16550A: UART Design and Application Considerations ..... 5-3
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs ..... 5-30
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80 ..... 5-38
Software Comparison NSC800 vs. 8085, $Z 80$ ..... 5-41
CMOS Industrial Microcomputer Products ..... 5-43
Physical Dimensions ..... 5-44
Data Bookshelf
Authorized Distributors

## Alpha-Numeric Index

AN-491 The NS16550A: UART Design and Application Considerations ..... 5-3
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs ..... 5-30
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80 ..... 5-38
INS82C50A Universal Asynchronous Receiver/Transmitter ..... 2-79
INS8250 Universal Asynchronous Receiver/Transmitter ..... 2-96
INS8250A Universal Asynchronous Receiver/Transmitter ..... 2-79
INS8250-B Universal Asynchronous Receiver/Transmitter ..... 2-96
MM82PC08 8-Bit Bidirectional Transceiver ..... 4-3
MM82PC12 8-Bit Input/Output Port ..... 4-8
NS16C450 Universal Asynchronous Receiver/Transmitter ..... 2-79
NS16450 Universal Asynchronous Receiver/Transmitter ..... 2-79
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs ..... 2-57
NSC800 High-Performance Low-Power CMOS Microprocessor ..... 1-3
NSC810A RAM-I/O-Timer ..... 2-3
NSC831 Parallel I/O ..... 2-24
NSC858 Universal Asynchronous Receiver/Transmitter ..... 2-38
NSC888 Evaluation Board ..... 3-3
Software Comparison NSC800 vs. 8085, Z80 ..... 5-41

Section 1 CPU

## Section 1 Contents

NSC800 High-Performance Low-Power CMOS Microprocessor

## NSC800™ High-Performance Low-Power CMOS Microprocessor

## General Description

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.
The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.
All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class C screening in accordance with Method 5004 of MIL-STD-883.

## Features

- Fully compatible with $Z 80^{\circledR}$ instruction set:

Powerful set of 158 instructions
10 addressing modes
22 internal registers

- Low power: 50 mW at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
- Unique power-save feature
- Multiplexed bus structure
- Schmitt trigger input on reset
- On-chip bus controller and clock generator
- Variable power supply $2.4 \mathrm{~V}-6.0 \mathrm{~V}$
- On-chip 8-bit dynamic RAM refresh circuitry
- Speed: $1.0 \mu$ s instruction cycle at 4.0 MHz

NSC800-4 $\quad 4.0 \mathrm{MHz}$
NSC800-3 $\quad 2.5 \mathrm{MHz}$
NSC800-1 $\quad 1.0 \mathrm{MHz}$

- Capable of addressing 64k bytes of memory and 256 I/O devices
- Five interrupt request lines on-chip


## Block Diagram



TL/C/5171-73

## Table of Contents

### 1.0 ABSOLUTE MAXIMUM RATINGS

### 2.0 OPERATING CONDITIONS

3.0 DC ELECTRICAL CHARACTERISTICS
4.0 AC ELECTRICAL CHARACTERISTICS

### 5.0 TIMING WAVEFORMS

## NSC800 HARDWARE

### 6.0 PIN DESCRIPTIONS

6.1 Input Signals
6.2 Output Signals
6.3 Input/Output Signals

### 7.0 CONNECTION DIAGRAMS

8.0 FUNCTIONAL DESCRIPTION
8.1 Register Array
8.2 Dedicated Registers
8.2.1 Program Counter
8.2.2 Stack Pointer
8.2.3 Index Register
8.2.4 Interrupt Register
8.2.5 Refresh Register
8.3 CPU Working and Alternate Register Sets
8.3.1 CPU Working Registers
8.3.2 Alternate Registers
8.4 Register Functions
8.4.1 Accumulator
8.4.2 F Register-Flags
8.4.3 Carry (C)
8.4.4 Adds/Subtract (N)
8.4.5 Parity/Overflow (P/V)
8.4.6 Half Carry (H)
8.4.7 Zero Flag (Z)
8.4.8 Sign Flag (S)
8.4.9 Additional General Purpose Registers
8.4.10 Alternate Configurations
8.5 Arithmetic Logic Unit (ALU)
8.6 Instruction Register and Decoder

### 9.0 TIMING AND CONTROL

9.1 Internal Clock Generator
9.2 CPU Timing
9.3 Initialization
9.4 Power Save Feature
9.0 TIMING AND CONTROL
9.5 Bus Access Control
9.6 Interrupt Control

## NSC800 SOFTWARE

### 10.0 INTRODUCTION

11.0 ADDRESSING MODES
11.1 Register
11.2 Implied
11.3 Immediate
11.4 Immediate Extended
11.5 Direct Addressing
11.6 Register Indirect
11.7 Indexed
11.8 Relative
11.9 Modified Page Zero
11.10 Bit

### 12.0 INSTRUCTION SET

12.1 Instruction Set Index/Alphabetical
12.2 Instruction Set Mnemonic Notation
12.3 Assembled Object Code Notation
12.4 8-Bit Loads
12.5 16-Bit Loads
12.6 8-Bit Arithmetic
12.7 16-Bit Arithmetic
12.8 Bit Set, Reset, and Test
12.9 Rotate and Shift
12.10 Exchanges
12.11 Memory Block Moves and Searches
12.12 Input/Output
12.13 CPU Control
12.14 Program Control
12.15 Instruction Set: Alphabetical Order
12.16 Instruction Set: Numerical Order
13.0 DATA ACQUISITION SYSTEM
14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING
15.0 BURN-IN CIRCUITS
16.0 ORDERING INFORMATION
17.0 RELIABILITY INFORMATION

2.0 Operating Conditions

NSC800-1 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NSC800-3 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
NSC800-4 $\rightarrow T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

### 3.0 DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical 1 Input Voltage |  | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logical 0 Input Voltage |  | 0 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{HY}}$ | Hysteresis at RESET IN input | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.25 | 0.5 |  | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logical 1 Output Voltage | lout $=-1.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Logical 1 Output Voltage | I OUT $=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Logical 0 Output Voltage | lout $=2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Logical 0 Output Voltage | lout $=10 \mu \mathrm{~A}$ | 0 |  | 0.1 | V |
| IIL | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| lOL | Output Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| ICC | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}_{(\text {XIN })}=2 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 8 | 11 | mA |
| ICC | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}_{(\mathrm{XIN})}=5 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | mA |
| ICC | Active Supply Current | $\mathrm{l}_{\text {OUT }}=0, \mathrm{f}_{(\mathrm{XIN})}=8 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 15 | 21 | mA |
| $\mathrm{l}_{\mathrm{Q}}$ | Quiescent Current | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=0, \overline{\mathrm{PS}}=0, \mathrm{~V}_{\text {IN }}=0 \text { or } \mathrm{V}_{\text {IN }}=V_{\mathrm{CC}} \\ & \mathrm{f}_{(\mathrm{XIN})}=0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{X}_{\mathrm{IN}}=0, \mathrm{CLK}=1 \end{aligned}$ |  | 2 | 5 | mA |
| IpS | Power-Save Current | $\begin{aligned} & l_{\text {OUT }}=0, \overline{\mathrm{PS}}=0, \mathrm{~V}_{\text {IN }}=0 \text { or } \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}_{(\mathrm{XIN})}=5.0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \end{aligned}$ |  | 5 | 7 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 6 | 10 | pF |
| COUT | Output Capacitance |  |  | 8 | 12 | pF |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | (Note 2) | 2.4 | 5 | 6 | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than $5 \mathrm{~V} \pm 10 \%$ is guaranteed by design, not tested.
4.0 AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | NSC800-1 |  | NSC800 |  | NSC800-4 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| ${ }^{\text {tx }}$ | Period at XIN and XOUT Pins | 500 | 3333 | 200 | 3333 | 125 | 3333 | ns |  |
| T | Period at Clock Output $\left(=2 t_{\mathrm{x}}\right)$ | 1000 | 6667 | 400 | 6667 | 250 | 6667 | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Clock Rise Time |  | 110 |  | 110 |  | 80 | ns | Measured from 10\%-90\% of signal |
| $\mathrm{t}_{\mathrm{F}}$ | Clock Fall Time |  | 70 |  | 60 |  | 50 | ns | Measured from 10\%-90\% of signal |
| $t_{L}$ | Clock Low Time | 435 |  | 150 |  | 85 |  | ns | $50 \%$ duty cycle, square wave input on XIN |
| $t_{H}$ | Clock High Time | 450 |  | 145 |  | 75 |  | ns | $50 \%$ duty cycle, square wave input on XIN |
| $\mathrm{t}_{\mathrm{ACC}}(\mathrm{OP})$ | ALE to Valid Data |  | 1340 |  | 490 |  | 300 | ns | Add t for each WAIT STATE |
| $\mathrm{t}_{\mathrm{ACC}}(\mathrm{MR})$ | ALE to Valid Data |  | 1875 |  | 620 |  | 375 | ns | Add $t$ for each WAIT STATE |
| $t_{\text {AFR }}$ | AD(0-7) Float after $\overline{\mathrm{RD}}$ Falling |  | 0 |  | 0 |  | 0 | ns |  |
| $t_{\text {babe }}$ | $\overline{\text { BACK Rising to Bus }}$ Enable |  | 1000 |  | 400 |  | 250 | ns |  |
| $\mathrm{t}_{\mathrm{BABF}}$ | $\overline{\text { BACK Falling to Bus Float }}$ | $\cdots$ | 50 |  | 50 |  | 50 | ns |  |
| $t_{\text {t }}{ }^{\text {acL }}$ | $\overline{\text { BACK Fall to CLK }}$ Falling | 425 |  | 125 |  | 55 |  | ns |  |
| $t_{\text {BRH }}$ | $\overline{\text { BREQ }}$ Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {BRS }}$ | $\overline{\text { BREQ Set-Up Time }}$ | 100 |  | 50 |  | 45 |  | ns |  |
| tcaf | Clock Falling ALE Falling | 0 | 70 | 0 | 65 | 0 | 55 | ns |  |
| $t_{\text {CAR }}$ | Clock Rising to ALE Rising | 0 | 100 | 0 | 100 | 0 | 80 | ns |  |
| ${ }_{\text {t }}^{\text {CRD }}$ | Clock Rising to Read Rising |  | 100 |  | 90 |  | 80 | ns |  |
| ${ }_{\text {t }}$ CRF | Clock Rising to Refresh Falling |  | 80 |  | 70 |  | 60 | ns |  |
| $t_{\text {DAI }}$ | ALE Falling to $\overline{\text { INTA }}$ Falling | 445 |  | 160 |  | 85 |  | ns |  |
| $t_{\text {DAR }}$ | ALE Falling to $\overline{\mathrm{RD}}$ Falling | 400 | 575 | 160 | 250 | 90 | 160 | ns |  |
| $t_{\text {DAW }}$ | ALE Falling to $\overline{\text { WR }}$ Falling | 900 | 1010 | 350 | 420 | 200 | 255 | ns |  |
| $t_{\text {( }}$ BACK)1 | ALE Falling to $\overline{\text { BACK }}$ Falling | 2460 |  | 975 |  | 600 |  | ns | Add $t$ for each $\overline{\text { WAIT }}$ state Add $t$ for opcode fetch cycles |
| $t_{\text {D(BACK }) 2}$ | $\overline{\mathrm{BREQ}}$ Rising to $\overline{\mathrm{BACK}}$ <br> Rising | 500 | 1610 | 200 | 700 | 125 | 475 | ns |  |
| ${ }^{\text {D }}$ (I) | ALE Falling to $\overline{\text { INTR }}, \overline{\text { NMI, }}$ $\overline{\text { RSTA-C }}, \overline{\mathrm{PS}}, \overline{\mathrm{BREQ}}$, Inputs Valid |  | 1360 |  | 475 |  | 250 | ns | Add t for each WAIT state Add $t$ for opcode fetch cycles |
| $t_{\text {DPA }}$ | Rising $\overline{\text { PS }}$ to Falling ALE | 500 | 1685 | 200 | 760 | 125 | 500 | ns | See Figure 14 also |
| $t_{\text {D }}$ (WAIT) | ALE Falling to $\overline{\text { WAIT }}$ Input Valid |  | 550 |  | 250 |  | 125 | ns |  |

### 4.0 AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified (Continued)

| Symbol | Parameter | NSC800-1 |  | NSC800 |  | NSC800-4 |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\mathrm{T}_{\mathrm{H}(\mathrm{ADH}) 1}$ | A(8-15) Hold Time During Opcode Fetch | 0 |  | 0 |  | 0 |  | ns |  |
| $T_{H(A D H) 2}$ | A(8-15) Hold Time During Memory or IO, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ | 400 |  | 100 |  | 60 |  | ns |  |
| $\left.\mathrm{T}_{\mathrm{H}(\mathrm{ADL}}\right)$ | AD(0-7) Hold Time | 100 |  | 60 |  | 30 |  | ns |  |
| $\mathrm{T}_{\mathrm{H} \text { (WD) }}$ | Write Data Hold Time | 400 |  | 100 |  | 75 |  | ns |  |
| $\mathrm{t}_{\mathrm{INH}}$ | Interrupt Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set-Up Time | 100 |  | 50 |  | 45 |  | ns |  |
| $t_{\text {NMI }}$ | Width of NMI Input | 50 |  | 30 |  | 20 |  | ns |  |
| $\mathrm{t}_{\text {RDH }}$ | Data Hold after Read | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {RFLF }}$ | $\overline{\text { RFSH }}$ Rising to ALE <br> Falling | 60 |  | 50 |  | 40 |  | ns |  |
| $t_{\text {RL(MR) }}$ | $\overline{\mathrm{RD}}$ Rising to ALE Rising (Memory Read) | 390 |  | 100 |  | 45 |  | ns |  |
| $t_{S(A D)}$ | AD(0-7) Set-Up Time | 300 |  | 45 |  | 40 |  | ns |  |
| ${ }^{\text {t }}$ (ALE) | $\begin{aligned} & \text { A(8-15), SO, SI, } 10 / \bar{M} \\ & \text { Set-Up Time } \end{aligned}$ | 350 |  | 70 |  | 50 |  | ns |  |
| $\mathrm{t}_{\text {S ( }}$ WD) | Write Data Set-Up Time | 385 |  | 75 |  | 30 |  | ns |  |
| ${ }^{\text {t }}$ W(ALE) | ALE Width | 430 |  | 130 |  | 100 |  | ns |  |
| ${ }^{\text {twh }}$ | WAIT Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {t }}$ (I) | Width of INTR, RSTA-C, $\overline{\text { PS, }} \overline{\mathrm{BREQ}}$ | 500 |  | 200 |  | 125 |  | ns |  |
| ${ }^{\text {tw }}$ W(INTA) | $\overline{\text { INTA Strobe Width }}$ | 1000 |  | 400 |  | 200 |  | ns | Add two $t$ states for first $\overline{\text { NTA }}$ of each interrupt response string Add $t$ for each WAIT state |
| tWL | $\overline{\text { WR Rising to ALE Rising }}$ | 450 |  | 130 |  | 70 |  | ns |  |
| ${ }^{\text {tw }}$ (RD) | Read Strobe Width During Opcode Fetch | 960 |  | 360 |  | 185 |  | ns | Add $t$ for each $\overline{\text { WAIT }}$ State <br> Add t/2 for Memory Read Cycles |
| $t_{\text {W(RFSH }}$ | Refresh Strobe Width | 1925 |  | 725 |  | 395 |  | ns |  |
| tws | WAIT Set-Up Time | 100 |  | 70 |  | 55 |  | ns |  |
| $t_{\text {W(WAIT }}$ | WAIT Input Width | 550 |  | 250 |  | 175 |  | ns |  |
| ${ }^{\text {tw }}$ (WR) | Write Strobe Width | 985 |  | 390 |  | 220 |  | ns | Add t for each WAIT state |
| ${ }^{\text {X X F }}$ | XIN to Clock Falling | 25 | 100 | 20 | 95 | 5 | 80 | ns |  |
| ${ }_{\text {t }}$ (CR | XIN to Clock Rising | 25 | 85 | 20 | 85 | 5 | 80 | ns |  |

Note 1: Test conditions: $\mathbf{t}=1000 \mathrm{~ns}$ for NSC800-1, 400 ns for NSC800, 250 ns for NSC800-4.
Note 2: Output timings are measured with a purely capacitive load of 100 pF .

### 5.0 Timing Waveforms



TL/C/5171-3

Memory Read and Write Cycle


### 5.0 Timing Waveforms (Continued)

Interrupt-Power-Save Cycle


TL/C/5171-5
Note 1: This t state is the last t state of the last M cycle of any instruction.
Note 2: Response to INTR input.
Note 3: Response to PS input

Bus Acknowledge Cycle

*Waveform not drawn to proportion. Use only for specifying test points.

## AC Testing Input/Output Waveform



AC Testing Load Circuit


## NSC800 HARDWARE

### 6.0 Pin Descriptions

### 6.1 INPUT SIGNALS

Reset Input ( $\overline{\text { RESET IN }}$ ): Active low. Sets A (8-15) and AD $(0-7)$ to TRI-STATE ${ }^{\circledR}$ (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.
Bus Request ( $\overline{\mathbf{B R E Q}}$ ): Active low. Used when another device requests the system bus. The NSC800 recognizes $\overline{\mathrm{BREQ}}$ at the end of the current machine cycle, and sets $\mathrm{A}(8-15), \mathrm{AD}(0-7), 1 O / \overline{\mathrm{M}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ to the high impedance state. $\overline{\text { RFSH }}$ is high during a bus request cycle. The CPU acknowledges the bus request via the BACK output signal.
Non-Maskable Interrupt ( $\overline{\mathbf{N M I}): ~ A c t i v e ~ l o w . ~ T h e ~ n o n-m a s k-~}$ able interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The NMI flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop. $\overline{\mathrm{NMI}}$ execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.
Restart Interrupts, A, B, C ( $\overline{\text { RSTA }}, \overline{\text { RSTB }}, \overline{\text { RSTC }}):$ Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to $\overline{\mathrm{NMI}}$ except the interrupts vector to the following restart addresses:

| Name | Restart <br> Address ( $X^{\prime}$ ) |
| :--- | :---: |
| $\overline{\text { NMI }}$ | 0066 |
| RSTA | 003 C |
| $\overline{\text { RSTB }}$ | 0034 |
| $\overline{\text { RSTC }}$ | 002 C |
| INTR (Mode 1) | 0038 |

The order of priority is fixed. The list above starts with the highest priority.
Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. $\overline{\text { INTR }}$ is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.
Wait (WAIT): Active low. When set low during $\overline{\operatorname{RD}}, \overline{\mathrm{WR}}$ or INTA machine cycles (during the $\overline{\mathrm{WR}}$ machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of $t$ (wait) states. The wait machine cycle continues until the WAIT input returns high.
The wait strobe input will be accepted only during machine cycles that have $\overline{R D}, \overline{\mathrm{WR}}$ or $\overline{\mathrm{NTA}}$ strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.
Power-Save ( $\overline{\mathbf{P S}}$ ): Active low. $\overline{\mathrm{PS}}$ is sampled during the last $t$ state of the current instruction cycle. When PS is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when PS returns high (see Power Save Feature description).
CRYSTAL ( $X_{\text {IN }}, X_{\text {OUT }}$ ): $X_{\text {IN }}$ can be used as an external clock input. A crystal can be connected across $X_{I N}$ and $X_{\text {OUT }}$ to provide a source for the system clock.

### 6.2 OUTPUT SIGNALS

Bus Acknowledge ( $\overline{\mathrm{BACK}}$ ): Active low. $\overline{\mathrm{BACK}}$ indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.
Address Bits 8-15 [A(8-15)]: Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto A(815). During a BREQ/BACK cycle, the $A(8-15)$ bus is in the TRI-STATE mode.
Reset Out (RESET OUT): Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.
Input/Output/Memory (IO/M): An active high on the $10 / \bar{M}$ output signifies that the current machine cycle is an input/ output cycle. An active low on the $10 / \bar{M}$ output signifies that the current machine cycle is a memory cycle. It is TRISTATE during $\overline{B R E Q} / \overline{B A C K}$ cycles.
Refresh ( $\overline{\mathrm{RFSH}}$ ): Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. $\overline{\text { RFSH }}$ goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, $A D(0-7)$ has the refresh address and $A(8-15)$ indicates the interrupt vector register data. $\overline{\text { RFSH }}$ is high during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the $A D(0-7)$ lines.
Read Strobe ( $\overline{\mathrm{RD}}$ ): Active low. The CPU receives data via the $A D(0-7)$ lines on the trailing edge of the $\overline{R D}$ strobe. The $\overline{R D}$ line is in the TRI-STATE mode during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Write Strobe ( $\overline{W R}$ ): Active low. The CPU sends data via the $\mathrm{AD}(0-7)$ lines while the $\overline{\mathrm{WR}}$ strobe is low. The $\overline{\mathrm{WR}}$ line is in the TRI-STATE mode during $\overline{\mathrm{BREQ}} / \overline{\mathrm{BACK}}$ cycles.
Clock (CLK): CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.
Interrupt Acknowledge (INTA): Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the $A D(0-7)$ lines. $\overline{\text { NTA }}$ is active during the M1 cycle immediately following the $t$ state where the CPU recognized the INTR interrupt request.
Two of the three interrupt request modes use INTA. In mode 0 one to four $\overline{N T A}$ signals strobe a one to four byte instruction onto the AD(0-7) lines. In mode 2 one INTA signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1, INTA is inactive and the CPU response to INTR is the same as for an NMI or restart interrupt.

### 6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current $M$ cycle as follows:

| Machine Cycle | Status |  |  | Control |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | S0 | $\mathbf{S 1}$ | IO/高 | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |
| Opcode Fetch | 1 | 1 | 0 | 0 | 1 |
| Memory Read | 0 | 1 | 0 | 0 | 1 |
| Memory Write | 1 | 0 | 0 | 1 | 0 |
| I/O Read | 0 | 1 | 1 | 0 | 1 |
| I/O Write | 1 | 0 | 1 | 1 | 0 |
| Halt* | 0 | 0 | 0 | 0 | 1 |
| Internal Operation* | 0 | 1 | 0 | 1 | 1 |
| Acknowledge of Int** | 1 | 1 | 0 | 1 | 1 |

*ALE is not suppressed in this cycle.
**This is the cycle that occurs immediately after the CPU accepts an interrupt ( $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \overline{\mathrm{RSTC}}, \overline{\mathrm{INTR}}, \overline{\mathrm{NMI}}$ ).
Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.
Note 2: No early status is provided for interrupt or hardware restarts.

### 6.3 INPUT/OUTPUT SIGNALS

Multiplexed Address/Data [AD(0-7)]: Active high At RD Time: Input data to CPU. At $\overline{W R}$ Time: $\quad$ Output data from CPU.
At Falling Edge Least significant byte of address of ALE Time: during memory reference cycle. 8-bit port address during I/O reference cycle.
During $\overline{\mathrm{BREQ}} /$ High impedance. BACK Cycle:

### 7.0 Connection Diagrams

## Dual-In-Line Package



Order Number NSC800D or N See NS Package D40C or N40A

## Chip Carrier Package



### 8.0 Functional Description

This section reviews the CPU architecture shown below, focusing on the functional aspects from a hardware perspective, including timing details.


TL/C/5171-9
Note: Applicable pinout for 40-pin
dual-in-line package within parentheses
FIGURE 1. NSC800 CPU Functional Block Diagram

### 8.0 Functional Description (Continued)

### 8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in Figure 2.


FIGURE 2. NSC800 Register Array

### 8.2 DEDICATED REGISTERS

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see Figure 3).
Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

## CPU Dedicated Registers

| Program Counter PC | (16) |
| :--- | :---: |
| Stack Pointer SP | (16) |
| Index Register IX | (16) |
| Index Register IY | (16) |
| Interrupt Vector Register I | (8) |
| Memory Refresh Register R | (8) |

## FIGURE 3. Dedicated Registers

### 8.2.1 Program Counter (PC)

The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.
There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn).

### 8.2.2 Stack Pointer (SP)

The 16 -bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.
Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation.

### 8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16 -bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.
In all instructions employing indexed modes of operation, another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

### 8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to $\overline{\text { NTR }}$, the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte ( $\mathrm{LSB}=0$ ). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

| I Register | External byte |  |  |
| :---: | :---: | :---: | :---: |
| 8 bits | $\uparrow$ |  |  |
| The LSB of the external byte must be zero. |  |  |  |

FIGURE 4a. Interrupt Register
The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

### 8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.
The program can read and write to the R register, although this is usually done only for test purposes.

### 8.0 Functional Description (Continued)

### 8.3 CPU WORKING AND ALTERNATE REGISTER SETS

### 8.3.1 CPU Working Registers

The portion of the register array shown in Figure $4 b$ represents the CPU working registers. These sixteen 8 -bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.
The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

### 8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.
The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions ( $E X A F, A^{\prime} F$ ' and $E X X$ ), exchange the current working set of registers with their alternate set. One exchange between the A and F registers and their respective duplicates ( $A^{\prime}$ and $F^{\prime}$ ) saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, $B, C, D, E, H$, and $L$, and their respective alternates $B^{\prime}, C^{\prime}, D^{\prime}, E^{\prime}, H^{\prime}$, and $L^{\prime}$. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

## CPU Main Working Register Set

| Accumulator A | (8) | Flags F | (8) |
| :--- | :--- | :--- | :--- |
| Register B | (8) | Register C | (8) |
| Register D | (8) | Register E | (8) |
| Register H | (8) | Register L | (8) |

CPU Alternate Working Register Set

| Accumulator $A^{\prime}$ | (8) | Flags $F^{\prime}$ | (8) |
| :--- | :--- | :--- | :--- |
| Register B' | (8) | Register C' | (8) |
| Register $\mathrm{D}^{\prime}$ | (8) | Register $\mathrm{E}^{\prime}$ | (8) |
| Register H' | (8) | Register $\mathrm{L}^{\prime}$ | (8) |

FIGURE 4b. CPU Working and Alternate Registers

### 8.4 REGISTER FUNCTIONS

### 8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8 -bit arithmetic and logic operations.
The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.
Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

### 8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.
Of the six flags shown in Figure 5, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract ( N ) flags are used for internal operations related to $B C D$ arithmetic.


TL/C/5171-23
FIGURE 5. Flag Register

### 8.0 Functional Description (Continued)

### 8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtraction instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.
Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.
Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator

Other operations do not affect the C flag.

### 8.4.4 Adds/Subtract ( N )

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.
The operations that set the N flag are:

- Subtractions
- Decrements (8-bit)
- Complementing of the Accumulator
- Block I/O
- Block Searches
- Negation of the Accumulator

The operations that reset the N flag are:

- Adds
- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- Load of the I or R Registers
- Bit Tests

Other operations do not affect the N flag.

### 8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. -128 to +127 ).

The following operations affect the P/V flag according to the parity of the result of the operation:

- Logic Operations
- Rotate and Shift
- Rotate Digits
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8-bit with/without carry)
- Subtracts (16 bit with carry, 8-bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the $B C$ register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.

### 8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA).
The following operations affect the H flag:

- Adds (8-bit)
- Subtracts (8-bit)
- Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
- Always Set by: Logic AND

Complement Accumulator Bit Testing

- Always Reset By: Logic OR's and XOR's

Rotates and Shifts
Set Carry
Input Register Indirect
Block Transfers
Loads of I and R Registers
The H flag has no significance immediately after the following operations.

- 16-bit Adds with/without carry
- 16-Bit Subtracts with carry
- Complement of the carry
- Block I/O
- Block Searches

Other operations do not affect the H flag.

### 8.0 Functional Description (Continued)

### 8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.
The following operations affect the zero flag.

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8 -bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block I/O (always set after auto repeat block I/O)
- Block Searches
- Load of I and R Registers
- Bit Tests
- Negation of Accumulator

The $Z$ flag has no signficance immediately after the following operations:

- Block Transfers

Other operations do not affect the zero flag.

### 8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.
The sign flag is affected by the following operation according to the result:

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8 -bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block Search
- Load of I and R Registers
- Negation of Accumulator

The $S$ flag has no significance immediately after the following operations:

- Block I/O
- Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

### 8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and $L$ registers and their alternate register set, $B^{\prime}, C^{\prime}, D^{\prime}, E^{\prime}$, $H^{\prime}$ and $L^{\prime}$. The general-purpose registers can be used interchangeably.
In addition, the $B$ and $C$ registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports; the B register provides a counter function when used in the register indirect address mode.
When used with the special condition jump instruction (DJNZ) the B register again provides the counter function.

### 8.4.10 Alternate Configurations

The six 8 -bit general purpose registers (B,C,D,E,H,L) will combine to form three 16 -bit registers. This occurs by concatenating the $B$ and $C$ registers to form the $B C$ register, the $D$ and $E$ registers form the DE register, and the $H$ and $L$ registers form the HL register.
Having these 16 -bit registers allows 16 -bit data handling, thereby expanding the number of 16 -bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.
The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The $B C$ register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

### 8.5 ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the registers and data buffer on the 8 -bit internal data bus.

### 8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.

### 9.0 Timing and Control

### 9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.
The oscillator frequency can be controlled by one of the following methods:

1. Leaving the $X_{\text {OUT }}$ pin unterminated and driving the $X_{I N}$ pin with an externally generated clock as shown in Figure 6. When driving $X_{I N}$ with a square wave, the minimum duty cycle is $30 \%$ high.


TL/C/5171-13
FIGURE 6. Use of External Clock
2. Connecting a crystal with the proper biasing network between $X_{\text {IN }}$ and $X_{\text {OUT }}$ as shown in Figure 7. Recommended crystal is a parallel resonance AT cut crystal.
Note 1: If the crystal frequency is 2 MHz or less a series resistor, $\mathrm{R}_{\mathrm{S}}$, ( $470 \Omega$ to $1500 \Omega$ ) should be connected between $X_{\text {Out }}$ and $R$, XTAL and $\mathrm{C}_{\mathrm{z}}$. Additionally, the capacitance of C 1 and C 2 should be increased by 2 to 3 times the recommended value.


$$
\begin{aligned}
& 2 \mathrm{MHz}<\frac{\mathrm{f}(\mathrm{XTAL})}{2} \\
& \mathrm{R}=1 \mathrm{M} \Omega \\
& \mathrm{C} 1=20 \mathrm{pF} \\
& \mathrm{C} 2=34 \mathrm{pF} \\
& \text { (Recommended) } \\
& \mathrm{TL} / \mathrm{C} / 5171-14
\end{aligned}
$$

FIGURE 7. Use Of Crystal
The CPU has a minimum clock frequency input (@ $\mathrm{X}_{\mathrm{IN}}$ ) of 300 kHz , which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has $\mathrm{X}_{\mathrm{IN}}$ low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA . This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock. For clock stop circuit, see Figure 8.

### 9.0 Timing and Control (Continued)

### 9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16 -bit address bus is divided into a high-order 8 -bit address bus that handles bits $8-15$ of the address, and a low-order 8 -bit multiplexed address/data bus that handles bits $0-7$ of the address and bits $0-7$ of the data. Strobe outputs from the NSC800 (ALE, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ ) indicate when a valid address or data is present on the bus. $10 / \bar{M}$ indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [ $\mathrm{AD}(0-7)$ ] onto the upper address bus $[A(8-15)]$. The eight bits of address will stay on $A(8-$ 15) for the entire machine cycle and can be used for chip selection directly.
Figure 9 illustrates the timing relationship for opcode fetch cycles with and without a wait state.


FIGURE 9a. Opcode Fetch Cycles without WAIT States


TL/C/5171-16
FIGURE 9b. Opcode Fetch Cycles with WAIT States

### 9.0 Timing and Control (Continued)

During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the $\mathrm{AD}(0-7)$ lines. The WAIT input is sampled during $t_{2}$ and if active causes the NSC800 to insert a wait state ( $t_{w}$ ). WAIT is sampled again during $t_{w}$ so
that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of $\overline{R D}$ from the $A D(0-7)$ lines. During $t_{3}, \overline{\text { RFSH }}$ goes active and $A D(0-$ 7) has the dynamic RAM refresh address from register $R$ and $A(8-15)$ the interrupt vector from register $I$.


FIGURE 10a. Memory Read/Write Cycles without WAIT States


FIGURE 10b. Memory Read and Write with WAIT States

### 9.0 Timing and Control (Continued)

Figure 10 shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait state. The $\overline{\mathrm{RD}}$ stobe is widened by $\frac{t}{2}$ (half the machine state) for memory reads so that the actual latching of the input data occurs later.

Figure 11 shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.


FIGURE 11a. Input and Output Cycles without WAIT States


### 9.0 Timing and Control (Continued)

### 9.3 INITIALIZATION

$\overline{\text { RESET IN }}$ initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET $\overline{\mathbb{N}}$ input facilitates using an R-C network reset scheme during power up (see Figure 12).
To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:

1. Apply power (VCC and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
2. Set $\overline{\text { RESET IN high. RESET OUT then goes low as the }}$ inactive RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.
Note: The NSC800 initialization includes: Clear PC to X '0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTERRUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0 . While RESET IN is active (low), the $A(8-15)$ and $A D(0-7)$ lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see Figure 13).


TL/C/5171-21
FIGURE 12. Power-On Reset

### 9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the $\overline{\mathrm{PS}}$ pin. $\overline{\mathrm{PS}}$ input is sampled at the last t state of the last $M$ cycle of an instruction. After recognizing an active (low) level on $\overline{\mathrm{PS}}$, The NSC800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines $[A D(0-7), A(8-15)]$ will indicate the next machine address. When PS returns high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with $\overline{\text { PS }}$ (i.e. $\overline{\mathrm{PS}}$ has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. Figure 14 illustrates the power save timing.


FIGURE 13. NSC800 Signals During Power-On and Manual Reset

### 9.0 Timing and Control (Continued)



FIGURE 14. NSC800 Power-Save


TL/C/5171-22
*S0, S1 during $\overline{\mathrm{BREQ}}$ will indicate same machine cycle as during the cycle when $\overline{\mathrm{BREQ}}$ was accepted.
$\mathrm{t}_{\mathrm{z}}=$ time states during which bus and control signals are in high impedance mode.
FIGURE 15. Bus Acknowledge Cycle

In the event $\overline{\mathrm{BREQ}}$ is asserted (low) at the end of an instruction cycle and $\overline{\mathrm{PS}}$ is active simultaneously, the following occurs:

1. The NSC800 will go into $\overline{\text { BACK }}$ cycle.
2. Upon completion of $\overline{\text { BACK }}$ cycle if $\overline{\mathrm{PS}}$ is still active the CPU will go into power-save mode.

### 9.5 BUS ACCESS CONTROL

Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active $\overline{\mathrm{BREQ}}$ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) $\overline{\mathrm{BREQ}}$ is sampled at the last $t$ state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not peform any dynamic RAM refresh functions until after $\overline{\mathrm{BREQ}}$ input signal is inactive high. (3) $\overline{\mathrm{BREQ}}$ signal has priority over all interrupt request signals, should $\overline{\text { BREQ }}$ and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring $\overline{\mathrm{BREQ}}$. $\overline{\mathrm{NMI}}$ is latched during an active $\overline{B R E Q}$.

### 9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable ( $\overline{\text { RSTA }}, \overline{\text { RSTB }}, \overline{\text { RSTC }}$, and INTR $)$ and one is non-maskable ( $\overline{\mathrm{NMI})}$. $\overline{\mathrm{NMI}}$ has the highest priority of all interrupts; the user cannot disable $\overline{\text { NMI. After recognizing an active input }}$ on $\overline{\mathrm{NMI}}$, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). $\overline{\mathrm{NMI}}$ is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.
$\overline{\text { RSTA }}, \overline{\text { RSTB }}$ and $\overline{\text { RSTC }}$ are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the $\overline{\mathrm{NMI}}$ and $\overline{\mathrm{RST}}(\overline{\mathrm{A}}, \overline{\mathrm{B}}, \overline{\mathrm{C}}$ ) request input is basically identical, except for the restored memory location. Unlike $\overline{\mathrm{NMI}}$, however, restart request inputs must be enabled.
Figure 16 illustrates $\overline{\mathrm{NMI}}$ and $\overline{\mathrm{RST}}$ interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location.
Note: $\overline{\mathrm{RD}}$ does not go low during this dummy opcode fetch. A unique indication of INTA can be decoded using 2 ALEs and $\overline{\mathrm{RD}}$.

### 9.0 Timing and Control (Continued)



TL/C/5171-24
Note 1: This is the only machine cycle that does not have an $\overline{R D}, \overline{W R}$, or $\overline{\mathrm{NTA}}$ strobe but will accept a wait strobe.
FIGURE 16. Non-Maskable and Restart Interrupt Machine Cycle

The NSC800 also provides one more general purpose interrupt request input, INTR. When enabled, the CPU responds to INTR in one of the three modes defined by instruction IMO, IM1, and IM2 for modes 0,1 , and 2 , respectively. Following reset, the CPU automatically enables mode 0 .
Interrupt (INTR) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (Figure 18). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a threebyte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.
Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed.
Interrupt (INTR) Mode 1: Similar to restart interrupts except the restart location is $\mathrm{X}^{\prime} 0038$ (Figure 18 ).
Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (Figure 17), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt occurring. The CPU uses the pointer to get the two adjacent bytes from the interrupt service routine starting address table to complete 16 -bit service routine starting ad-
dress. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.
Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.
The interrupts have fixed priorities built into the NSC800 as:

| $\overline{\text { NMI }}$ | 0066 | (Highest Priority) |
| :--- | :--- | :--- |
| $\overline{\text { RSTA }}$ | 003 C |  |
| $\overline{\text { RSTB }}$ | 0034 |  |
| $\overline{R S T C}$ | 002 C |  |
| $\overline{\text { INTR }}$ | 0038 | (Lowest Priority) |

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt (NMI) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The $\overline{N M I}$ is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts ( $\overline{\mathrm{INT}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}$ and $\overline{\mathrm{RSTC}}$ ). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.
There are two interrupt enable flip-flops ( $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ ) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (EI) and Disable Interrupt (DI). The state of $\mathrm{IFF}_{1}$ determines the enabling or disabling of the maskable interrupts, while $\mathrm{IFF}_{2}$ is used as a temporary storage location for the state of $\mathrm{IFF}_{1}$.

### 9.0 Timing and Control (Continued)

A reset to the CPU will force both $\mathrm{IFF}_{1}$ and IFF 2 to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following EI has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$
to the enable state. When the CPU accepts an interrupt, both IFF 1 and IFF 2 are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new El instruction. Note that for all the previous cases, $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ are always equal.
The function of $\mathrm{IFF}_{2}$ is to retain the status of $\mathrm{IFF}_{1}$ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, $\mathrm{IFF}_{1}$ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of $\mathrm{IFF}_{1}$ is saved by $\mathrm{IFF}_{2}$


TL/C/5171-27
FIGURE 17. Interrupt Mode 2

${ }^{*}$ t $W$ is the CPU generated WAIT state in response to an interrupt request.
Note 1: t5 will only occur in mode 1 and mode 2. During t5 the stack pointer is decremented.
Note 2: A jump to the appropriate address occurs here in mode 1 and mode 2. The CPU continues gathering data from the interrupting peripheral in mode 0 for a total of $2-4$ machine cycles. In mode 0 cycles M2-M4 have only 1 wait state.

FIGURE 18. Interrupt Acknowledge Machine Cycle

### 9.0 Timing and Control (Continued)

so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of $\mathrm{IFF}_{1}$ is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of $\mathrm{IFF}_{2}$ are now copied back into $\mathrm{IFF}_{1}$, so that the status of $\mathrm{IFF}_{1}$ just prior to the acceptance of the non-maskable interrupt will be automatically restored.
Figure 19 depicts the status of the flip flops during a sample series of interrupt instructions.
Interrupt Control Register. The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.
The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \overline{\mathrm{RSTC}}$ and $\overline{\mathrm{NTR}}$. For an interrupt request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set $(=1)$ and IFF $_{1}$ and $\mathrm{IFF}_{2}$ must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | IEA | IEEB | IEC | IEI |

For example: In order to enable $\overline{\text { RSTB }}$, CPU interrupts must be enabled and IEB must be set.
At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.
Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), $r$ and OUT (N), A.


FIGURE 19. IFF $_{1}$ and IFF $_{2}$ States Immediately after the Operation has been Completed

## NSC800 SOFTWARE

### 10.0 Introduction

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

### 11.0 Addressing Modes

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.
The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

### 11.1 REGISTER

The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.
Example:
Instruction: Load register B from register C
Mnemonic: LD B,C
Opcode:


TL/C/5171-50
In this instruction, both the B and C registers are addressed by opcode bits.

### 11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.
Example:
Instruction: Subtract the contents of register D from the Accumulator (A register)
Mnemonic: SUB D
Opcode:


In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.

### 11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:

Instruction: Load the E register with the constant value X'7C.

Mnemonic: LD E,X’7C
Opcode:


TL/C/5171-52
In this instruction, the E register is addressed with register addressing, while the constant $X^{\prime} 7 \mathrm{C}$ is immediate data in the second byte of the instruction.

### 11.4 IMMEDIATE EXTENDED

As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.
Example:
Instruction: Load the 16-bit IX register with the constant value X'ABCD.
Mnemonic: LD IX,X’ABCD
Opcode:


In this instruction, register addressing selects the IX register, while the 16 -bit quanity $\mathrm{X}^{\prime} \mathrm{ABCD}$ is immediate data supplied as immediate extended format.

### 11.0 Addressing Modes (Continued)

### 11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16 -bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions.
Example:
Instruction: Jump to location X'0377
Mnemonic: JP X’0377
Opcode:


This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

### 11.6 REGISTER INDIRECT

Next to direct addressing, register indirect addressing provides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand.
Example:
Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.
Mnemonic: ADD A,(HL)
Opcode
$1,0,0,0,0,1,1,0$
This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.

### 11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register.

Indexed addressing is particularly useful in dealing with lists of data.
Example:
Instruction: Increment the data in memory location $X^{\prime} 1020$.
The IY register contains X'1000.
Mnemonic: INC (IY+X'20)
Opcode:


The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.

### 11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.
Example:
Instruction: Jump to a memory location 7 bytes beyond the current location.
Mnemonic: JR \$+7
Opcode:


The program will continue at a location seven locations past the current PC.

### 11.0 Addressing Modes (Continued)

### 11.9 MODIFIED PAGE ZERO

A subset of NSC800 instructions (the Restart instructions) provides a code-efficient single-byte instruction that allows CALLs to be performed to any one of eight dedicated locations in page zero (locations X'0000 to X'00FF). Normally, a CALL is a 3-byte instruction employing direct memory addressing.
Example:
Instruction: Perform a restart call to location X'0028.
Mnemonic: RST X'28
Opcode:
 restart locations TL/C/5171-55

| p | 00 H | 08 H | 10 H | 18 H | 20 H | 28 H | 30 H | 38 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

Program execution continues at location X'0028 after execution of a single-byte call employing modified page zero addressing.

### 11.10 BIT

The NSC800 allows setting, resetting, and testing of individual bits in registers and memory data bytes.
Example:
Operation: Set bit 2 in the $L$ register
Mnemonic: SET 2,L
Opcode:


Bit addressing allows the selection of bit 2 in the $L$ register selected by register addressing.

### 12.0 Instruction Set

This section details the entire NSC800 instruction set in terms of

- Opcode
- Instruction
- Function
- Timing
- Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- Bit Set, Reset, and Test
- Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- Program Control


### 12.1 Instruction Set Index

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| ADC A, $\mathrm{m}_{1}$ | Add, with carry, memory location contents to Accumulator | 1-42 |
| ADC A,n | Add, with carry, immediate data n to Accumulator | 1-40 |
| ADC A,r | Add, with carry, register r contents to Accumulator | 1-38 |
| ADC HL,pp | Add, with carry, register pair pp to HL | 1-45 |
| ADD A, $\mathrm{m}_{1}$ | Add memory location contents to Accumulator | 1-42 |
| ADD A, n | Add immediate data n to Accumulator | 1-40 |
| ADD A,r | Add register r contents to Accumulator | 1-38 |
| ADD HL,pp | Add register pair pp to HL | 1-45 |
| ADD IX, pp | Add register pair pp to IX | 1-45 |
| ADD IY,pp | Add register pair pp to IY | 1-45 |
| ADD ss,pp | Add register pair pp to contents of register pair ss | 1-45 |
| AND $\mathrm{m}_{1}$ | Logical 'AND' memory contents to Accumulator | 1-43 |
| AND $n$ | Logical 'AND' immediate data to Accumulator | 1-41 |
| AND r | Logical 'AND' register r contents to Accumulator | 1-38 |
| BIT b, m ${ }_{1}$ | Test bit b of location $\mathrm{m}_{1}$ | 1-47 |
| BIT b,r | Test bit b of register $r$ | 1-46 |
| CALL cc,nn | Call subroutine at location nn if condition cc is true | 1-58 |
| CALL nn | Unconditional call to subroutine at location nn | 1-58 |
| CCF | Complement carry flag | 1-40 |
| $\mathrm{CP} \mathrm{m}_{1}$ | Compare memory contents with Accumulator | 1-44 |
| CP n | Compare immediate data n with Accumulator | 1-42 |
| CPr | Compare register $r$ to contents with Accumulator | 1-39 |
| CPD | Compare location (HL) and Accumulator, decrement HL and BC | 1-52 |
| CPDR | Compare location (HL) and Accumulator, decrement HL and BC; repeat until $B C=0$ | 1-53 |
| CPI | Compare location (HL) and Accumulator, increment HL, decrement BC | 1-52 |
| CPIR | Compare location $(\mathrm{HL})$ and Accumulator, increment HL , decrement BC ; repeat until $B C=0$ | 1-53 |
| CPL | Complement Accumulator (1's complement) | 1-39 |
| DAA | Decimal adjust Accumulator | 1-40 |
| DEC $\mathrm{m}_{1}$ | Decrement data in memory location $\mathrm{m}_{1}$ | 1-44 |
| DEC r | Decrement register $r$ contents | 1-39 |
| DEC rr | Decrement register pair rr contents | 1-46 |

12.1 Instruction Set Index (Continued)

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| DI | Disable interrupts | 1-56 |
| DJNZ, ${ }^{\text {d }}$ | Decrement B and jump relative $\mathrm{B} \neq 0$ | 1-58 |
| EI | Enable interrupts | 1-56 |
| EX (SP),ss | Exchange the location (SP) with register ss | 1-52 |
| EX AF, A'F' | Exchange the contents of AF and $\mathrm{A}^{\prime} \mathrm{F}^{\prime}$ | 1-51 |
| EXDE,HL | Exchange the contents of DE and HL | $1-51$ |
| EXX | Exchange the contents of $B C, D E$ and $H L$ with the contents of $B^{\prime} C, D^{\prime} E^{\prime}$ and $H^{\prime} L^{\prime}$, respectively | 1-52 |
| HALT | Halt (wait for interrupt or reset) | 1-56 |
| IM 0 | Set interrupt mode 0 | 1-56 |
| IM 1 | Set interrupt mode 1 | $1-57$ |
| IM 2 | Set interrupt mode 2 | 1-57 |
| IN A, (n) | Load Accumulator with input from device ( n ) | 1-54 |
| iNr,(C) | Load register $r$ with input from device (C) | 1-54 |
| INC m ${ }_{1}$ | Increment data in memory location $\mathrm{m}_{1}$ | 1-44 |
| INCr | Increment register r | 1-39 |
| INC rr | Increment contents of register pair rr | 1-45 |
| IND | Load location ( HL ) with input from port ( C ), decrement HL and B | 1-54 |
| INDR | Load location (HL) with input from port (C), decrement HL and B ; repeat until $\mathrm{B}=0$ | 1-56 |
| INI | Load location ( HL ) with input from port ( C ), increment HL , decrement B | 1-54 |
| INIR | Load location (HL) with input from port (C), increment HL, decrement B; repeat until $B=0$ | 1-55 |
| JP cc,nn | Jump to location nn, if condition cc is true | 1-57 |
| JP nn | Unconditional jump to location nn | 1-57 |
| JP (ss) | Unconditional jump to location (ss) | 1-57 |
| JR d | Unconditional jump relative to PC +d | 1-57 |
| JR kk, d | Jump relative to PC + d, if kk true | 1-57 |
| LD A,I | Load Accumulator with register I contents | 1-34 |
| LD A, $\mathrm{m}_{2}$ | Load Accumulator from location $\mathrm{m}_{2}$ | 1-35 |
| LD A, R | Load Accumulator with register R contents | 1-34 |
| LD I,A | Load register I with Accumulator contents | 1-34 |
| LD $\mathrm{m}_{1}, \mathrm{n}$ | Load memory with immediate data n | 1-35 |
| LD mi,r | Load memory from register $r$ | 1-34 |
| LD m $\mathrm{m}_{2}, \mathrm{~A}$ | Load memory from Accumulator | 1-35 |
| LD (nn), rr | Load memory location nn with register pair rr | 1-36 |
| LD r, m ${ }_{1}$ | Load register r from memory | 1-35 |
| LD r,n | Load register with immediate data $n$ | 1-34 |
| LD R,A | Load register R from Accumulator | 1-34 |
| LD $\mathrm{r}_{\mathrm{d}}, \mathrm{r}_{\mathrm{s}}$ | Load destination register $\mathrm{r}_{\mathrm{d}}$ from source register $\mathrm{r}_{\mathrm{s}}$ | 1-34 |
| LD rr,(nn) | Load register pair ir from memory location nn | 1-37 |
| LD rr,nn | Load register pair rr with immediate data nn | 1-36 |
| LD SP,ss | Load SP from register pair ss | 1-36 |
| LDD | Load location (DE) with location (HL), decrement DE, HL and BC | 1-52 |
| LDDR | Load location (DE) with location (HL), decrement DE, HL and BC ; repeat until $\mathrm{BC}=0$ | 1-53 |
| LDI | Load location (DE) with location (HL), increment DE and HL, decrement BC | 1-52 |
| LDIR | Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until $B C=0$ | 1-53 |
| NEG | Negate Accumulator (2's complement) | 1-40 |
| NOP | No operation | 1-56 |

12.1 Instruction Set Index (Continued)

| Alphabetical Assembly Mnemonic | Operation | Page |
| :---: | :---: | :---: |
| OR m ${ }_{1}$ | Logical 'OR' of memory location contents and accumulator | 1-43 |
| OR n | Logical 'OR' of immediate data n and Accumulator | 1-41 |
| ORr | Logical 'OR' of register r and Accumulator | 1-39 |
| OTDR | Load output port (C) with location (HL), decrement HL and B; repeat until B $=0$ | 1-56 |
| OTIR | Load output port (C) with location (HL), increment HL, decrement B; repeat until $B=0$ | 1-55 |
| OUT (C), r | Load output port (C) with register r | 1-54 |
| OUT (n),A | Load output port ( n ) with Accumulator | 1-55 |
| OUTD | Load output port (C) with location (HL), decrement HL and B | 1-55 |
| OUTI | Load output port (C) with location (HL), increment HL, decrement B | 1-54 |
| POP qq | Load register pair qq with top of stack | 1-37 |
| PUSH qq | Load top of stack with register pair qq | 1-37 |
| RES b, $\mathrm{m}_{1}$ | Reset bit b of memory location $\mathrm{m}_{1}$ | 1-46 |
| RES b,r | Reset bit b of register r | 1-46 |
| RET | Unconditional return from subroutine | 1-58 |
| RET cc | Return from subroutine, if cc true | 1-58 |
| RETI | Unconditional return from interrupt | 1-58 |
| RETN | Unconditional return from non-maskable interrupt | 1-59 |
| RL m ${ }_{1}$ | Rotate memory contents left through carry | 1-49 |
| RL r | Rotate register r left through carry | $1-47$ |
| RLA | Rotate Accumulator left through carry | 1-47 |
| RLC $\mathrm{m}_{1}$ | Rotate memory contents left circular | 1-49 |
| RLC r | Rotate register r left circular | 1-47 |
| RLCA | Rotate Accumulator left circular | 1-47 |
| RLD | Rotate digit left and right between Accumulator and memory (HL) | 1-51 |
| RR $\mathrm{m}_{1}$ | Rotate memory contents right through carry | 1-50 |
| RR r | Rotate register r right through carry | 1-48 |
| RRA | Rotate Accumulator right through carry | 1-50 |
| RRC $\mathrm{m}_{1}$ | Rotate memory contents right circular | 1-49 |
| RRC r | Rotate register r right circular | 1-47 |
| RRCA | Rotate Accumulator right circular | 1-48 |
| RRD | Rotate digit right and left between Accumulator and memory (HL) | 1-51 |
| RST P | Restart to location P | 1-59 |
| SBC A, $\mathrm{m}_{1}$ | Subtract, with carry, memory contents from Accumulator | 1-43 |
| SBC A,n | Subtract, with carry, immediate data n from Accumulator | 1-41 |
| SBC A, | Subtract, with carry, register r from Accumulator | 1-38 |
| SBC HL,pp | Subtract, with carry, register pair pp from HL | 1-45 |
| SCF | Set carry flag | 1-40 |
| SET b, m ${ }_{1}$ | Set bit b in memory location $\mathrm{m}_{1}$ contents | 1-46 |
| SET b,r | Set bit b in register r | 1-46 |
| SLA $\mathrm{m}_{1}$ | Shift memory contents left, arithmetic | 1-50 |
| SLA r | Shift register r left, arithmetic | 1-48 |
| SRA $\mathrm{m}_{1}$ | Shift memory contents right, arithmetic | 1-50 |
| SRA r | Shift register r right, arithmetic | 1-48 |
| SRL $\mathrm{m}_{1}$ | Shift memory contents right, logical | 1-50 |
| SRL $r$ | Shift register r right, logical | $1-48$ |
| SUB $\mathrm{m}_{1}$ | Subtract memory contents from Accumulator | 1-42 |
| SUB $n$ | Subtract immediate data n from Accumulator | 1-41 |
| SUBr | Subtract register r from Accumulator | 1-38 |
| XOR $\mathrm{m}_{1}$ | Exclusive 'OR' memory contents and Accumulator | 1-44 |
| XOR $n$ | Exclusive 'OR' immediate data n and Accumulator | 1-41 |
| XOR r | Exclusive 'OR' register r and Accumulator | 1-39 |

### 12.0 Instruction Set (Continued)

### 12.2 INSTRUCTION SET MNEMONIC NOTATION

In the following instruction set listing, the notations used are shown below.
b: Designates one bit in a register or memory location. Bit address mode uses this indicator.
cc: Designates condition codes used in conditional Jumps, Calls, and Return instruction; may be:
$N Z=$ Non-Zero (Z flag=0)
Z = Zero (Z flag=1)
NC $=$ Non-Carry (C flag=0)
$C=C a r r y(C f l a g=1)$
$\mathrm{PO}=$ Parity Odd or No Overflow ( $\mathrm{P} / \mathrm{V}=0$ )
$P E=$ Parity Even or Overflow $(P / V=1)$
$P=$ Positive $(S=0)$
$M=$ Negative $(S=1)$
d: Designates an 8-bit signed complement displacement. Relative or indexed address modes use this indicator.
kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
$m_{1}$ : Designates (HL), (IX+d) or (IY+d). Register indirect or indexed address modes use this indicator.
$\mathrm{m}_{2}$ : Designates (BC), (DE) or (nn). Register indirect or direct address modes use this indicator.
n : Any 8-bit binary number.
nn : Any 16-bit binary number.
p : Designates restart vectors and may be the hex values $0,8,10,18,20,28,30$ or 38 . Restart instructions employing the modified page zero addressing mode use this indicator.
pp: Designates the $B C, D E, S P$ or any 16 -bit register used as a destination operand in 16-bit arithmetic operations employing the register address mode.
qq: Designates BC, DE, HL, A, F, IX, or IY during operations employing register address mode.
r: Designates A, B, C, D, E, H or L. Register addressing modes use this indicator.
rr: Designates BC, DE, HL, SP, IX or IY. Register addressing modes use this indicator.
ss: Designates HL, IX or IY. Register addressing modes use this indicator.
$X_{L}$ : Subscript $L$ indicates the lower-order byte of a 16 -bit register.
$\mathrm{X}_{\mathrm{H}}$ : Subscript H indicates the high-order byte of a 16 -bit register.
(): parentheses indicate the contents are considered a pointer address to a memory or I/O location.
12.3 ASSEMBLED OBJECT CODE NOTATION Register Codes:

| $\mathbf{r}$ | Register | $\mathbf{r p}$ | Register | $\mathbf{r s}$ | Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | B | 00 | BC | 00 | BC |
| 001 | C | 01 | DE | 01 | DE |
| 010 | D | 10 | HL | 10 | HL |
| 011 | E | 11 | SP | 11 | AF |
|  |  |  |  |  |  |
| 100 | H | $\mathbf{p p}$ | Register | q9 | Register |
| 101 | L | 00 | BC | 00 | BC |
| 111 | A | 01 | DE | 01 | DE |
|  |  | 10 | IX | 10 | HL |
|  |  | 11 | SP | 11 | AF |


| Conditions Codes: |  |  |
| :---: | :---: | :---: |
| cc | Mnemonic | True Flag Condition |
| 000 | NZ | $\mathrm{Z}=0$ |
| 001 | Z | $Z=1$ |
| 010 | NC | $\mathrm{C}=0$ |
| 011 | C | $\mathrm{C}=1$ |
| 100 | PO | $P / V=0$ |
| 101 | PE | $P / V=1$ |
| 110 | P | $\mathrm{S}=0$ |
| 111 | M | $\mathrm{S}=1$ |
| kk | Mnemonic | True Flag Condition |
| 00 | NZ | $\mathrm{Z}=0$ |
| 01 | Z | $\mathrm{Z}=1$ |
| 10 | NC | $\mathrm{C}=0$ |
| 11 | C | $\mathrm{C}=1$ |

### 12.4 8-Bit Loads

## REGISTER TO REGISTER

## LD $\quad r_{d}, r_{s}$

Load register $r_{d}$ with $r_{s}$ :
$r_{d} \leftarrow r_{s} \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathbf{1} \quad 0$

Timing:
M cycles - 1
T states - 4
Addressing Mode
Register
LD A, I
Load Accumulator with the contents of the I register.
$\mathrm{A} \leftarrow$ I
S : Set if negative result
$Z$ : Set if zero result
H: Reset
$\mathrm{P} / \mathrm{V}$ : Set according to $\mathrm{IFF}_{2}$ (zero if interrupt occurs during operation)
N : Reset
C: Not affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,1,0,1,1,1$
Timing:
M cycles - 2
T states - $9(4,5)$
Addressing Mode:
Register
LD I, A

Load Interrupt vector register (I) with the contents of A.
$1 \leftarrow A$
No flags affected


| $0,1,0,0,0,1,1,1$ |  |
| :--- | :--- |
| Timing: | M cycles -2 |
|  | T states $-9(4,5)$ |
|  | Register |

## LD A, R

Load Accumulator with contents of $R$ register.
$A \leftarrow R$
S : Set if negative result
Z: Set if zero result
H: Reset tion)
N : Reset
C: Not affected
$\mathrm{P} / \mathrm{V}$ : Set according to $\mathrm{IFF}_{2}$ (zero if interrupt occurs during opera-


| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states $-9(4,5)$ |
| Addressing Mode: | Register |

LD R, A
Load Refresh register ( R ) with contents of the Accumulator.
$R \leftarrow A \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,0,1,1,1,1$

| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states -9 (4, 5) |
| Addressing Mode: | Register |

LD r, n
Load register $r$ with immediate data $n$.
$r \leftarrow n \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  | $r$ |  | 1 | 1 | 0 |

$\square$

| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states - $7(4,3)$ |
| Addressing Mode: | Source - Immediate |
|  | Destination - Registe |

## REGISTER TO MEMORY

LD $\quad m_{1}, \mathbf{r}$
Load memory from reigster $r$.


Destination - Register Indirect

$\square$
Timing:
d

Addressing Mode:

M cycles - 2
T states - $19(4,4,3,5,3)$
Source - Register
Destination - Indexed

### 12.4 8-Bit Loads (Continued)

## LD $\quad m_{2}, A$

Load memory from the Accumulator.
$\mathrm{m}_{2} \leftarrow \mathrm{~A}$
No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

$0,0,0,1,0,0,1,0$
$\begin{array}{ll}\text { Timing: } & M \text { cycles }-2 \\ & T \text { states }-7(4,3)\end{array}$
Addressing Mode: $\quad$ Source - Register (Implied)
Destination - Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 2 | 2, | 0 | 0 | 1 | 0 |



LD $\quad m_{1}, n$
Load memory with immediate data.


## MEMORY TO REGISTER

LD $\quad \mathbf{r}, \mathrm{m}_{1}$
Load register $r$ from memory location $m_{1}$.

| $\mathrm{r} \leftarrow \mathrm{m}_{1}$ |  |  | No flags affected |
| :---: | :---: | :---: | :---: |
| 76 | 543 | 210 |  |
| 0,1 | $r$ | 1, 1, 0 | LD R, (HL) |
| Timing: $\quad$ M |  |  | M cycles-2 <br> T states-7 $(4,3)$ |
| Addressing Mode: |  |  | Source-Register Indirect Destination-Register |
| 76 | $5 \quad 4 \quad 3$ | 210 | LD r, (IX + d) (for $\mathrm{N}_{\mathbf{X}}$ |
| 1, 1, $\mathrm{N}_{\mathrm{X}}, 1,1,1,0,1$ |  |  | LD r, (IY + d) (for $\mathrm{N}_{\mathrm{X}}=1$ ) |
| 0,1 | $r$ | $1,1,0$ |  |
| d |  |  |  |
| Timing: |  |  | M cycles-5 |
|  |  |  | T states-19 (4, 4, 3, 5, 3) |
| Addressing Mode: |  |  | Source-Indexed |
|  |  |  | Destination-Register |

## LD A, $\mathrm{m}_{2}$

Load the Accumulator from memory location $\mathrm{m}_{2}$.
$\mathrm{A} \leftarrow \mathrm{m}_{2} \quad$ No flags affected



Addressing Mode: Source-Register Indirect Destination-Register (Implied)
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$0,0,1,1,1,0,1,0$ LD A, (nn)
n (low-order byte)
n (high-order byte)
Timing: $\quad \mathrm{M}$ cycles-4
T states- 13 (4, 3, 3, 3)
Addressing Mode:
Source-Immediate Extended Destination-Register (Implied)

### 12.5 16-Bit Loads

## REGISTER TO REGISTER

LD rr, nn
Load 16-bit register pair with immediate data.


| n (high-order byte) |  |
| :--- | :--- |
| Timing: | M cycles-3 |
|  | T states—10 (4, 3, 3) |
| Addressing Mode: | Source-Immediate Extended |
|  | Destination-Register |



## LD SP, ss

Load the SP from 16-bit register ss.
$\mathrm{SP} \leftarrow$ ss No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |$\quad$ LD SP, HL


| Timing: | M cycles-1 |
| :--- | :--- |
|  | T states-6 |
| Addressing Mode: | Source-Register |

Destination-Register (Implied)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 |

> LD SP, IX (for $\left.N_{X}=0\right)$
> LD SP, IY (for $\left.N_{X}=1\right)$
$1,1,1,1,1,0,0,1$

| Timing: | M cycles-2 |
| :--- | :--- |
| Addressing Mode: | T states—10 $(4,6)$ |
|  | Source-Register |
|  | Destination-Register (Implied) |

## REGISTER TO MEMORY

LD ( nn ), rr
Load memory location nn with contents of 16-bit register, rr.
$(\mathrm{nn}) \leftarrow \mathrm{rrL}_{\mathrm{L}} \quad$ No flags affected
$(\mathrm{nn}+1) \leftarrow \mathrm{rr}_{\mathrm{H}}$


LD (nn), HL (note an alternate opcode below)
n (low-order byte)
n (high-order byte)
Timing: $\quad \mathrm{M}$ cycles-5
T states-16 (4, 3, 3, 3, 3)
Addressing Mode: Source-Register
Destination-Direct


LD (nn), BC
LD (nn), DE
LD (nn), HL
LD (nn), SP

$\square$

| Timing: | M cycles-6 |
| :--- | :--- |
|  | T states-20 (4, 4, 3, 3, 3, 3) |
| Addressing Mode: | Source-Register |
|  | Destination-Direct |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |  |

$0,0,1,0,0,0,1,0$
n (low-order byte)
n (high-order byte)
Timing: $\quad M$ cycles-6
T states-20 (4, 4, 3, 3, 3, 3)
Addressing Mode:
Source-Register
Destination-Direct

### 12.5 16-Bit Loads (Continued)

## PUSH <br> q9

Push the contents of register pair qq onto the memory stack.



## MEMORY TO REGISTER

LD rr, (nn)
Load 16-bit register from memory location nn.
$\mathrm{rr}_{\mathrm{L}} \leftarrow(\mathrm{nn}) \quad$ No flags affected
$\mathrm{rm}_{\mathrm{H}} \leftarrow(\mathrm{nn}+1)$


LD HL, ( $n n$ )
(note an alternate opcode below)

n (high-order byte)
Timing:

Addressing Mode:

M cycles-5
T states-16 (4, 3, 3, 3, 3)
Source-Direct
Destination-Register


Pop the contents of the memory stack to register qq.
$\mathrm{qq}_{\mathrm{L}} \leftarrow(\mathrm{SP}) \quad$ No flags affected
$\mathrm{qq}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$S P \leftarrow S P+2$


12.6 8-Bit Arithmetic

REGISTER ADDRESSING ARITHMETIC

| Op |  | Hex <br> Value In Upper Digit (Bits 7-4) |  | Hex <br> Value In <br> Lower <br> Digit <br> (Bits 3-0) | Number <br> Added <br> To Byte | C After DAA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0-9 | 0 | 0-9 | 00 | 0 |
|  | 0 | 0-8 | 0 | A-F | 06 | 0 |
|  | 0 | 0-9 | 1 | 0-3 | 06 | 0 |
| ADD | 0 | A-F | 0 | 0-9 | 60 | 1 |
| ADC | 0 | 9-F | 0 | A-F | 66 | 1 |
| INC | 0 | A-F | 1 | 0-3 | 66 | 1 |
|  | 1 | 0-2 | 0 | 0-9 | 60 | 1 |
|  | 1 | 0-2 | 0 | A-F | 66 | 1 |
|  | 1 | 0-3 | 1 | 0-3 | 66 | 1 |
| SUB | 0 | 0-9 | 0 | 0-9 | 00 | 0 |
| SBC | 0 | 0-8 | 1 | 6-F | FA | 0 |
| DEC | 1 | 7-F | 0 | 0-9 | A0 | 1 |
| NEG | 1 | 6-F | 1 | 6-F | 9A | 1 |

## ADD A, r

Add contents of register $r$ to the
Accumulator.
$A \leftarrow A+r$
S : Set if negative result
Z: Set if zero result
$H$ : Set if carry from bit 3
P/V: Set according to overflow condition
N: Reset
C: Set if carry from bit 7

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 0 | 0 | 0 | 0 |  | $r$ |  |

$\begin{array}{ll}\text { Timing: } & \text { M cycles-1 } \\ & \text { T states-4 } \\ \text { Addressing Mode: } & \text { Source-Register } \\ & \text { Destination—Implied }\end{array}$

ADC A, $r$
Add contents of register $r$, plus the carry flag, to the Accumulator.
$\mathrm{A} \leftarrow \mathrm{A}+\mathrm{r}+\mathrm{CY}$
S: Set if negative result
Z: Set if zero result
H: Set if carry from bit 3

P/V: Set if result exceeds 2's complement range
N: Reset
C: Set if carry from bit 7

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 |  | $r$ |  |

SUB $r$
Subtract the contents of register $r$ from the Accumulator.
$A \leftarrow A-r$
S : Set if result is negative
$Z$ : Set if result is zero
$H$ : Set if borrow from bit 4

P/V: Set if result exceeds 8-bit 2's complement range
N: Set
C: Set according to borrow

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 |  | $r$ |  |

Timing: $\quad M$ cycles-1
T states-4
Addressing Mode:
Source-Register
Destination-Implied

## SBC A, r

Subtract contents of register $r$ and the carry bit C from the Accumulator.
$\mathrm{A} \leftarrow \mathrm{A}-\mathrm{r}-\mathrm{CY}$
S : Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4

P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 |  | $r$ |  |

Timing: $\quad M$ cycles-1
Addressing Mode:
Source-Register
Destination-Implied

## AND r

Logically AND the contents of the r register and the Accumulator.

S : Set if result is negative
Z: Set if result is zero
H: Set
$P / V$ : Set if result parity is even
N : Reset
C: Reset

### 12.6 8-Bit Arithmetic (Continued)



Timing:
M cycles-1
T states-4
Source-Register
Destination—Implied

OR r
Logically OR the contents of the $r$ register and the Accumulator.
$\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{r}$
S: Set if result is negative
Z: Set if result is zero
H: Reset

P/V: Set if result parity is even
N: Reset
C: Reset

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 |  | $r$ |  |


| Timing: | M cycles-1 |
| :--- | :--- |
| Addressing Mode: | T states-4 |
|  | Source-Register |
|  | Destination-Implied |

## XOR $r$

Logically exclusively OR the contents of the $r$ register with the Accumulator.
$A \leftarrow A \oplus r$
S: Set if result is negative
$Z$ : Set if result is zero
H: Reset
$P / V$ : Set if result parity is even
N: Reset
C: Reset

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 1 |  | $r$ |  |


| Timing: | M cycles-1 |
| :--- | :--- |
|  | T states-4 |
| Addressing Mode: | Source—Register |
|  | Destination-Implied |

## INC $r$

Increment register $r$.
$r \leftarrow r+1$
S: Set if result is negative
Z: Set if result is zero
$H$ : Set if carry from bit 3
$P / V$ : Set only if $r$ was $X^{\prime} 7 F$ before operation
N: Reset
C: N/A


Timing:
M cycles-1
T states-4
Addressing Mode:
Source-Register
Destination-Register
CP $\quad \mathbf{r}$
Compare the contents of register $r$ with the Accumulator and set the flags accordingly.
A-r
S : Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4

P/V: Set if result exceeds 8-bit 2's complement range
N: Set
C: Set according to borrow

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 1 |  | $r$ |  |

Timing: $\quad M$ cycles-1
T states-4
Addressing Mode: Source-Register
Destination—Implied
DEC $\quad \mathbf{r}$
Decrement the contents of register $r$.
$r \leftarrow r-1$
$S$ : Set if result is negative
Z: Set if result is zero
H : Set according to a borrow from bit 4
P/V: Set only if r was X'80 prior to operation

N : Set
C: N/A

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  | $r$ |  | 1 | 0 | 1 |

Timing:
M cycles-1
T states-4
Addressing Mode:
Source-Register
Destination-Register

## CPL

Complement the Accumulator (1's complement).
$A \leftarrow \bar{A}$
S: N/A
Z: N/A
H: Set
P/V: N/A
$N$ : Set
C: N/A
12.6 8-Bit Arithmetic (Continued)

$\begin{array}{ll}0,0,1,0,1,1,1,1 \\ \text { Timing: } & M \text { cycles-1 } \\ & T \text { states-4 } \\ \text { Addressing Mode: } & \text { Implied }\end{array}$

## NEG

Negate the Accumulator (2's complement).
$A \leftarrow 0-A$
S : Set if result is negative
$Z$ : Set if result is zero
H : Set according to borrow from bit 4
$P / V$ : Set only if Accumulator was X'80 prior to operation
$N$ : Set
C: Set only if Accumulator was not X'00 prior to operation
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$


Timing: $\quad \mathrm{M}$ cycles-2
T states-8 $(4,4)$
Addressing Mode: Implied

## CCF

Complement the carry flag.


Timing:
M cycles-1
T states-4
Addressing Mode:
Implied

## SCF

Set the carry flag.
$C Y \leftarrow 1$
S: N/A
Z: N/A
H: Reset
P/V: N/A
N : Reset
C: Set

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0, | 0 | 1 | 1, | 0 | $1,1,1$ |  |  |


| Timing: | M cycles-1 |
| :--- | :--- |
|  | T states-4 |
| Addressing Mode: | Implied |

## DAA

Adjust the Accumulator for BCD addition and subtraction operations. To be executed after BCD data has been operated upon the standard binary ADD, ADC, INC, SUB, SBC, DEC or NEG instructions (see "Register Addressing Arithmetic" table).


Add the immediate data $n$ to the Accumulator.
$A \leftarrow A+n$
S : Set if result is negative
$Z$ : Set if result is zero
$H$ : Set if carry from bit 3

P/V: Set if result exceeds 8-bit 2's complement range
N : Reset
C: Set if carry from bit 7

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

$\square$
Timing: $\quad M$ cycles-2 T states-7 $(4,3)$

Addressing Mode:
Source-Immediate Destination-Implied

## ADC A, $\mathbf{n}$

Add, with carry, the immediate data $n$ and the Accumulator.
$A \leftarrow A+n+C Y \quad S$ : Set if result is negative
$Z$ : Set if result is zero
H : Set if carry from bit 3
P/V: Set if result exceeds 8-bit 2's complement range
N: Reset
C: Set according to carry from bit 7

### 12.6 8-Bit Arithmetic (Continued)


$\begin{array}{ll}\text { Timing: } & \text { M cycles-2 } \\ \text { Addressing Mode: } & \text { T states-7 (4, 3) } \\ & \text { Source-Immediate } \\ & \text { Destination—Implied }\end{array}$

## SUB $n$

Subtract the immediate data $n$ from the Accumulator.
$A \leftarrow A-n$
S: Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4
P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow condition

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |



| Timing: | M cycles-2 |
| :--- | :--- |
| Addressing Mode: | T states— $(4,3)$ |
|  | Source-Immediate |
|  | Destination-Implied |

## SBC A, n

Subtract, with carry, the immediate data $n$ from the Accumulator.
$A \leftarrow A-n-C Y$
S : Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4
P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow condition


| Timing: | M cycles-2 |
| :--- | :--- |
| Addressing Mode: | T states—7 $(4,3)$ |
|  | Source—Immediate |
|  | Destination-Implied |

## AND $n$

The immediate data $n$ is logically AND'ed to the Accumulator.
$A \leftarrow A \wedge n$
S: Set if result is negative
Z : Set if result is zero
H: Set
$\mathrm{P} / \mathrm{V}$ : Set if result parity is even
N: Reset
C: Reset

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |


Timing: $\quad M$ cycles-2 T states-7 $(4,3)$
Addressing Mode:
Source-Immediate
Destination-Implied

## OR $n$

The immediate data n is logically OR'ed to the contents of the Accumulator.
$A \leftarrow A \vee s$
$S$ : Set if result is negative
Z: Set if result is zero
H: Reset
$\mathrm{P} / \mathrm{V}$ : Set if result parity is even
N: Reset
C: Reset

n
Timing:
M cycles-2
T states-7 $(4,3)$
Addressing Mode:
Source-Immediate
Destination-Implied

## XOR $n$

The immediate data n is exclusively OR'ed with the Accumulator.
$A \leftarrow A \oplus n$
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Reset
12.6 8-Bit Arithmetic (Continued)


## CP $n$

Compare the immediate data $n$ with the contents of the Accumulator via subtraction and return the appropriate flags. The contents of the Accumulator are not affected.
A-n
$S$ : Set if result is negative
$Z$ : Set if result is zero
H : Set if borrow from bit 4
P/V: Set if result exceeds 8 -bit 2 's complement range
N : Set
C: Set according to borrow condition
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,1,1,1,1,0$

Timing: $\quad \mathrm{M}$ cycles-2 T states-7 $(4,3)$
Addressing Mode: Immediate

## MEMORY ADDRESSED ARITHMETIC

## ADD A, m1

Add the contents of the memory location $m_{1}$ to the Accumulator.
$A \leftarrow A+m_{1}$
S : Set if result is negative
$Z$ : Set if result is zero
H: Set if carry from bit 3
P/V: Set if result exceeds 8 -bit 2 's complement range
N : Reset
C: Set according to carry from bit 7



ADC A, $\mathrm{m}_{1}$
Add the contents of the memory location $\mathrm{m}_{1}$ plus the carry to the Accumulator.
$A \leftarrow A+m_{1}+C Y$
S : Set if result is negative
Z: Set if result is zero
H: Set if carry from bit 3
P/V: Set if result exceeds 8 -bit 2's complement range
N : Reset
C: Set according to carry from bit
7
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,0,0,0,1,1,1,0$ ADC A, (HL)

M cycles-2
T states-7 $(4,3)$
Source-Register Indirect
Destination-Implied

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 | ADC A, (IX +d ) (for $\mathrm{N}_{\mathrm{X}}=0$ ) ADC A, $(I Y+d)\left(\right.$ for $\left.N_{X}=1\right)$


Timing: $\quad \mathrm{M}$ cycles-5
T states-19 (4, 4, 3, 5, 3)
Addressing Mode:
Source-Indexed
Destination-Implied

SUB $\mathbf{m}_{1}$
Subtract the contents of memory location $m_{1}$ from the Accumulator.
$A \leftarrow A-m_{1}$
S: Set if result is negative
Z: Set if result is zero
$H$ : Set if borrow from bit 4
P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow condition

### 12.6 8-Bit Arithmetic (Continued)



| Timing: | M cycles-5 |
| :--- | :--- |
| Addressing Mode: | T states-19 (4, 4, 3, 5, 3) |
|  | Source-Indexed |
|  | Destination—Implied |

SBC A, $\mathrm{m}_{1}$
Subtract, with carry, the contents of memory location $m_{1}$ from the Accumulator $A \leftarrow A-m_{1}-C Y$

S: Set if result is negative
Z: Set if result is zero
$H$ : Set if carry from bit 3
P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow condition

$$
\begin{array}{|llllllll|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{array}
$$

SBC A, (HL)
Timing: $\quad M$ cycles-2
T states-7 $(4,3)$
Addressing Mode: Source-Register Indirect
Destination-Implied

$\square$

| Timing: | M cycles-5 |
| :--- | :--- |
|  | T states-19 (4, 4, 3, 5, 3) |
| Addressing Mode: | Source-Indexed |
|  | Destination-Implied |

## AND $\mathbf{m}_{\mathbf{1}}$

The data in memory location $m_{1}$ is logically AND'ed to the Accumulator.


## OR $\mathbf{m}_{1}$

The data in memory location $m_{1}$ is logically OR'ed with the Accumulator.
$\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{m}_{1}$
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
$\mathrm{N}:$ Reset
C: Reset

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |

Timing: $\quad \mathrm{M}$ cycles-2 T states-7 (4, 3)
Addressing Mode:
Source—Register Indexed Destination-Implied


| d |  |
| :--- | :--- |
| Timing: | M cycles-5 |
|  | T states-19 (4, 4, 3, 5, 3) |
| Addressing Mode: | Source-Indexed |
|  | Destination-Implied |

### 12.6 8-Bit Arithmetic (Continued)

## XOR $\quad \mathrm{m}_{1}$

The data in memory location $m_{1}$ is exclusively OR'ed with the data in the Accumulator.
$A \leftarrow A \oplus m_{1}$
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Reset

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |$\quad X O R(H L)$


$\square$
Timing: $\quad \mathrm{M}$ cycles-5
T states-19 (4, 4, 3, 5, 3)
Addressing Mode:
Source-Indexed
Destination-Implied

## CP $m_{1}$

Compare the data in memory location $\mathrm{m}_{1}$ with the data in the Accumulator via subtraction.
A - $\mathrm{m}_{1}$
$S$ : Set if result is negative
Z: Set if result is zero
H : Set if borrow from bit 4
P/V: Set if result exceeds 8-bit 2's complement range
N : Set
C: Set according to borrow condition

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |

Timing: $\quad M$ cycles-2 T states-7 $(4,3)$
Addressing Mode: Source-Register Indirect
Destination—Implied

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 |

$$
\mathrm{CP}(\mathrm{IX}+\mathrm{d})\left(\text { for } \mathrm{N}_{\mathrm{X}}=0\right)
$$

$C P(I Y+d)\left(f o r N_{X}=1\right)$

$\square$

Timing:
M cycles-5
T states-19 (4, 4, 3, 5, 3)
Addressing Mode:
Source-Indexed
Destination-Implied

INC $\quad m_{1}$
Increment data in memory location $\mathrm{m}_{1}$.
$\mathrm{m}_{1} \leftarrow \mathrm{~m}_{1}+1$
S : Set if result is negative
$Z$ : Set if result is zero

H : Set according to carry from bit 3
P/V: Set if data was X'7F before operation
N : Reset
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |



Decrement data in memory location $m_{1}$.
$\mathrm{m}_{1} \leftarrow \mathrm{~m}_{1}-1$
S : Set if result is negative
Z: Set if result is zero
$H$ : Set according to borrow from bit 4

P/V: Set only if $m_{1}$ was $X^{\prime} 80$ before operation
N : Set
C: N/A

### 12.6 8-Bit Arithmetic <br> (Continued)



### 12.7 16-Bit Arithmetic

## ADD ss, pp

Add the contents of the 16 -bit register pp to the contents of the 16 -bit register ss.


Timing:
M cycles - 4
T states - 15 (4, 4, 4, 3)
Addressing Mode:
Source - Register
Destination - Register
ADC HL, pp
The contents of the 16 -bit register pp are added, with the carry bit, to the HL register.
$\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{pp}+\mathrm{CY}$
S : Set if result is negative
Z: Set if result is zero
H : Set according to carry out of bit 11

P/V: Set if result exceeds 16 -bit 2's complement range
N: Reset
C: Set if carry out of bit 15

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| 0,1 | pp | 1,0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Timing: $\quad M$ cycles - 4
T states - $15(4,4,4,3)$
Addressing Mode:
Source - Register
Destination - Register

## SBC HL, pp

Subtract, with carry, the contents of the 16 -bit pp register from the 16 -bit HL register.
$\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{pp}-\mathrm{CY}$
S : Set if result is negative
Z: Set if result is zero
H : Set according to borrow from bit 12
P/V: Set if result exceeds 16 -bit 2's complement range
N : Set
C: Set according to borrow condition

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| 0,1 | pp | $0,0,1,0$ |
| :--- | :--- | :--- | :--- | :--- |


| Timing: | M cycles - 4 |
| :--- | :--- |
| Addressing Mode: | T states - 15 (4, 4, 4, 3) |
|  | Source - Register |
|  | Destination - Register |

INC rr
Increment the contents of the 16 -bit register rr.
$\mathrm{rr} \leftarrow \mathrm{rr}+1 \quad$ No flags affected

| 6 |  |  |  |  |  |  | INC BC INC DE INC HL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | rp |  |  |  |  |  |  |  |

INC SP


| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states - 10 (4, 6) |
| Addressing Mode: | Register |

### 12.7 16-Bit Arithmetic (Continued)

DEC rr
Decrement the contents of the 16-bit register rr.
$\mathrm{rr} \leftarrow \mathrm{rr}-1 \quad$ No flags affected

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 | DEC BC |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | rp | 1 | 0 | 1 | 1 |  | DEC DE |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |


| Timing: | M cycles -1 |
| :--- | :--- |
|  | T states - 6 |
| Addressing Mode: | Register |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |$\quad$| DEC IX $\left(\right.$ for $\left.N_{X}=0\right)$ |
| :--- |
| DEC IY $\left(\right.$ for $\left.N_{X}=1\right)$ |


| $0,0,1,0,1,0,1,1$ |  |
| :--- | :--- |
| Timing: | $M$ cycles -2 |
|  |  |
|  | $T$ states $-10(4,6)$ |
| Addressing Mode: $\quad$ | Register |

### 12.8 Bit Set, Reset, and Test REGISTER

## SET b, r

Bit $b$ in register $r$ is set.
$R_{b} \leftarrow$
No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |



Timing:
M cycles - 2
T states - $8(4,4)$
Addressing Mode: Bit/Register

RES $b, r$
Bit $b$ in register $r$ is reset.
$\mathrm{r}_{\mathrm{b}} \leftarrow 0 \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |



Timing:
M cycles - 2
T states - $8(4,4)$
Addressing Mode:
Bit/Register
BIT b, r
Bit $b$ in register $r$ is tested with the result put in the $Z$ flag.
$z \leftarrow \overline{r_{b}}$
S: Undefined
Z: Inverse of tested bit
H: Set
P/V: Undefined
N : Reset
C: N/A


Timing:
M cycles - 2
T states - $8(4,4)$
Bit/Register
Addressing Mode:

## MEMORY

SET b, $\mathrm{m}_{1}$
Bit b in memory location $\mathrm{m}_{1}$ is set.


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

SET b, (IX+d) (for $\mathrm{N}_{\mathrm{X}}=0$ )
SET b, $(I Y+d)\left(\right.$ for $\left.N_{X}=1\right)$
$1,1,0,0,1,0,1,1$


| Timing: | M cycles -6 |
| :--- | :--- |
|  | T states $-23(4,4,3,5,4,3)$ |
| Addressing Mode: | Bit/Indexed |

RES b, $\mathrm{m}_{1}$
Bit b in memory location $\mathrm{m}_{1}$ is reset.
$\mathrm{m}_{1 \mathrm{~b}} \leftarrow 0 \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |$\quad$ RES b, (HL)


| 1,0 | ,$b$, | $1,1,0$ |
| :--- | :--- | :--- | :--- |
| Timing: | $M$ cycles - 4 |  |

T states - 15 (4, 4, 4, 3)
Addressing Mode:
Bit/Register Indirect

| $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ | RES b, $(I X+d)$ (for $\left.N_{X}=0\right)$ <br> RES b, (IY+d) (for $\mathrm{N}_{\mathrm{X}}=1$ ) |
| :---: | :---: |
| $1,1, N_{X}, 1,1,1,0,1$ |  |
| $1,1,0,0,1,0,1,1$ |  |
| d |  |
| $1,0, \ldots, b, 1,1,0$ |  |
| Timing: | cycles - 6 |
|  | ates - 23 (4, 4, 3, 5, 4, 3) |
| Addressing Mode: | /Indexed |

### 12.8 Bit Set, Reset, and Test (Continued)

BIT B, $\boldsymbol{m}_{\mathbf{1}}$
Bit b in memory location $\mathrm{m}_{1}$ is tested via the Z flag.


### 12.9 Rotate and Shift REGISTER

RLC r
Rotate register $r$ left circular.


TL/C/5171-57
S: Set if result is negative
$Z$ : Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 7 of $r$

(Note alternate for A register below)

| Timing: | M cycles - 2 |
| :--- | :--- |
|  | T states - 8 (4, 4) |
| Addressing Mode: | Register |

Register


Timing M cycles - 1 T states - 4
Addressing Mode: Implied
(Note RLCA does not affect S, Z, or P/V flags.)
RL $\quad \mathbf{r}$
Rotate register r left through carry.

(Note RLA does not affect S, Z, or P/V flags.)
RRC $\mathbf{r}$
Rotate register r right circular.


TL/C/5171-59
S : Set if result is negative
$Z$ : Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $r$

### 12.9 Rotate and Shift (Continued)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1, | 1 | 0 | 0 | 1 | 0 | 1 | 1 |

RRC r
$\square$ (Note alternate for A register below)

(Note RRCA does not affect S, Z, or P/V flags.)
RR $r$
Rotate register r right through carry.


TL/C/5171-60
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $r$


RR r

(Note alternate for A register below)

Timing:
M cycles - 2
T states - $8(4,4)$
Register
Addressing Mode:


RRA
Timing:
M cycles - 1
T states - 4
Addressing Mode:
Implied
(Note RRA does not affect S, Z, or P/V flags.)
SLA r
Shift register $r$ left arithmetric.


S : Set if result is negative
Z: Set if result is zero
H: Reset
$P / V$ : Set if result parity is even
N : Reset
C: Set according to bit 7 of $r$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |


| $0,0,1,0,0$ | $r$ |
| :--- | :--- |

$\begin{array}{ll}\text { Timing: } & \text { M cycles }-2 \\ & T \text { states }-8(4,4) \\ \text { Addressing Mode: } & \text { Register }\end{array}$
SRA $r$
Shift register r right arithmetic.


TL/C/5171-62
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $r$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |


| 0,0 | $1,0,1$ | $r$, |
| :--- | :--- | :--- | :--- |

Timing
M cycles - 2
T states - $8(4,4)$
Register
SRL $\quad r$
Shift register r right logical.


S: Reset
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $r$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |


| $0,0,1,1,1$ | $r$ |
| :--- | :--- | :--- |

Timing:
Addressing Mode:

M cycles - 2
T states - $8(4,4)$
Register

### 12.9 Rotate and Shift (Continued)

## MEMORY

## RLC $\quad \mathrm{m}_{1}$

Rotate date in memory location $m_{1}$ left circular.


TL/C/5171-64
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 7 of $m_{1}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |

RLC (HL)
$0,0,0,0,0,1,1,0$

| Timing: | M cycles - 4 |
| :--- | :--- |
|  | T states - 15 (4, 4, 4, 3) |
| Addressing Mode: | Register indirect |



RL $\quad \mathrm{m}_{1}$
Rotate the data in memory location $\mathrm{m}_{1}$ left though carry.


S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 7 of $\mathrm{m}_{1}$


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $N_{X}$ | 1 | 1 | 1 | 0 | 1 |

$R L(I X+d)$ (for $\left.N_{X}=0\right)$
$R L(I Y+d)($ for $N X=1)$
$1,1,0,0,1,0,1,1$


| $0,0,0,1,0,1,1$, | 0 |
| :--- | :--- | :--- |
| Timing: | $M$ cycles -6 |
|  |  |
|  | $T$ states $-23(4,4,3,5,4,3)$ |
| Addressing Mode: $\quad$ | Indexed |

RRC $\mathrm{m}_{1}$
Rotate the data in memory location $\mathrm{m}_{1}$ right circular.


TL/C/5171-66
S : Set if result is negative
Z: Set if result is zero
H: Reset
$P / V$ : Set if result parity is even
N : Reset
C: Set according to bit 0 of $m_{1}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

RRC (HL)


Timing: $\quad M$ cycles - 6
T states - 23 (4, 4, 3, 5, 4, 3) Indexed

### 12.9 Rotate and Shift (Continued)

RR $\mathbf{m}_{1}$
Rotate the data in memory location $\mathrm{m}_{1}$ right through the carry.


TL/C/5171-67
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
$\mathrm{N}:$ Reset
C: Set according to bit 0 of $m_{1}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1,1, | 0 | 0 | 1, | 0 | 1 | 1 |  |
| $0,0,0,1,1,1,1$, | 0 |  |  |  |  |  |  |



SLA $m_{1}$
Shift the data in memory location $\mathrm{m}_{1}$ left arithmetic.


S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 7 of $\mathrm{m}_{1}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0, | 0 | 1 | 0 | 0 | 1 | 1 | 0 |

SLA (HL)

Timing:
M cycles - 4
T states - $15(4,4,4,3)$
Addressing Mode:
Register Indirect


Timing:
M cycles - 6
T states - $23(4,4,3,5,4,3)$
Addressing Mode:
Indexed

## SRA $\mathbf{m}_{1}$

Shift the data in memory location $\mathrm{m}_{1}$ right arithmetic.


TL/C/5171-69
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $m_{1}$


Timing:
M cycles - 4
T states - $15(4,4,4,3)$
Addressing Mode:
Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1,1, N_{X}, 1,1,1,0,1$ |  |  |  |  |  |  |  |
| $1,1,0,0,1,0,1,1$ |  |  |  |  |  |  |  |
| d |  |  |  |  |  |  |  |
| $0,0,1,0,1,1,1,0$ |  |  |  |  |  |  |  |

Timing:
M cycles - 6
T states - $23(4,4,3,5,4,3)$
Addressing Mode:
Indexed

## SRL $\quad \mathbf{m}_{\mathbf{1}}$

Shift right logical the data in memory location $\mathrm{m}_{1}$.


S: Reset
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: Set according to bit 0 of $m_{1}$

### 12.9 Rotate and Shift (Continued)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0, | 0 | 1 | 1 | 1 | 1 | 1 | 0 | SRL (HL)

Timing:
M cycles - 4
T states - $15(4,4,4,3)$
Addressing Mode:
Register Indirect

| $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ | $\begin{aligned} & \text { SRL }(I X+d)\left(\text { for } N_{X}=0\right) \\ & S R L(I Y+d)\left(\text { for } N_{X}=1\right) \end{aligned}$ |
| :---: | :---: |
| 1, 1, $\mathrm{N}_{\mathrm{X}}, 1,1,1,0,1$ |  |
| 1, 1, 0, 0, 1, 0, 1, 1 |  |
| d |  |
| 0, 0, 1, 1, 1, 1, 1, 0 |  |
| Timing: | cycles - 6 |
|  | states - 23 (4, 4, 3, 5, 4, 3) |
| Addressing Mode: | dexed |

## REGISTER/MEMORY

## RLD

Rotate digit left and right between the Accumulator and memory (HL).

$\left.\begin{array}{ll} & \\ & \text { S: Set if result is negative } \\ \text { Z: Set if result is zero } \\ \text { H: Reset }\end{array}\right]$

RRD
Rotate digit right and left between the Accumulator and memory (HL).


TL/C/5171-72

S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N : Reset
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1, | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |

Timing: $\quad M$ cycles - 5
T states - 18 (4, 4, 3, 4, 3)
Addressing Mode: Implied/Register Indirect

### 12.10 Exchanges REGISTER/REGISTER

EX DE, HL
Exchange the contents of the 16 -bit register pairs DE and HL.


### 12.10 Exchanges (Continued)

EXX
Exchange the contents of the $B C, D E$, and $H L$ registers with their corresponding alternate register.
$B C \longleftrightarrow B^{\prime} C^{\prime} \quad$ No flags affected
DE $\longleftrightarrow D^{\prime} E^{\prime}$
$\mathrm{HL} \longleftrightarrow \mathrm{H}^{\prime} \mathrm{L}^{\prime}$

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1, | 0 | 1 | 1 | 0 | 0 | 1 |

REGISTER/MEMORY
EX (SP), ss
Exchange the two bytes at the top of the external memory stack with the 16-bit register ss.
$(S P) \longleftrightarrow S S_{\mathrm{L}} \quad$ No flags affected
$(S P+1) \longleftrightarrow S S_{H}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |$\quad E X(S P), H L$

Timing:

Addressing Mode:
M cycles - 5
T states - 19 (4, 3, 4, 3, 5)
Register/Register Indirect

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1,1, | $N_{X}, 1$, | 1 | 1 | 0 | 1 |  |  |
| 1,1, | 1 | 0, | 0 | 0 | 1 | 1 |  |

Timing:
M cycles - 6
T states - 23 (4, 4, 3, 4, 3, 5)
Addressing Mode:
Register/Register Indirect

### 12.11 Memory Block Moves and Searches

## SINGLE OPERATIONS

## LDI

Move data from memory location (HL) to memory location (DE), increment memory pointers, and decrement byte counter BC.


## LDD

Move data from memory location (HL) to memory location (DE), and decrement memory pointer and byte counter BC.


## CPI

Compare data in memory location (HL) to the Accumulator, increment the memory pointer, and decrement the byte counter. The $Z$ flag is set if the comparison is equal.
A - (HL)
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
$B C \leftarrow B C-1$
$Z \leftarrow 1$
S : Set if result of comparison subtract is negative
Z: Set if result of comparison is zero
if $A=(H L)$
H : Set according to borrow from bit 4
$P / V$ : Set if $B C-1 \neq 0$, otherwise reset
N : Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1,1, | 0 | 1,1, | 0 | 1 |  |  |
| 1, | 0,1, | 0, | 0, | 0, | 0 | 1 |  |

Timing:
M cycles - 4
T states - 16 (4, 4, 3, 5)
Addressing Mode:
Register Indirect

CPD
Compare data in memory location (HL) to the Accumulator, and decrement the memory pointer and byte counter. The Z flag is set if the comparison is equal.

| $A-(H L)$ | S: Set if result is negative |
| :--- | :---: |
| $H L \leftarrow H L-1$ | Z: Set if result of comparison is |
| $B C \leftarrow B C-1$ | zero |
| $Z \leftarrow 1$ | H: Set according to borrow from |
| bit 4 |  |
| if $A=(H L)$ | P/V: Set if $B C-1 \neq 0$, otherwise |
|  | reset |
|  | N: Set |
|  | C: $N / A$ |

### 12.11 Memory Block Moves and Searches (Continued)



Timing: $\quad M$ cycles - 4 T states - 16 (4, 4, 3, 5)

Addressing Mode:
Register Indirect

## REPEAT OPERATIONS

LDIR
Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter $B C$, and repeat until $B C=0$.
(DE) $\leftarrow(\mathrm{HL})$
S: N/A
$D E \leftarrow D E+1$
Z: N/A
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
H: Reset
$B C \leftarrow B C-1 \quad P / V$ : Reset
Repeat until
$\mathrm{N}:$ Reset
$B C=0$
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1, | 1 | 0 | 1 | 1 | 0 | 1 |
| 1, | 0, | 1, | 1 | 0 | 0 | 0 | 0 |

Timing: $\quad$ For $B C \neq 0 \mathrm{M}$ cycles - 5
T states - 21 (4, 4, 3, 5, 5)
For $\mathrm{BC}=0 \mathrm{M}$ cycles - 4
T states - $16(4,4,3,5)$

Addressing Mode: Register Indirect
(Note that each repeat is accomplished by a decrement of the BC , so that refresh, etc. continues for each cycle.)

## LDDR

Move data from memory location (HL) to memory location (DE), decrement memory pointers and byte counter BC, and repeat until $B C=0$.
$(\mathrm{DE}) \leftarrow(\mathrm{HL})$
S: N/A
$D E \leftarrow D E-1$
Z: N/A
$H L \leftarrow H L-1$
H: Reset
$B C \leftarrow B C-1 \quad P / V$ : Reset
Repeat until
N : Reset
$B C=0$
C: N/A

Timing: For $\mathrm{BC} \neq 0 \mathrm{M}$ cycles - 5
T states - 21 (4, 4, 3, 5, 5)
For $\mathrm{BC}=0 \mathrm{M}$ cycles - 4
T states - 16 (4, 4, 3, 5)

Addressing Mode: Register Indirect
(Note that each repeat is accomplished by a decrement of the $B C$, so that refresh, etc. continues for each cycle.)

CPIR
Compare data in memory location (HL) to the Accumulator, increment the memory, decrement the byte counter $B C$, and repeat until $B C=0$ or (HL) equals $A$.
A - (HL)
S : Set if sign of subtraction per-
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
$B C \leftarrow B C+1$
Repeat until $B C=0$ or $A=(H L)$ formed for comparison is negative
Z: Set if $A=(H L)$, otherwise reset
H : Set according to borrow from bit 4
$P / V$ : Set if $B C-1 \neq 0$, otherwise reset
N : Set
C: N/A

T states - $21(4,4,3,5,5)$
For $\mathrm{BC}=0 \quad \mathrm{M}$ cycles - 4
T states - 16 (4, 4, 3, 5)

Addressing Mode:
Register Indirect
(Note that each repeat is accomplished by a decrement of the PC, so that refresh, etc. continues for each cycle.)

## CPDR

Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte counter $B C$, and repeat until $B C=0$, or until ( HL ) equals the Accumulator.

## A - (HL)

$\mathrm{HL} \leftarrow \mathrm{HL}-1$
$B C \leftarrow B C-1$
Repeat until $B C=0$

$$
\text { or } A=(H L)
$$

S: Set if sign of subtraction performed for comparison is negative
Z: Set according to equality of $A$ and (HL), set if true
H : Set according to borrow from bit 4
$P / V$ : Set if $B C-1 \neq 0$, otherwise reset
$N$ : Set
C: N/A


Timing: For $B C \neq 0 \quad M$ cycles - 5
T states - $21(4,4,3,5,5)$
For $B C=0 \quad M$ cycles - 4
T states - 16 (4, 4, 3, 5)
Register Indirect
Addressing Mode:
(Note that each repeat is accomplished by a decrement of the $B C$, so that refresh, etc. continues for each cycle.)

### 12.12 Input/Output

## IN $\quad A,(n)$

Input data to the Accumulator from the I/O device at address N .


IN $\quad \mathbf{r},(\mathbf{C})$
Input data to register $r$ from the I/O device addressed by the contents of register C. If $r=110$ only flags are affected.
$r \leftarrow(C)$
S : Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 1 | 0 | 1 | 1 | 0 | 1 |


| 0,1 | $r$ | $0,0,0$ |
| :--- | :--- | :--- |

Timing:

Addressing Mode:
M cycles - 3
T states - $12(4,4,4)$
Source - Register Indirect Destination - Register

OUT (C), r
Output register $r$ to the I/O device addressed by the contents of register C.
(C) $\leftarrow r$
No flags affected


Timing:
M cycles - 3
T states - $12(4,4,4)$
Addressing Mode:
Source - Register
Destination - Register Indirect

## INI

Input data from the I/O device addressed by the contents of register $C$ to the memory location pointed to by the contents of the HL register. The HL pointer is incremented and the byte counter B is decremented.
$(\mathrm{HL}) \leftarrow(\mathrm{C})$
S: Undefined
$B \leftarrow B-1$
Z: Set if $B-1=0$, otherwise reset
$H L \leftarrow H L+1$
H : Undefined

$$
\begin{aligned}
& \text { P/V: Undefined } \\
& \mathrm{N} \text { : Set } \\
& \text { C: N/A } \\
& \begin{array}{|llllllll|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline
\end{array} \\
& 1,0,1,0,0,0,1,0 \\
& \text { Timing: } \quad M \text { cycles - } 4 \\
& \text { T states - } 16(4,5,3,4) \\
& \text { Addressing Mode: } \\
& \text { Implied/Source - Register In- } \\
& \text { direct } \\
& \text { Destination - Register Indirect }
\end{aligned}
$$

## OUTI

Output data from memory location $(\mathrm{HL})$ to the I/O device at port address (C), increment the memory pointer, and decrement the byte counter B.
(C) $\leftarrow$ ( HL )
S: Undefined
$B \leftarrow B-1$
Z: Set if $B-1=0$, otherwise reset
$H L \leftarrow H L+1$
H: Undefined
P/V: Undefined
N : Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$\mid 1,0,1,0,0,0,1,1$
Timing: $\quad M$ cycles -4
T states - $16(4,5,3,4)$
Addressing Mode:
Implied/Source - Register Indirect
Destination — Register Indirect

## IND

Input data from I/O device at port address (C) to memory location (HL), and decrement HL memory pointer and byte counter B.
$(\mathrm{HL}) \leftarrow(\mathrm{C})$
S: Undefined
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
$Z$ : Set if $B-1=0$, otherwise reset
$\mathrm{B} \leftarrow \mathrm{B}-1$
H : Undefined
P/V: Undefined
N : Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$1,0,1,0,1,0,1,0$

| Timing: | M cycles - 4 |
| :--- | :--- |
| T states - 16 (4, 5, 3, 4) |  |
| Addressing Mode: $\quad$ | Implied/Source - Register In- <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> Direct |
|  |  |

### 12.12 Input/Output (Continued)

OUT ( n ), A
Output the Accumulator to the I/O device at address $n$.
(n) $\leftarrow A$ No flags affected

$\square$

| Timing: | M cycles - 3 |
| :--- | :--- |
| Addressing Mode: | T states - 11 (4, 3, 4) |
|  | Source - Register |
|  | Destination - Direct |

## OUTD

Data is output from memory location $(\mathrm{HL})$ to the I/O device at port address (C), and the HL memory pointer and byte counter B are decremented.
(C) $\leftarrow$ (HL)
S: Undefined
$\mathrm{B} \leftarrow \mathrm{B}-1$
$Z$ : Set if $B-1=0$, otherwise reset
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
H: Undefined
P/V: Undefined
N : Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$1,0,1,0,1,0,1,1$
Timing: M cycles - 4
T states - $16(4,5,3,4)$
Addressing Mode:
Implied/Source - Register Indirect
Destination — Register Indirect

## INIR

Data is input from the I/O device at port address (C) to memory location (HL), the HL memory pointer is incremented, and the byte counter $B$ is decremented. The cycle is repeated until $\mathrm{B}=0$.
(Note that B is tested for zero after it is decremented. By loading $B$ initially with zero, 256 data transfers will take place.)
$(\mathrm{HL}) \leftarrow(\mathrm{C})$
S: Undefined
$H L \leftarrow H L+1$
Z: Set
$B \leftarrow B-1$
H: Undefined
Repeat until $B=0$
P/V: Undefined
$N$ : Set
C: N/A

$\mid 1,0,1,1,0,0,1,0$
Timing:
For $B \neq 0$ T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles - 4 T states - 16 (4, 5, 3, 4)
Addressing Mode:
Implied/Source - Register Indirect
Destination - Register Indirect
(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

OTIR
Data is output to the I/O device at port address (C) from memory location ( HL ), the HL memory pointer is incremented, and the byte counter $B$ is decremented. The cycles are repeated until $\mathrm{B}=0$.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)
(C) $\leftarrow$ (HL)
S: Undefined
$H L \leftarrow H L+1$
H : Undefined
$B \leftarrow B-1$
Z: Set
Repeat until B $=0 \quad P / V$ : Undefined
N: Set
C: N/A

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$1,0,1,1,0,0,1,1$
Timing: For $B \neq 0 \quad M$ cycles - 5
T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles -4
T states - $16(4,5,3,4)$
Addressing Mode:
Implied/Source - Register Indirect
Destination - Register Indirect
(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

### 12.12 Input/Output (Continued) INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until $\mathrm{B}=0$.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)
$(\mathrm{HL}) \leftarrow(\mathrm{C})$
S: Undefined
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
Z: Set
$B \leftarrow B-1 \quad H$ : Undefined
Repeat until B $=0 \quad P / V$ : Undefined
$N$ : Set
C: N/A
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$
$1,0,1,1,0,0,1,0$
Timing: For $B \neq 0 \quad M$ cycles - 5 T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles - 4 T states - $16(4,5,3,4)$
Addressing Mode:
Implied/Source - Register Indirect
Destination - Register Indirect
(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

## OTDR

Data is output from memory location $(\mathrm{HL})$ to the I/O device at port address (C), then the HL memory pointer and byte counter $B$ are decremented. The cycle is repeated until $B=$ 0.
(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)
(C) $\leftarrow(\mathrm{HL})$
S: Undefined
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
Z: Set
$B \leftarrow B-1 \quad H$ : Undefined

Repeat until $B=0 \quad P / V$ : Undefined
$N$ : Set
C: N/A
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,1,0,1,1,0,1$


Timing: For $B \neq 0 \quad M$ cycles - 5
T states - 21 (4, 5, 3, 4, 5)
For $B=0 \quad M$ cycles - 4
T states - $16(4,5,3,4)$
Addressing Mode
Implied/Source - Register Indirect
Destination - Register Indirect
(Note that after each data transfer cycle the NSC800 will accept interrupts and perform two refresh cycles.)

### 12.13 CPU Control

NOP
The CPU performs no operation.


## HALT

The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state.


DI
Disable system level interrupts.
$\mathrm{IFF}_{1} \leftarrow 0 \quad$ No flags affected
$\mathrm{IFF}_{2} \leftarrow 0$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

$\begin{array}{ll}\text { Timing: } & \text { M cycles - } 1 \\ & \text { T states - 4 } \\ & \text { N/A }\end{array}$
Addressing Mode: N/A
El
The system level interrupts are enabled. During execution of this instruction, and the next one, the maskable interrupts will be disabled.
$\mathrm{IFF}_{1} \leftarrow 1 \quad$ No flags affected
$\mathrm{IFF}_{2} \leftarrow 1$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

Timing: $\quad$\begin{tabular}{c}
$M$ cycles -1 <br>
<br>

$\quad$

states -4
\end{tabular}

Addressing Mode: N/A
IM 0
The CPU is placed in interrupt mode 0.


### 12.13 CPU Control (Continued)

IM 1
The CPU is placed in interrupt mode 1.


Timing:

Addressing Mode:
M cycles - 2
T states - $8(4,4)$

IM 2
The CPU is placed in interrupt mode 2.


### 12.14 Program Control

 JUMPSJP nn
Unconditional jump to program location nn.
$\mathrm{PC} \leftarrow \mathrm{nn}$
No flags affected

n (low-order byte)
n (high-order byte)
Timing:
M cycles - 3
T states - $10(4,3,3)$
Addressing Mode:
Direct
JP (ss)
Unconditional jump to program location pointed to by register ss.
PC $\leftarrow$ ss $\quad$ No flags affected



JP cc, nn
Conditionally jump to program location nn based on testable flag states.
If cc true, No flags affected
$\mathrm{PC} \leftarrow \mathrm{nn}$,
otherwise continue

n (low-order byte)
n (high-order byte)
$\begin{array}{ll}\text { Timing: } & \text { M cycles }-3 \\ & \text { T states }-10(4,3,3) \\ \text { Addressing Mode: } & \text { Direct }\end{array}$
JR d
Unconditional jump to program location calculated with respect to the program counter and the displacement $d$.
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{d} \quad$ No flags affected

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

$\square$
Timing: $\quad M$ cycles - 3
T states - $12(4,3,5)$
Addressing Mode:
PC Relative
JR kk, d
Conditionally jump to program location calculated with respect to the program counter and the displacement $d$, based on limited testable flag states.
If kk true,
No flags affected
$P C \leftarrow P C+d$,
otherwise continue

| $\mathbf{7}$ | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | kk | 0 | 0 | 0 |  |


| d - 2 |  | M cycles - 3 |
| :---: | :---: | :---: |
| Timing: | if kk met |  |
|  | (true) | T states - 12 (4, 3, 5) |
|  | if kk not met | M cycles - 2 |
|  | ( $n$ ot true) | T states - $7(4,3)$ |
| Addressing Mode: |  | PC Relative |

### 12.14 Program Control (Continued)

DJNZ d
Decrement the B register and conditionally jump to program location calculated with respect to the program counter and the displacement $d$, based on the contents of the $B$ register.
$B \leftarrow B-1$
No flags affected
If $\mathrm{B}=0$ continue,
else $P C \leftarrow P C+d$

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |



Timing: If $B \neq 0 \quad M$ cycles - 3
T states - $13(5,3,5)$
If $B=0 \quad M$ cycles - 2
T states - $8(5,3)$
Addressing Mode: PC Relative

## CALLS

CALL nn
Unconditional call to subroutine at location nn.
$(\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}} \quad$ No flags affected
$(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{\mathrm{L}}$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$
$\mathrm{PC} \leftarrow \mathrm{nn}$
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$1,1,0,0,1,1,0,1$

```
        n (low-order byte)
```

```
        n (high-order byte)
```

Timing:
M Cycles - 5
T states - 17 (4, 3, 4, 3, 3)
Addressing Mode: Direct

## CALL cc, nn

Conditional call to subroutine at location $n n$ based on testable flag stages.
If cc true,
No flags affected
$(\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}}$
$(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{\mathrm{L}}$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$
$\mathrm{PC} \leftarrow \mathrm{nn}$,
else continue

n (low-order byte)

| $n$ (high-order byte) |  |
| :--- | :--- |
| Timing: If $c c$ true | $M$ cycles -5 |
|  | If states $17(4,3,4,3,3)$ |
|  | If not true |
|  | $M$ cycles -3 |
| Addressing Mode: | T states $-10(4,3,3)$ |
|  | Direct |

## RETURNS

RET
Unconditional return from subroutine or other return to program location pointed to by the top of the stack.
$P C_{L} \leftarrow(S P) \quad$ No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |

Timing:
M cycles - 3
T states - 10 (4, 3, 3)
Addressing Mode:
Register Indirect
RET cc
Conditional return from subroutine or other return to program location pointed to by the top of the stack.
If cc true, No flags affected
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP})$
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$,
else continue

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  | cc |  | 0 | 0 | 0 |

$\begin{array}{ll}\text { Timing: } \quad \text { If cc true } & M \text { cycles }-3 \\ & \text { If cc not true } \\ & M \text { cycles }-1 \\ & T \text { states }-5 \\ \text { Addressing Mode: } & \text { Register Indirect }\end{array}$

## RETI

Unconditional return from interrupt handling subroutine. Functionally identical to RET instruction. Unique opcode allows monitoring by external hardware.
$P C_{L} \leftarrow(S P) \quad$ No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1, | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0,1, | 0 | 0 | 1 | 1 | 0 | 1 |  |

Timing:
M cycles - 4
T states - 14 (4, 4, 3, 3)
Register Indirect

### 12.14 Program Control (Continued) <br> RETN

Unconditional return from non-maskable interrupt handling subroutine. Functionally similar to RET instruction, except interrupt enable state is restored to that prior to non-maskable interrupt.
$\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP})$
No flags affected
$\mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
$\mathrm{IFF}_{1} \leftarrow \mathrm{IFF}_{2}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

$0,1,0,0,0,1,0,1$
$\begin{array}{ll}\text { Timing: } & \text { M cycles }-4 \\ & \text { T states }-14(4,4,3,3) \\ \text { Addressing Mode: } & \text { Register Indirect }\end{array}$

## RESTARTS

## RST $P$

The present contents of the PC are pushed onto the memory stack and the PC is loaded with dedicated program locations as determined by the specific restart executed.

$$
\begin{aligned}
& (\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}} \\
& \text { No flags affected } \\
& (\mathrm{SP}-2) \leftarrow \mathrm{PC}_{\mathrm{L}} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2 \\
& \mathrm{PC}_{\mathrm{H}} \leftarrow 0 \\
& P C_{L} \leftarrow P
\end{aligned}
$$

Timing:
M cycles - 3
T states - 11 (5, 3, 3)
Addressing Mode:
Modified Page Zero

| $p$ | 00 H | 08 H | 10 H | 18 H | 20 H | 28 H | 30 H | 38 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

12.15 Instruction Set: Alphabetical Order

| ADC | A, (HL) | 8E | BIT | 0, B | CB 40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC | A, (IX +d ) | DD 8Ed | BIT | 0, C | CB 41 |
| ADC | A, (IY +d ) | FD 8Ed | BIT | 0, D | CB 42 |
| ADC | A, A | 8F | BIT | 0, E | CB 43 |
| ADC | A, B | 88 | BIT | 0, H | CB 44 |
| ADC | A, C | 89 | BIT | 0, L | CB 45 |
| ADC | A, D | 8A | BIT | 1, (HL) | CB 4E |
| ADC | A, E | 8B | BIT | 1, (IX + d) | DD CBd4E |
| ADC | A, H | 8C | BIT | 1, (IY+d) | FD CBd4E |
| ADC | A, L | 8D | BIT | 1, A | CB 4F |
| ADC | A, n | CE $n$ | BIT | 1, B | CB 48 |
| ADC | HL, BC | ED 4A | BIT | 1, C | CB 49 |
| ADC | HL, DE | ED 5A | BIT | 1, D | CB 4A |
| ADC | HL, HL | ED 6A | BIT | 1, E | CB 4B |
| ADC | HL, SP | ED 7A | BIT | 1, H | CB 4C |
| ADD | A, (HL) | 86 | BIT | 1, L | CB 4D |
| ADD | A, (IX +d ) | DD 86d | BIT | 2, (HL) | CB 56 |
| ADD | A, (IY + d) | FD 86d | BIT | 2, (IX+d) | DD CBd56 |
| ADD | A, A | 87 | BIT | 2, (IY+d) | FD CBd56 |
| ADD | A, B | 80 | BIT | 2, A | CB 57 |
| ADD | A, C | 81 | BIT | 2, B | CB 50 |
| ADD | A, D | 82 | BIT | 2, C | CB 51 |
| ADD | A, E | 83 | BIT | 2, D | CB 52 |
| ADD | A, H | 84 | BIT | 2, E | CB 53 |
| ADD | A, L | 85 | BIT | 2, H | CB 54 |
| ADD | A, n | C6 n | BIT | 2, L | CB 55 |
| ADD | HL, BC | 09 | BIT | 3, (HL) | CB 5E |
| ADD | HL, DE | 19 | BIT | 3, (IX + d) | DD CBd5E |
| ADD | HL, HL | 29 | BIT | 3, (IY+d) | FD CBd5E |
| ADD | HL, SP | 39 | BIT | 3, A | CB 5F |
| ADD | IX, BC | DD 09 | BIT | 3, B | CB 58 |
| ADD | IX, DE | DD 19 | BIT | 3, C | CB 59 |
| ADD | IX, IX | DD 29 | BIT | 3, D | CB 5A |
| ADD | IX, SP | DD 39 | BIT | 3, E | CB 5B |
| ADD | IY, BC | FD 09 | BIT | 3, H | CB 5C |
| ADD | IY, DE | FD 19 | BIT | 3, L | CB 5D |
| ADD | IY, IY | FD 29 | BIT | 4, (HL) | CB 66 |
| ADD | IY, SP | FD 39 | BIT | 4, (IX+d) | DD CBd66 |
| AND | (HL) | A6 | BIT | 4, (IY + d) | FD CBd66 |
| AND | ( $\mathrm{I} \times+\mathrm{d}$ ) | DD A6d | BIT | 4, A | CB 67 |
| AND | ( $\mathrm{I}+\mathrm{d}$ ) | FD A6d | BIT | 4, B | CB 60 |
| AND | A | A7 | BIT | 4, C | CB 61 |
| AND | B | A0 | BIT | 4, D | CB 62 |
| AND | C | A1 | BIT | 4, E | CB 63 |
| AND | D | A2 | BIT | 4, H | CB 64 |
| AND | E | A3 | BIT | 4, L | CB 65 |
| AND | H | A4 | BIT | 5, (HL) | CB 6E |
| AND | L | A5 | BIT | 5, (IX + d) | DD CBd6E |
| AND | n | E6 n | BIT | 5, (IY+d) | FD CBd6E |
| BIT | 0, (HL) | CB 46 | BIT | 5, A | CB6F |
| BIT | 0, (IX + d) | DD CBd46 | BIT | 5, B | CB68 |
| BIT | $0,(1 Y+d)$ | FD CBd46 | BIT | 5, C | CB 69 |
| BIT | 0, A | CB 47 | BIT | 5, D | CB6A |

[^0]
### 12.15 Instruction Set: Alphabetical Order (Continued)


12.15 Instruction Set: Alphabetical Order (Continued)


### 12.15 Instruction Set: Alphabetical Order (Continued)

| LD | E, A | 5F | OR | C | B1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | E, B | 58 | OR | D | B2 |
| LD | E, C | 59 | OR | E | B3 |
| LD | E, D | 5A | OR | H | B4 |
| LD | E, E | 5B | OR | L | B5 |
| LD | E, H | 5C | OR | n | F6n |
| LD | E, L | 5D | OTDR |  | ED BB |
| LD | E, n | 1En | OTIR |  | ED B3 |
| LD | H, (HL) | 66 | OUT | (C), A | ED 79 |
| LD | H, (IX+d) | DD 66d | OUT | (C), B | ED 41 |
| LD | H, (IY + d) | FD 66d | OUT | (C), C | ED 49 |
| LD | H, A | 67 | OUT | (C), D | ED 51 |
| LD | H, B | 60 | OUT | (C), E | ED 59 |
| LD | H, C | 61 | OUT | (C), H | ED 61 |
| LD | H, D | 62 | OUT | (C), L | ED 69 |
| LD | H, E | 63 | OUT | $\mathrm{n}, \mathrm{A}$ | D3 $n$ |
| LD | H, H | 64 | OUTD |  | ED AB |
| LD | H, L | 65 | OUTI |  | ED A3 |
| LD | H, n | 26 n | POP | AF | F1 |
| LD | HL, (nn) | 2Ann | POP | BC | C1 |
| LD | HL, nn | 21nn | POP | DE | D1 |
| LD | I, A | ED 47 | POP | HL | E1 |
| LD | IX, ( nn ) | DD 2Ann | POP | IX | DDE1 |
| LD | IX, nn | DD 21nn | POP | IY | FDE1 |
| LD | IY, ( nn ) | FD 2Ann | PUSH | AF | F5 |
| LD | IY, nn | FD 21nn | PUSH | BC | C5 |
| LD | L, (HL) | 6E | PUSH | DE | D5 |
| LD | L, (IX+d) | DD 6Ed | PUSH | HL | E5 |
| LD | L, (IY + d) | FD 6Ed | PUSH | IX | DD E5 |
| LD | L, A | 6F | PUSH | IY | FD E5 |
| LD | L, B | 68 | RES | 0, (HL) | CB 86 |
| LD | L, C | 69 | RES | $0,(I X+d)$ | DD CBd86 |
| LD | L, D | 6A | RES | 0, (IY + d) | FD CBd86 |
| LD | L, E | 6B | RES | 0, A | CB 87 |
| LD | L, H | 6C | RES | 0, B | CB 80 |
| LD | L, L | 6D | RES | 0, C | CB 81 |
| LD | L, n | 2En | RES | 0, D | CB 82 |
| LD | SP, (nn) | ED 7Bnn | RES | 0, E | CB 83 |
| LD | SP, HL | F9 | RES | 0, H | CB 84 |
| LD | SP, IX | DD F9 | RES | O, L | CB 85 |
| LD | SP, IY | FD F9 | RES | 1, (HL) | CB 8E |
| LD | SP, nn | 31 nn | RES | 1, (IX+d) | DD CBd8E |
| LDD |  | ED A8 | RES | 1, (IY+d) | FD CBd8E |
| LDDR |  | ED B8 | RES | 1, A | CB 8F |
| LDI |  | ED AO | RES | 1, B | CB 88 |
| LDIR |  | ED B0 | RES | 1, C | CB 89 |
| NEG |  | ED $n$ | RES | 1, D | CB 8A |
| NOP |  | 00 | RES | 1, E | CB 8B |
| OR | (HL) | B6 | RES | 1, H | CB 8C |
| OR | (IX+d) | DD B6d | RES | 1, L | CB 8D |
| OR | (IY+d) | FD B6d | RES | 2, (HL) | CB 96 |
| OR | A | B7 | RES | 2, (IX+d) | DD CBd96 |
| OR | B | B0 | RES | 2, (IY+d) | FD CBd96 |

[^1]
### 12.15 Instruction Set: Alphabetical Order (Continued)

| RES | 2, A | CB 97 | RES | 7, D | CB BA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RES | 2, B | CB 90 | RES | 7, E | CB BB |
| RES | 2, C | CB 91 | RES | 7, H | CB BC |
| RES | 2, D | CB 92 | RES | 7, L | CB BD |
| RES | 2, E | CB 93 | RET |  | C9 |
| RES | 2, H | CB 94 | RET | C | D8 |
| RES | 2, L | CB 95 | RET | M | F8 |
| RES | 3, (HL) | CB 9E | RET | NC | D0 |
| RES | 3, (IX + d) | DD CBd9E | RET | NZ | C0 |
| RES | 3, (IY+d) | FD CBd9E | RET | P | F0 |
| RES | 3, A | CB 9F | RET | PE | E8 |
| RES | 3, B | CB 98 | RET | PO | E0 |
| RES | 3, C | CB 99 | RET | Z | C8 |
| RES | 3, D | CB 9A | RETI |  | ED 4D |
| RES | 3, E | CB 9B | RETN |  | ED 45 |
| RES | 3, H | CB 9C | RL | ( HL ) | CB 16 |
| RES | 3, L | CB 9D | RL | (IX + d) | DD CBd16 |
| RES | 4, (HL) | CB A6 | RL | ( $\mathrm{I}+\mathrm{d}$ ) | FD CBd16 |
| RES | 4, (IX+d) | DD CBdA6 | RL | A | CB 17 |
| RES | 4, (IY + d) | FD CBdA6 | RL | B | CB 10 |
| RES | 4, A | CB A7 | RL | C | CB 11 |
| RES | 4, B | CB A0 | RL | D | CB 12 |
| RES | 4, C | CB A1 | RL | E | CB 13 |
| RES | 4, D | CB A2 | RL | H | CB 14 |
| RES | 4, E | CB A3 | RL | L | CB 15 |
| RES | 4, H | CB A4 | RLA |  | 17 |
| RES | 4, L | CB A5 | RLC | (HL) | CB 06 |
| RES | 5, (HL) | CB AE | RLC | (IX + d) | DD CBd06 |
| RES | 5, (IX + d) | DD CBdAE | RLC | ( $\mathrm{Y}+\mathrm{d}$ ) | FD CBd06 |
| RES | 5, (IY+d) | FD CBdAE | RLC | A | CB 07 |
| RES | 5, A | CB AF | RLC | B | CB 00 |
| RES | 5, B | CB A8 | RLC | C | CB 01 |
| RES | 5, C | CB A9 | RLC | D | CB 02 |
| RES | 5, D | CB AA | RLC | E | CB 03 |
| RES | 5, E | CB AB | RLC | H | CB 04 |
| RES | 5, H | CB AC | RLC | L | CB 05 |
| RES | 5, L | CB AD | RLCA |  | 07 |
| RES | 6, (HL) | CB B6 | RLD |  | ED 6F |
| RES | 6, (IX + d) | DD CBdB6 | RR | (HL) | CB 1E |
| RES | 6, (IY+d) | FD CBdB6 | RR | (IX + d) | DD CBd1E |
| RES | 6, A | CB B7 | RR | (IY + d) | FD CBdiE |
| RES | 6, B | CB B0 | RR | A | CB 1F |
| RES | 6, C | CB B1 | RR | B | CB 18 |
| RES | 6, D | CB B2 | RR | C | CB 19 |
| RES | 6, E | CB B3 | RR | D | CB 1A |
| RES | 6, H | CB B4 | RR | E | CB.1B |
| RES | 6, L | CB B5 | RR | H | CB 1C |
| RES | 7, (HL) | CB BE | RR | L | CB 1D |
| RES | 7, (IX+d) | DD CBdBE | RRA |  | 1 F |
| RES | 7, (IY+d) | FD CBdBE | RRC | (HL) | CB OE |
| RES | 7, A | CB BF | RRC | (IX + d) | DD CBd0E |
| RES | 7, B | CB B8 | RRC | ( $\mathrm{I} Y+\mathrm{d}$ ) | FD CBdOE |
| RES | 7, C | CB B9 | RRC | A | CB OF |

[^2]12.15 Instruction Set: Alphabetical Order (Continued)

| RRC | B | CB 08 | SET | 2, (IX+d) | DD CBdD6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RRC | C | CB 09 | SET | 2, (IY+d) | FD CBdD6 |
| RRC | D | CB OA | SET | 2, A | CB D7 |
| RRC | E | CB OB | SET | 2, B | CB D0 |
| RRC | H | CB OC | SET | 2, C | CB D1 |
| RRC | L | CB OD | SET | 2, D | CB D2 |
| RRCA |  | OF | SET | 2, E | CB D3 |
| RRD |  | ED 67 | SET | 2, H | CB D4 |
| RST | 0 | C7 | SET | 2, L | CB D5 |
| RST | 08H | CF | SET | 3, (HL) | CB DE |
| RST | 10 H | D7 | SET | 3, (IX+d) | DD CBdDE |
| RST | 18 H | DF | SET | 3, (IY+d) | FD CBdDE |
| RST | 20 H | E7 | SET | 3, A | CB DF |
| RST | 28 H | EF | SET | 3, B | CB D8 |
| RST | 30 H | F7 | SET | 3, C | CB D9 |
| RST | 38 H | FF | SET | 3, D | CB DA |
| SBC | A, (HL) | 9E | SET | 3, E | CB DB |
| SBC | A, (IX + d) | DD 9Ed | SET | 3, H | CB DC |
| SBC | A, (IY+d) | FD 9Ed | SET | 3, L | CB DD |
| SBC | A, A | 9F | SET | 4, (HL) | CB E6 |
| SBC | A, B | 98 | SET | 4, (IX+d) | DD CBdE6 |
| SBC | A, C | 99 | SET | 4, (IY+d) | FD CBdE6 |
| SBC | A, D | 9A | SET | 4, A | CBE7 |
| SBC | A, E | 9 B | SET | 4, B | CB EO |
| SBC | A, H | 9 C | SET | 4, C | CBE1 |
| SBC | A, L | 9D | SET | 4, D | CBE2 |
| SBC | A, n | DEn | SET | 4, E | CBE3 |
| SBC | HL, BC | ED 42 | SET | 4, H | CBE4 |
| SBC | HL, DE | ED 52 | SET | 4, L | CB E5 |
| SBC | HL, HL | ED 62 | SET | 5, (HL) | CBEE |
| SBC | HL, SP | ED 72 | SET | 5, (IX+d) | DD CBdEE |
| SCF |  | 37 | SET | 5, (IY+d) | FD CBdEE |
| SET | 0, (HL) | CB C6 | SET | 5, A | CB EF |
| SET | 0, (IX +d ) | DD CBdC6 | SET | 5, B | CB E8 |
| SET | 0, (IY + d) | FD CBdC6 | SET | 5, C | CB E9 |
| SET | 0, A | CB C7 | SET | 5, D | CBEA |
| SET | 0, B | CB C0 | SET | 5, E | CB EB |
| SET | 0, C | CB C1 | SET | 5, H | CBEC |
| SET | 0, D | CBC2 | SET | 5, L | CBED |
| SET | 0, E | CB C3 | SET | 6, (HL) | CB F6 |
| SET | 0, H | CB C4 | SET | 6, (IX+d) | DD CBdF6 |
| SET | 0, L | CB C5 | SET | 6, (IY+d) | FD CBdF6 |
| SET | 1, (HL) | CB CE | SET | 6, A | CB F7 |
| SET | 1, (IX+d) | DD CBdCE | SET | 6, B | CB F0 |
| SET | 1, (IY+d) | FD CBdCE | SET | 6, C | CBF1 |
| SET | 1, A | CB CF | SET | 6, D | CB F2 |
| SET | 1, B | CB C8 | SET | 6, E | CB F3 |
| SET | 1, C | CB C9 | SET | 6, H | CB F4 |
| SET | 1, D | CB CA | SET | 6, L | CB F5 |
| SET | 1, E | CB CB | SET | 7, (HL) | CB FE |
| SET | 1, H | CB CC | SET | 7, (IX+d) | DD CBdFE |
| SET | 1, L | CB CD | SET | 7, (IY+d) | FD CBdFE |
| SET | 2, (HL) | CB D6 | SET | 7, A | CB FF |

[^3]12.15 Instruction Set: Alphabetical Order (Continued)

| SET | 7, B | CB F8 | SRL | A | CB 3F |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SET | 7, C | CB F9 | SRL | B | CB 38 |
| SET | 7, D | CBFA | SRL | C | CB 39 |
| SET | 7, E | CB FB | SRL | D | CB 3A |
| SET | 7, H | CB FC | SRL | E | СВ 3B |
| SET | 7, L | CB FD | SRL | H | CB 3C |
| SLA | (HL) | CB 26 | SRL | L | CB 3D |
| SLA | (IX + d) | DD CBd26 | SUB | (HL) | 96 |
| SLA | (IY+d) | FD CBd26 | SUB | ( $\mathrm{IX}+\mathrm{d}$ ) | DD 96d |
| SLA | A | CB 27 | SUB | ( $\mathrm{I}+\mathrm{d}$ ) | FD 96d |
| SLA | B | CB 20 | SUB | A | 97 |
| SLA | C | CB 21 | SUB | B | 90 |
| SLA | D | CB 22 | SUB | C | 91 |
| SLA | E | CB 23 | SUB | D | 92 |
| SLA | H | CB 24 | SUB | E | 93 |
| SLA | L | CB 25 | SUB | H | 94 |
| SRA | (HL) | CB 2E | SUB | L | 95 |
| SRA | (IX+d) | DD CBd2E | SUB | n | D6 n |
| SRA | ( $\mathrm{I}+\mathrm{d}$ ) | FD CBd2E | XOR | (HL) | AE |
| SRA | A | CB 2 F | XOR | (IX+d) | DD AEd |
| SRA | B | CB 28 | XOR | ( $\mathrm{I}+\mathrm{d}$ ) | FD AEd |
| SRA | C | CB 29 | XOR | A | AF |
| SRA | D | CB 2A | XOR | B | A8 |
| SRA | E | CB 2B | XOR | C | A9 |
| SRA | H | CB 2C | XOR | D | AA |
| SRA | L | CB 2D | XOR | E | $A B$ |
| SRL | (HL) | CB 3E | XOR | H | AC |
| SRL | (IX+d) | DD CBd3E | XOR | L | AD |
| SRL | (IY+d) | FD CBd3E | XOR | n | EE n |

12.16 Instruction Set: Numerical Order

| Op Code | Mnemonic | Op Code | Mnemonic |
| :---: | :---: | :---: | :---: |
| 00 | NOP | 15 | DEC D |
| 01 nn | LD BC,nn | 16 n | LD D, n |
| 02 | LD (BC), A | 17 | RLA |
| 03 | INC BC | 18d2 | JR d2 |
| 04 | INC B | 19 | ADD HL,DE |
| 05 | DEC B | 1A | LD A, (DE) |
| 06n | LD B,n | 1B | DEC DE |
| 07 | RLCA | 1C | INCE |
| 08 | EX AF,A'F' | 1D | DECE |
| 09 | ADD HL, BC | 1 En | LD E, n |
| OA | LD A, (BC) | 1F | RRA |
| OB | DEC BC | 20d2 | JR NZ, d2 |
| OC | INCC | 21 nn | LD HL,nn |
| OD | DEC C | 22 n | LD (nn), HL |
| 0En | LD C,n | 23 | INC HL |
| OF | RRCA | 24 | INCH |
| 10d2 | DJNZ d2 | 25 | DECH |
| 11 nn | LD DE,nn | 26n | LD H, n |
| 12 | LD (DE), A | 27 | DAA |
| 13 | INCDE | 28d2 | JR Z,d2 |
| 14 | INCD | 29 | ADD HL,HL |
| $\begin{aligned} & (\mathrm{nn})=\text { Address of memory location } \\ & \mathrm{nn}=\text { Data }(16 \text { bit }) \end{aligned}$ |  | d= displacement |  |


| Op Code | Mnemonic |
| :--- | :--- |
| 2 2Ann | LD HL,(nn) |
| 2B | DEC HL |
| 2C | INC L |
| 2D | DEC L |
| 2 En | LD L,n |
| 2F | CPL |
| $30 d 2$ | JR NC,d2 |
| $31 n n$ | LD SP,nn |
| $32 n n$ | LD (nn),A |
| 33 | INC SP |
| 34 | INC (HL) |
| 35 | DEC (HL) |
| $36 n$ | LD (HL),n |
| 37 | SCF |
| 38 | JR C,d2 |
| 39 | ADD HL,SP |
| $3 A n n$ | LD A,(nn) |
| 3B | DEC SP |
| $3 C$ | INC A |
| 3D | DEC A |
| 3En | LD A,n |

[^4]12.16 Instruction Set: Numerical Order (Continued)


| Op Code | Mnemonic |
| :---: | :---: |
| A9 | XOR C |
| AA | XOR D |
| AB | XORE |
| AC | XOR H |
| AD | XOR L |
| AE | XOR (HL) |
| AF | XOR A |
| B0 | OR B |
| B1 | OR C |
| B2 | ORD |
| B3 | ORE |
| B4 | ORH |
| B5 | ORL |
| B6 | OR (HL) |
| B7 | OR A |
| B8 | CP B |
| B9 | CP C |
| BA | CP D |
| BB | CPE |
| BC | CP H |
| BD | CPL |
| BE | CP (HL) |
| BF | CP A |
| CO | RET NZ |
| C1 | POP BC |
| C2nn | JP NZ, nn |
| C3nn | JP nn |
| C4nn | CALL NZ, n n |
| C5 | PUSH BC |
| C6n | ADD A,n |
| C7 | RST 0 |
| C8 | RET $Z$ |
| C9 | RET |
| CAnn | JP Z, nn |
| CB00 | RLC B |
| CB01 | RLC C |
| CB02 | RLCD |
| CB03 | RLCE |
| CB04 | RLCH |
| CB05 | RLCL |
| CB06 | RLC (HL) |
| CB07 | RLCA |
| CB08 | RRC B |
| CB09 | RRC C |
| CBOA | RRC D |
| CB0B | RRCE |
| CBOC | RRC H |
| CBOD | RRC L |
| CBOE | RRC (HL) |
| CBOF | RRC A |
| CB10 | RLB |
| CB11 | RLC |
| CB12 | RLD |

[^5]12.16 Instruction Set: Numerical Order (Continued)

| Op Code | Mnemonic | Op Code | Mnemonic | Op Code | Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CB13 | RLE | CB4F | BIT 1,A | CB83 | RES 0,E |
| CB14 | RLH | CB50 | BIT 2,B | CB84 | RES 0,H |
| CB15 | RLL | CB51 | BIT 2,C | CB85 | RES $0, \mathrm{~L}$ |
| CB16 | RL (HL) | CB52 | BIT 2,D | CB86 | RES 0,(HL) |
| CB17 | RLA | CB53 | BIT 2,E | CB87 | RES 0,A |
| CB18 | RR B | CB54 | BIT 2,H | CB88 | RES 1,B |
| CB19 | RR C | CB55 | BIT 2,L | CB89 | RES 1,C |
| CB1A | RR D | CB56 | BIT 2,(HL) | CB8A | RES 1,D |
| CB1B | RRE | CB57 | BIT 2,A | CB8B | RES 1, E |
| CB1C | RR H | CB58 | BIT 3,B | CB8C | RES 1,H |
| CB1D | RR L | CB59 | BIT 3,C | CB8D | RES 1,L |
| CB1E | RR (HL) | CB5A | BIT 3, D | CB8E | RES 1,(HL) |
| CB1F | RR A | CB5B | BIT 3,E | CB8F | RES 1,A |
| CB20 | SLA B | CB5C | BIT 3,H | CB90 | RES 2,B |
| CB21 | SLA C | CB5D | BIT 3,L | CB91 | RES 2,C |
| CB22 | SLA D | CB5E | BIT 3,(HL) | CB92 | RES 2,D |
| CB23 | SLAE | CB5F | BIT 3,A | CB93 | RES 2,E |
| CB24 | SLAH | CB60 | BIT 4, B | CB94 | RES 2,H |
| CB25 | SLAL | CB61 | BIT 4,C | CB95 | RES 2,L |
| CB26 | SLA (HL) | CB62 | BIT 4,D | CB96 | RES 2,(HL) |
| CB27 | SLA A | CB63 | BIT 4,E | CB97 | RES 2,A |
| CB28 | SRA B | CB64 | BIT 4, H | CB98 | RES 3,B |
| CB29 | SRA C | CB65 | BIT 4,L | CB99 | RES 3,C |
| CB2A | SRA D | CB66 | BIT 4,(HL) | CB9A | RES 3,D |
| CB2B | SRAE | CB67 | BIT 4,A | CB9B | RES 3,E |
| CB2C | SRA H | CB68 | BIT 5,B | CB9C | RES 3,H |
| CB2D | SRAL | CB69 | BIT 5,C | CB9D | RES 3,L |
| CB2E | SRA (HL) | CB6A | BIT 5, D | Cb9E | RES 3,(HL) |
| CB2F | SRA A | CB6B | BIT 5,E | CB9F | RES 3,A |
| CB38 | SRL B | CB6C | BIT 5,H | CBAO | RES 4,B |
| CB39 | SRLC | CB6D | BIT 5,L | CBA1 | RES 4,C |
| CB3A | SRLD | CB6E | BIT 5,(HL) | CBA2 | RES 4,D |
| CB3B | SRLE | CB6F | BIT 5,A | СВАЗ | RES 4,E |
| CB3C | SRLH | CB70 | BIT 6,B | CBA4 | RES 4,H |
| CB3D | SRL L | CB71 | BIT 6, ${ }^{\text {c }}$ | CBA5 | RES 4,L |
| CB3E | SRL (HL) | CB72 | BIT 6, ${ }^{\text {d }}$ | CBA6 | RES 4,(HL) |
| CB3F | SRL A | CB73 | BIT 6,E | CBA7 | RES 4,A |
| CB40 | BIT 0,B | CB74 | BIT 6,H | CBA8 | RES 5,B |
| CB41 | BIT 0,C | CB75 | BIT 6,L | CBA9 | RES 5, ${ }^{\text {c }}$ |
| CB42 | BIT 0,D | CB76 | BIT 6,(HL) | CBAA | RES 5,D |
| CB43 | BIT 0,E | CB77 | BIT 6,A | CBAB | RES 5,E |
| CB44 | BIT 0,H | CB78 | BIT 7,B | CBAC | RES 5,H |
| CB45 | BIT 0,L | CB79 | BIT 7,C | CBAD | RES 5,L |
| CB46 | BIT 0,(HL) | CB7A | BIT 7,D | CBAE | RES 5,(HL) |
| CB47 | BIT 0,A | CB7B | BIT 7,E | CBAF | RES 5,A |
| CB48 | BIT 1,B | CB7C | BIT 7, H | CBB0 | RES 6,B |
| CB49 | BIT 1,C | CB7D | BIT 7,L | CBB1 | RES 6,C |
| CB4A | BIT 1,D | CB7E | BIT 7,(HL) | CBB2 | RES 6,D |
| CB4B | BIT 1,E | CB7F | BIT 7,A | CBB3 | RES 6,E |
| CB4C | BIT 1,H | CB80 | RES 0,B | CBB4 | RES 6,H |
| CB4D | BIT 1,L | CB81 | RES 0,C | CBB5 | RES 6,L |
| CB4E | BIT 1,(HL) | CB82 | RES 0,D | CBB6 | RES 6,(HL) |

[^6]| Op Code | Mnemonic | Op Code | Mnemonic | Op Code | Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CBB7 | RES 6,A | CBEC | SET 5,H | DD66d | LD H, (IX + d) |
| CBB8 | RES 7,B | CBED | SET 5,L | DD6Ed | LD L, (IX +d ) |
| CBB9 | RES 7,C | CBEE | SET 5,(HL) | DD70d | LD (IX+d), B |
| CBBA | RES 7,D | CBEF | SET 5,A | DD71d | LD (IX+d), C |
| CBBB | RES 7,E | CBFO | SET 6,B | DD72d | LD (IX+d), D |
| CBBC | RES 7,H | CBF1 | SET 6,C | DD73d | LD (IX+d), E |
| CBBD | RES 7,L | CBF2 | SET 6,D | DD74d | LD (IX+d), H |
| CBBE | RES 7,(HL) | CBF3 | SET 6,E | DD75d | LD ( $\mathrm{IX}+\mathrm{d}$ ), L |
| CBBF | RES 7,A | CBF4 | SET 6,H | DD77d | LD (IX+d), A |
| CBC0 | SET 0,B | CBF5 | SET 6,L | DD7Ed | LD A, (IX + d) |
| CBC1 | SET 0,C | CBF6 | SET 6,(HL) | DD86d | ADD A, (IX+d) |
| CBC2 | SET 0,D | CBF7 | SET 6,A | DD8Ed | ADC A, (IX+d) |
| CBC3 | SET 0,E | CBF8 | SET 7,B | DD96d | SUB (IX+d) |
| CBC4 | SET 0,H | CBF9 | SET 7,C | DD9Ed | SBC A, (IX + d) |
| CBC5 | SET 0,L | CBFA | SET 7,D | DDA6d | AND (IX +d ) |
| CBC6 | SET 0,(HL) | CBFB | SET 7,E | DDAEd | XOR (IX +d ) |
| CBC7 | SET 0,A | CBFC | SET 7,H | DDB6d | OR (IX+d) |
| CBC8 | SET 1,B | CBFD | SET 7,L | DDBEd | $\mathrm{CP}(\mathrm{IX}+\mathrm{d})$ |
| CBC9 | SET 1,C | CBFE | SET 7,(HL) | DDCBd06 | RLC (IX +d ) |
| CBCA | SET 1,D | CBFF | SET 7,A | DDCBd0E | RRC ( $1 \mathrm{X}+\mathrm{d}$ ) |
| CBCB | SET 1,E | CCnn | CALL Z,nn | DDCBd16 | RL ( $1 \mathrm{X}+\mathrm{d}$ ) |
| CBCC | SET 1,H | CDnn | CALL nn | DDCBd1E | RR (IX+d) |
| CBCD | SET 1,L | CEn | ADC A,n | DDCBd26 | SLA (IX+d) |
| CBCE | SET 1,(HL) | CF | RST 8 | DDCBd2E | SRA (IX + d) |
| CBCF | SET 1,A | D0 | RET NC | DDCBd3E | SRL (IX+d) |
| CBDO | SET 2,B | D1 | POP DE | DDCBd46 | BIT 0,(IX+d) |
| CBD1 | SET 2,C | D2nn | JP NC, nn | DDCBd4E | BIT 1,(IX+d) |
| CBD2 | SET 2,D | D3n | OUT (n), A | DDCBd56 | BIT 2,(IX+d) |
| CBD3 | SET 2,E | D4nn | CALL NC,nn | DDCBd5E | BIT 3,(IX+d) |
| CBD4 | SET 2,H | D5 | PUSH DE | DDCBd66 | BIT 4,(IX+d) |
| CBD5 | SET 2,L | D6n | SUB $n$ | DDCBd6E | BIT 5,(IX+d) |
| CBD6 | SET 2,(HL) | D7 | RST 10H | DDCBd76 | BIT 6,(IX+d) |
| CBD7 | SET 2,A | D8 | RET C | DDCBd7E | BIT 7,(IX+d) |
| CBD8 | SET 3,B | D9 | EXX | DDCBd86 | RES 0,(IX+d) |
| CBD9 | SET 3,C | DAnn | JP,C,nn | DDCBd8E | RES 1,(IX+d) |
| CBDA | SET 3,D | DBn | IN A, (n) | DDCBd96 | RES 2,(IX+d) |
| CBDB | SET 3,E | DCnn | CALL C,nn | DDCBd9E | RES 3,(IX+d) |
| CBDC | SET 3,H | DD09 | ADD IX,BC | DDCBdA6 | RES 4,(IX+d) |
| CBDD | SET 3,L | DD19 | ADD IX,DE | DDCBdAE | RES 5,(IX+d) |
| CBDE | SET 3,(HL) | DD21nn | LDIX,nn | DDCBdB6 | RES 6,(IX+d) |
| CBDF | SET 3,A | DD22 | LD (nn), IX | DDCBdBE | RES 7,(IX+d) |
| CBEO | SET 4,B | DD23 | INCIX | DDCBdC6 | SET 0,(IX+d) |
| CBE1 | SET 4,C | DD29 | ADD IX,IX | DDCBdCE | SET 1,(IX+d) |
| CBE2 | SET 4,D | DD2Ann | LDIX,(nn) | DDCBdD6 | SET 2,(IX+d) |
| СВЕЗ | SET 4,E | DD2B | DECIX | DDCBdDE | SET 3,(IX+d) |
| CBE4 | SET 4,H | DD34d | INC (IX+d) | DDCBdE6 | SET 4,(IX+d) |
| CBE5 | SET 4,L | DD35d | DEC ( $1 \mathrm{X}+\mathrm{d}$ ) | DDCBdEE | SET 5,(IX+d) |
| CBE6 | SET 4,(HL) | DD36dn | LD (IX+d),n | DDCBdF6 | SET 6,(IX+d) |
| CBE7 | SET 4,A | DD39 | ADD IX,SP | DDCBdFE | SET 7,(IX + d) |
| CBE8 | SET 5,B | DD46d | LD B,(IX+d) | DDE1 | POP IX |
| CBE9 | SET 5,C | DD4Ed | LD C,(IX + d) | DDE3 | EX (SP),IX |
| CBEA | SET 5,D | DD56d | LD D, (IX+d) | DDE5 | PUSHIX |
| CBEB | SET 5,E | DD5Ed | LD E, (IX + d) | DDE9 | JP (IX) |

[^7]12.16 Instruction Set: Numerical Order (Continued)

| Op Code | Mnemonic | Op Code | Mnemonic |
| :---: | :---: | :---: | :---: |
| DDF9 | LD SP,IX | ED7Bnn | LD SP,(nn) |
| DEn | SCB A, n | EDA0 | LDI |
| DF | RST 18H | EDA1 | CPI |
| E0 | RET PO | EDA2 | INI |
| E1 | POP HL | EDA3 | OUTI |
| E2nn | JP PO,nn | EDA8 | LDD |
| E3 | EX (SP), HL | EDA9 | CPD |
| E4nn | CALL PO,nn | EDAA | IND |
| E5 | PUSH HL | EDAB | OUTD |
| E6n | AND $n$ | EDB0 | LDIR |
| E7 | RST 20H | EDB1 | CPIR |
| E8 | RET PE | EDB2 | INIR |
| E9 | JP (HL) | EDB3 | OTIR |
| EAnn | JP PE,nn | EDB8 | LDDR |
| EB | EX DE,HL | EDB9 | CPDR |
| ECnn | CALL PE,nn | EDBA | INDR |
| ED40 | IN B, (C) | EDBB | OTDR |
| ED41 | OUT (C), B | EEn | XOR n |
| ED42 | SBC HL, BC | EF | RST 28H |
| ED43nn | LD (nn), BC | F0 | RET P |
| ED44 | NEG | F1 | POP AF |
| ED45 | RETN | F2nn | JP P, nn |
| ED46 | IM 0 | F3 | DI |
| ED47 | LD I,A | F4nn | CALL P,nn |
| ED48 | IN C,(C) | F5 | PUSH AF |
| ED49 | OUT (C), C | F6n | OR $n$ |
| ED4A | ADC HL,BC | F7 | RST 30H |
| ED4Bnn | LD BC,(nn) | F8 | RETM |
| ED4D | RETI | F9 | LD SP,HL |
| ED50 | IN D,(C) | FAnn | JP M, nn |
| ED51 | OUT (C), D | FB | El |
| ED52 | SBC HL,DE | FCnn | CALL M,nn |
| ED53nn | LD (nn),DE | FD09 | ADD IY,BC |
| ED56 | IM 1 | FD19 | ADD IY, DE |
| ED57 | LD A,I | FD21nn | LD IY,nn |
| ED58 | INE,(C) | FD22nn | LD (nn), IY |
| ED59 | OUT (C), E | FD23 | INC IY |
| ED5A | ADC HL,DE | FD29 | ADD IY,IY |
| ED5Bnn | LD DE,(nn) | FD2Ann | LD IY,(nn) |
| ED5E | IM 2 | FD2B | DECIY |
| ED60 | IN H, (C) | FD34d | INC ( $1 Y+d)$ |
| ED61 | OUT (C), H | FD35d | DEC ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| ED62 | SBC HL, HL | FD36dn | LD (IY+d), n |
| ED67 | RRD | FD39 | ADD IY,SP |
| ED68 | IN L,(C) | FD46d | LD B, (IY + d) |
| ED69 | OUT (C), L | FD4Ed | LD C, (IY + d) |
| ED6A | ADC HL,HL | FD56d | LD D, (IY + d) |
| ED6F | RLD | FD5Ed | LDE,(IY + d) |
| ED72 | SBC HL, SP | FD66d | LD H, (IY+d) |
| ED73nn | LD (nn), SP | FD6Ed | LD L,(IY + d) |
| ED78 | IN A,(C) | FD70d | LD ( $1 Y+d), \mathrm{B}$ |
| ED79 | OUT (C),A | FD71d | LD ( $1 Y+d), \mathrm{C}$ |
| ED7A | ADC HL,SP | FD72d | LD ( $\mathrm{IY}+\mathrm{d}$ ), D |

[^8]| Op Code | Mnemonic |
| :---: | :---: |
| FD73d | LD ( $\mathrm{Y}+\mathrm{d}$ ), E |
| FD74d | LD (IY+d), H |
| FD75d | LD ( $\mathrm{Y}+\mathrm{d}$ ) , L |
| FD77d | LD ( $1 \mathrm{Y}+\mathrm{d}$ ), A |
| FD7Ed | LD A, (IY + d) |
| FD86d | ADD A, (IY+d) |
| FD8Ed | ADC A, (IY+d) |
| FD96d | SUB ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FD9Ed | SBC A, (IY+d) |
| FDA6d | AND ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FDAEd | XOR ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FDB6d | $\mathrm{OR}(\mathrm{IY}+\mathrm{d})$ |
| FDBEd | $\mathrm{CP}(\mathrm{IY}+\mathrm{d})$ |
| FDE1 | POPIY |
| FDE3 | EX (SP), IY |
| FDE5 | PUSH IY |
| FDE9 | JP ( Y ) |
| FDF9 | LD SP,IY |
| FDCBd06 | RLC ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FDCBd0E | RRC ( $\mathrm{I}+\mathrm{+d}$ ) |
| FDCBd16 | $\mathrm{RL}(\mathrm{IY}+\mathrm{d})$ |
| FDCBd1E | RR ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FDCBd26 | SLA ( $1 \mathrm{Y}+\mathrm{d}$ ) |
| FDCBd2E | SRA ( $1 Y+d$ ) |
| FDCBd3E | SRL (IY+d) |
| FDCBd46 | BIT 0,(IY+d) |
| FDCBd4E | BIT 1,(Y+d) |
| FDCBd56 | BIT $2,(\mathrm{Y}+\mathrm{d}$ ) |
| FDCBd5E | BIT 3,(IY+d) |
| FDCBd66 | BIT 4,(Y+d) |
| FDCBd6E | BIT 5,(Y+d) |
| FDCBd76 | BIT 6,(IY+d) |
| FDCBd7E | BIT 7,(IY+d) |
| FDCBd86 | RES 0 , (IY+d) |
| FDCBd8E | RES 1,(IY+d) |
| FDCBd96 | RES 2,(IY + d) |
| FDCBd9E | RES 3 ,(IY+d) |
| FDCBdA6 | RES 4, (IY + d) |
| FDCBdAE | RES 5 ,(IY + d) |
| FDCBdB6 | RES 6, (IY + d) |
| FDCBdBE | RES 7,(IY + d) |
| FDCBdC6 | SET 0,(IY + d) |
| FDCBdCE | SET 1,(IY + d) |
| FDCBdD6 | SET 2,(IY+d) |
| FDCBdDE | SET 3,(IY+d) |
| FDCBdE6 | SET 4,(IY+d) |
| FDCBdEE | SET 5,(IY+d) |
| FDCBdF6 | SET 6,(IY+d) |
| FDCBdFE | SET 7,(IY+d) |
| FEn | CP $n$ |
| FF | RST 38H |

### 13.0 Data Acquisition System

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see Figure 20).
The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16 -channel analog-todigital converter which operates from a 5 V source. The MM58167 is a microprocessor-compatible real-time clock (RTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.
In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus
the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion, reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12 -hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply.
The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following Figure 20.
All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact $32,768 \mathrm{~Hz}$ clock for the MM58167 and a clock within the operating range of the A/D converter.
The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected, through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs ( $\overline{\mathrm{RSTB}}$ ) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeep-


TL/C/5171-34

### 13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about $50 \%$, thus extending battery life.
Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A, followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port B connected to the $\overline{W R}$ input of the MM58167. For a read operation, the same sequence of operations is performed except that Port $A$ is set for the input mode of operation and the $\overline{\mathrm{RD}}$ line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion
signal which is connected to the $\overline{\text { RSTA }}$ interrupt input of the NSC800.
When operating, the system shown consumes about 125 mw . When in the power-save mode, power consumption is decreased to about 70 mw . If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp -hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.
As shown in the schematic (refer to Figure 20), analog input INO is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4 V , the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

Typical Timer Output Frequencies

| Crystal Frequency | CPU Clock Output | Timer 0 Output | Timer 1 Output |
| :---: | :---: | :---: | :---: |
| 2.097152 MHz | 1.048576 MHz | 262.144 kHz | 32.768 kHz |
|  |  | divisor $=4$ | divisor $=8$ |
| 3.276800 MHz | 1.638400 MHz | 327.680 kHz | 32.768 kHz |
|  |  | divisor $=5$ | divisor $=10$ |
| 4.194304 MHz | 2.097152 MHz | 262.144 kHz | 32.768 kHz |
|  |  | divisor $=8$ | divisor $=8$ |
| 4.915200 MHz | 2.457600 MHz | 491.520 kHz | 32.768 kHz |
|  |  | divisor $=5$ | divisor $=15$ |

### 14.0 NSC800M/883B MIL-STD-833 Class C Screening

National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.

100\% Screening Flow

| Test | MIL-STD-883 Method/Condition | Requirement |
| :---: | :---: | :---: |
| Internal Visual | 2010B | 100\% |
| Stabilization Bake | $1008 \mathrm{C} 24 \mathrm{Hrs}$. @ $+150^{\circ} \mathrm{C}$ | 100\% |
| Temperature Cycling | 1010 C 10 Cycles $-65^{\circ} \mathrm{C} /+150^{\circ} \mathrm{C}$ | 100\% |
| Constant Acceleration | 2001 E 30,000 G's, Y1 Axis | 100\% |
| Fine Leak | 1014 A or B | 100\% |
| Gross Leak | 1014C | 100\% |
| Burn-In | 1015160 Hrs. @ $+125^{\circ} \mathrm{C}$ (using burn-in circuits shown below) | 100\% |
| Final Electrical | $+25^{\circ} \mathrm{C}$ DC per RETS800X | 100\% |
| PDA | 10\% Max |  |
|  | $+125^{\circ} \mathrm{C} \mathrm{AC} \mathrm{and} \mathrm{DC} \mathrm{per} \mathrm{RETS800X}$ | 100\% |
|  | $-55^{\circ} \mathrm{C}$ AC and DC per RETS800X | 100\% |
|  | $+25^{\circ} \mathrm{C}$ AC per RETS800X | 100\% |
| QA Acceptance | 5005 | Sample Per |
| Quality Conformance |  | Method 5005 |
| External Visual | 2009 | 100\% |

### 15.0 Burn-In Circuits

5240HR
NSC800D/883B (Dual-In-Line)


5241HR NSC800E/883B (Leadless Chip Carrier)


All resistors $2.7 \mathrm{k} \Omega$ unless marked otherwise.
Note 1: All resistors are $1 / 4 \mathrm{~W} \pm 5 \%$ unless otherwise specified.
Note 2: All clocks 0 V to $3 \mathrm{~V}, 50 \%$ duty cycle, in phase with $<1 \mu \mathrm{~s}$ rise and fall time.
Note 3: Device to be cooled down under power after burn-in.

### 16.0 Ordering Information

$$
\begin{aligned}
& \text { NSC800 X X X X } \\
& \text { IA + =A+Reliability Screening } \\
& / 883=\text { MIL-STD-883 Screening (Note 1) } \\
& \text { I = Industrial Temperature }\left(-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right) \\
& \mathrm{M}=\text { Military Temperature ( }-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text { ) } \\
& \text { No Designation }=\text { Commercial Temperature }\left(0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right) \\
& \text {-1 = } 1 \mathrm{MHz} \text { Clock Output } \\
& -4=4 \mathrm{MHz} \text { Clock Output } \\
& \text { - } 3=2.5 \mathrm{MHz} \text { Clock Output } \\
& \begin{array}{l}
\text { D = Ceramic Package } \\
\mathbf{N}=\text { Plastic Package }
\end{array} \\
& \mathbf{E}=\text { Ceramic Leadless Chip Carrier (LCC) } \\
& \mathbf{V}=\text { Plastic Leaded Chip Carrier (PCC) }
\end{aligned}
$$

### 17.0 Reliability Information

Gate Count 2750
Transistor Count 11,000

Section 2
Peripherals

## Section 2 Contents

NSC810A RAM-I/O-Timer ..... 2-3
NSC831 Parallel I/O ..... 2-24
NSC858 Universal Asynchronous Receiver/Transmitter ..... 2-38
NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs ..... 2-57
NS16450/INS8250A/NS16C450/INS82C50A Universal Asynchronous Receiver/Transmitter ..... 2-79
INS8250/INS8250-B Universal Asynchronous Receiver/Transmitter ..... 2-96

## NSC810A RAM-I/O-Timer

## General Description

The NSC810A, the luxury model of our NSC800TM peripheral line, sports triple ported I/O, dual 16 -bit timers and a 1024-bit static storage area. The three ports can be combined for a total of 22 general purpose I/O lines. In addition, port A has several strobed mode operations. Note the single instruction I/O bit operations for quick and efficient data handling from the ports. The timers feature 6 modes of operation and prescalers for those complicated timing tasks. The NSC810A comes in two models: the Dual-In-Line (DIP) and the surface mount chip carrier (LCC). It also comes in three exciting temperature ranges (Commercial, Industrial, and Military) and two reliability flows (extended burn-in and military class B in accordance with Method 5004 of MIL-STD-883). This is brought to you through the microCMOS silicon gate technology of National Semiconductor.

## Features

- Three programmable I/O ports
- Dual 16-bit programmable counter/timers
- $2.4 \mathrm{~V}-6.0 \mathrm{~V}$ power supply
- Very low power consumption
- Fully static operation
- Single-instruction I/O bit operations
- Timer operation-DC to 5 MHz
- Bus compatible with NSC800TM family
- Speed: compatible with NSC800

NSC810A-4 $\rightarrow$ NSC800-4 @ 4.0 MHz
NSC810A-3 $\rightarrow$ NSC800 @ 2.5 MHz
NSC810A-1 $\rightarrow$ NSC800-1 @ 1.0 MHz

NSC810A Connection Diagram


## Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 OPERATING CONDITIONS
3.0 DC ELECTRICAL CHARACTERISTICS
4.0 AC ELECTRICAL CHARACTERISTICS
5.0 TIMER AC ELECTRICAL CHARACTERISTICS
6.0 TIMING WAVEFORMS
7.0 PIN DESCRIPTIONS
7.1 Input Signals
7.2 Output Signals
7.3 Power Supply Signals
7.4 Input/Output Signals
8.0 CONNECTION DIAGRAMS
9.0 FUNCTIONAL DESCRIPTION
9.1 Random Access Memory (RAM)
9.2 Detailed Block Diagram
9.3 I/O Ports
9.3.1 Registers
9.3.2 Modes
9.4 Timers
9.4.1 Registers
9.4.2 Timer Pins
9.4.3 Timer Modes
9.4.4 Timer Programming
10.0 NSC810/883 MIL-STD-883/CLASS B SCREENING
11.0 BURN-IN CIRCUIT
12.0 TIMING DIAGRAM
13.0 ORDERING INFORMATION
14.0 RELIABILITY INFORMATION
1.0 Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage at Any Pin with Respect to Ground

$$
-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}
$$

VCC
Power Dissipation
Lead Temperature (Soldering, 10 seconds)

### 2.0 Operating Conditions

$v_{C C}=5 \mathrm{~V} \pm 10 \%$
NSC810A- $1 \rightarrow 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NSC810A-3 $\rightarrow 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

$$
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

NSC810A-4 $\rightarrow 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
3.0 DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical 1 Input Voltage |  | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logical 0 Input Voltage |  | 0 |  | $0.2 V_{C C}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical 1 Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OUT}}=-10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ \mathrm{~V}_{\mathrm{CC}}-0.5 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical 0 Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| IIL | Input Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| lOL | Output Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC }}$ | Active Supply Current | $\begin{aligned} & \mathrm{l}_{\mathrm{OUT}}=0, \text { Timer }=\text { Mode } 1, \text { TOIN }=\mathrm{T} 1 \mathrm{IN}=2.5 \mathrm{Mhz}, \\ & \mathrm{t}_{\mathrm{WCY}}=750 \mathrm{~ns}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 8 | 10 | mA |
| $\mathrm{I}_{Q}$ | Quiescent Current | No Input Switching, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\operatorname{RESET}=0, I O / \bar{M}=1, \overline{\mathrm{RD}}=1, \overline{\mathrm{WR}}=1, \mathrm{ALE}=1,$ $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{t}_{\mathrm{IN}}=0 \mathrm{~Hz}, \mathrm{t}_{\mathrm{OUT}}=0$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 | 7 | pF |
| Cout | Output Capacitance |  |  | 6 | 10 | pF |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | (Note 2) | 2.4 | 5 | 6 | V |
| $\mathrm{V}_{\text {DRV }}$ | Data Retention Voltage |  | 1.8 |  |  | V |

Note 1: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.
Note 2: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than $5 \mathrm{~V} \pm 10 \%$ is guaranteed by design, not tested.

4.0 AC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=\mathrm{oV}$

| Symbol | Parameter | Conditions | NSC810A-1 |  | NSC810A-3 |  | NSC810-4 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Access Time from ALE | $C_{L}=150 \mathrm{pF}$ |  | 1000 |  | 400 |  | 300 | ns |
| $t_{\text {AH }}$ | AD0-7, CE, IOT/ $\bar{M}$ Hold Time |  | 100 |  | 60 |  | 30 |  | ns |
| $t_{\text {ALE }}$ | ALE Strobe Width (High) |  | 200 |  | 125 |  | 100 |  | ns |
| $t_{\text {ARW }}$ | ALE to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Strobe |  | 150 |  | 120 |  | 75 |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | AD0-7, CE, IOT/M Set-Up Time |  | 100 |  | 45 |  | 25 |  | ns |
| $t_{\text {DH }}$ | Data Hold Time |  | 150 |  | 90 |  | 40 |  | ns |
| $t_{\text {DO }}$ | Port Data Output Valid |  |  | 350 |  | 310 |  | 300 | ns |
| $t_{\text {DS }}$ | Data Set-Up Time |  | 100 |  | 80 |  | 50 |  | ns |
| $\mathrm{t}_{\text {PE }}$ | Peripheral Bus Enable |  |  | 320 |  | 200 |  | 200 | ns |
| tPH | Peripheral Data Hold Time |  | 150 |  | 125 |  | 100 |  | ns |
| $t_{\text {PS }}$ | Peripheral Data Set-Up Time |  | 100 |  | 75 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{PZ}}$ | Peripheral Bus Disable (TRI-STATE®) |  |  | 150 |  | 150 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{RB}}$ | $\overline{\mathrm{RD}}$ to BF Invalid |  |  | 300 |  | 300 |  | 300 | ns |
| $t_{\text {RD }}$ | Read Strobe Width |  | 400 |  | 320 |  | 185 |  | ns |
| $\mathrm{t}_{\text {RDD }}$ | Data Bus Disable |  | 0 | 100 | 0 | 100 | 0 | 75 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | $\overline{\mathrm{RD}}$ to INTR Output |  |  | 320 |  | 320 |  | 300 | ns |
| $t_{\text {RWA }}$ | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ to Next ALE |  | 125 |  | 100 |  | 75 |  | ns |
| $\mathrm{t}_{\mathrm{SB}}$ | STB to BF Valid |  |  | 300 |  | 300 |  | 300 | ns |
| $t_{\text {SH }}$ | Peripheral Data Hold with Respect to STB |  | 150 |  | 125 |  | 100 |  | ns |
| ${ }_{t}{ }_{\text {SI }}$ | $\overline{\text { STB }}$ to INTR Output |  |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{S S}$ | Peripheral Data Set-Up with Respect to $\overline{\text { STB }}$ |  | 100 |  | 75 |  | 50 |  | ns |
| tsw | STB Width |  | 400 |  | 320 |  | 220 |  | ns |
| $t_{\text {WB }}$ | $\overline{\text { WR }}$ to BF Output |  |  | 340 |  | 340 |  | 300 | ns |
| $t_{\text {WI }}$ | $\overline{\text { WR }}$ to INTR Output |  |  | 320 |  | 320 |  | 300 | ns |
| $t_{\text {WR }}$ | $\overline{\text { WR Strobe Width }}$ |  | 400 |  | 320 |  | 220 |  | ns |
| $t_{\text {WCY }}$ | Width of Machine Cycle |  | 3000 |  | 1200 |  | 750 |  | ns |

Note: Test conditions: $t_{W C Y}=3000 \mathrm{~ns}$ for NSC810A-1, 1200 ns for NSC810A-3, 750 ns for NSC810A-4

### 5.0 Timer AC Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\mathrm{C}}$ | Clock Frequency |  | DC |  | 2.5 | MHz |
| $\mathrm{F}_{\mathrm{CP}}$ | Clock Frequency | Prescale Selected | DC |  | 5.0 | MHz |
| $\mathrm{t}_{\mathrm{CW}}$ | Clock Pulse Width |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{CWP}}$ | Clock Pulse Width | Prescale Selected | 75 |  |  | ns |
| $\mathrm{t}_{\mathrm{GS}}$ | Gate Set-Up Time | With Respect to Negative Clock Edge | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{GH}}$ | Gate Hold Time | With Respect to Negative Clock Edge | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 350 | ns |

## AC TESTING INPUT/OUTPUT WAVEFORM



TL/C/5517-3

AC TESting LOAD CIRCUIT


TL/C/5517-4

### 6.0 Timing Waveforms



TL/C/5517-5


TL/C/5517-6
Note: Diagonal lines indicate interval of invalid data.

Write Cycle (Write to RAM, Port or Timer)

6.0 Timing Waveforms (Continued)


Note: Diagonal lines indicate interval of invalid data.


Note: Diagonal lines indicate interval of invalid data.

### 7.0 Pin Descriptions

The function and mnemonic for the NSC810A signals are described below:

### 7.1 INPUT SIGNALS

Reset (RESET): RESET is an active-high input that resets all registers to 0 (low). The RAM contents remain unaltered. Input/Output Timer or RAM Select (IOT/ $\bar{M}$ ): IOT/ $\bar{M}$ is an I/O memory select input line. A logic 1 (high) input selects the I/O-timer portion of the chip; a logic 0 (low) input selects the RAM portion of the chip. IOT/产 is latched at the falling edge of ALE.
Chip Enable (CE): CE is an active-high input that allows access to the NSC810A. CE is latched at the falling edge of ALE.
Read ( $\overline{\mathrm{RD}}$ ): The $\overline{\mathrm{RD}}$ is an active-low input that enables a read operation of the RAM or I/O-timer location.
Write ( $\overline{\mathbf{W R}}$ ): The $\overline{\mathrm{WR}}$ is an active-low input that enables a write operation to RAM or I/O-timer locations.
Address Latch Enable (ALE): The falling edge of the ALE input latches AD0-AD7, CE and IOT/M inputs to form the address for RAM, I/O or timer.
Timer 0 Input (TOIN): TOIN is the clock input for timer 0.

### 7.2 OUTPUT SIGNALS

Timer 0 Output (TOOUT): TOOUT is the programmable output of timer 0 . After reset, TOOUT is set high.

### 7.3 POWER SUPPLY SIGNALS

Positive DC Voltage ( $\mathbf{V}_{\mathbf{C C}}$ ): $\mathrm{V}_{\mathrm{CC}}$ is the 5 V supply pin. Ground (GND): Ground reference pin.

### 8.0 Connection Diagrams

[^9]
### 7.4 INPUT/OUTPUT SIGNALS

Address/Data Bus (ADO-AD7): The multiplexed bidirectional address/data bus; ADO-AD7 pins, are in the high impedance state when the NSC810A is not selected. ADO-AD7 will latch address inputs at the falling edge of ALE. The address will designate a location in RAM, I/O or timer. $\overline{W R}$ input enables 8 -bit data to be written into the addressed location. $\overline{\mathrm{RD}}$ input enables 8 -bit data to be read from the addressed location. The $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ inputs occur while ALE is low.
Port A, 0-7 (PA0-PA7): Port A is an 8-bit basic mode input/output port, also capable of strobed mode I/O utilizing three control signals from port C. Strobed mode of operation on port A has three different modes; strobed input, strobed output with active peripheral bus, strobed output with TRI-STATE peripheral bus.
Port B, 0-7 (PB0-PB7): Port B is an 8-bit basic mode input/output port.
Port C, 0-5 (PCO-PC5): Port C is a 6-bit basic mode I/O port. Each pin has a programmable second function, as follows:

PCO/INTR: $\overline{\text { INTR }}$ is an active-low, strobed mode interrupt request to the Central Processor Unit (CPU).
PC1/BF: BF is an active-high, strobed mode, buffer full output to peripheral devices.
PC2/STB: $\overline{\text { STB }}$ is an active-low, strobed mode input from peripheral devices.
PC3/TG: TG is the timer gating signal.
PC4/T1IN: T1IN is the clock input for timer 1.
PC5/T10UT: T1OUT is the programmable output of timer 1.


TL/C/5517-11

## Top View

## $\mathrm{NC}=$ no connect

Order Number NSC810AE or NSC810AV See NS Package Number E44B or V44A

### 9.0 Functional Description

Figure 1 is a detailed block diagram of the NSC810A. The functional description that follows describes the RAM, I/O and TIMER sections.

### 9.1 RANDOM ACCESS MEMORY (RAM)

The memory portion of the RAM-I/O-timer is accessed by a 7-bit address input to pins AD0 through AD6. The IOT/M
input must be low (RAM select) and the CE input must be high at the falling edge of ALE to address the RAM. Address bit AD7 is a "don't care" for RAM addressing. Timing for RAM read and write operations is shown in the timing diagrams. The RAM is $128 \times 8$.

### 9.2 DETAILED BLOCK DIAGRAM



FIGURE 1

### 9.0 Functional Description (Continued) <br> 9.3 I/O PORTS

The three I/O ports, labeled $A, B$, and $C$, can be programmed to be almost any combination of Input and Output bits. Ports $A$ and $B$ are configured as 8 bits wide, while port C is 6 bits. There are four different modes of operation for the ports. Three of the modes are for timed transfer of data between the peripheral and the NSC810A, this is called strobed I/O. The fourth mode is for direct transfer without handshaking with the peripheral.
The NSC810A can be programmed to operate in four different modes. One of these modes (Basic I/O) allows direct transfer of I/O data without any handshaking between the NSC810A and the peripheral. The other three modes (Strobed I/O) provide for timed transfers of I/O data with handshaking between the NSC810A and the peripheral.
The determination of the mode, data direction and data is done by five registers which are, handily, under program control. The Mode Definition Register (MDR), oddly enough, determines which mode the device will operate in, while the Data Direction Register (DDR) establishes the direction of the data transfer. The Data register contains the data that is being sent or has been received. The other two registers (bit-set, bit-clear) allow the individual bits in the data register to be set or cleared without affecting the other bits. Each port has its own set of these registers, except the MDR which affects ports $A$ and $C$ only.
In the strobed I/O modes, port C bits 0,1 and 2 function as INTR (for the processor), BF, and STB respectively.

### 9.3.1 Registers

As can be seen in Table I, all the registers affecting I/O transfer are grouped at the lower address locations, this allows quicker handling and more maneuverability in tight data transfers. Also note in Table I that the NSC810A uses 23 I/O addresses out of a block of 26 . The upper three bits of the address are determined by the chip enable address.

## - Mode Definition Register (MDR)

As noted above this register defines the operating mode for ports A and C (port B is always in the basic I/O mode). The upper 3 bits of port $C$ will also be in the basic I/O mode even when the lower 3 bits are being used for handshaking.
The four modes are as follows:
Mode 0-Basic I/O (Input or Output)
Mode 1-Strobed Mode Input
Mode 2—Strobed Mode Output (Active Peripheral Bus)
Mode 3-Strobed Mode Output (TRI-STATE Peripheral Bus)
The address assignment of the MDR is $\mathrm{xxx00111}$ as shown in Table I. Table II specifies the data that must be loaded into the MDR to select the mode.

- Data Direction Registers (DDR)

Each port has a DDR that determines whether an individual port bit will be an input or an output. This can be considered the traffic light for the transfer of data between the CPU and the peripheral. Each port bit has a corresponding bit in this register. If the DDR bit is set (1) the port bit is an output; if it is cleared ( 0 ) the port bit is an input. The DDR bits cannot be written to individually. The register as a whole must be set to be consistent with all desired port bit directions.

TABLE I. I/O and Timer Address Designations

| 8-Bit Address Field Bits |  |  |  |  |  |  |  | Designation | R (Read) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 |  | 3 | 21 | 1 | 0 |  |  |
| $x$ | X | x | 0 | 0 | 0 | 0 | 0 | Port A (Data) | R/W |
| x | $x$ | x | 0 | 0 | 0 | 0 | 1 | Port B (Data) | R/W |
| x | x | x | 0 | 0 | 0 | 1 | 0 | Port C (Data) | R/W |
| X | $x$ | x | 0 | 0 | 0 | 1 | 1 | Not Used | ** |
| x | $x$ | $\times$ | 0 | 0 | 1 | 0 | 0 | DDR - Port A | W |
| x | $x$ | x | 0 | 0 | 1 | 0 | 1 | DDR - Port B | W |
| x | $x$ | $x$ | 0 | 0 | 1 | 1 | 0 | DDR - Port C | W |
| x | $x$ | $x$ | 0 | 0 | 1 | 1 | 1 | Mode Definition Reg. | W |
| x | $x$ | $x$ | 0 | 1 | 0 | 0 | 0 | Port A - Bit-Clear | W |
| x | $x$ | $x$ | 0 | 1 | 0 | 0 | 1 | Port B - Bit-Clear | W |
| x | $x$ | $x$ | 0 | 10 | 0 | 1 | 0 | Port C-Bit-Clear | W |
| x | $x$ | $x$ | 0 | 1 | 0 | 1 | 1 | Not Used | ** |
| $x$ | $x$ | $x$ | 0 | 1 | 1 | 0 | 0 | Port A - Bit-Set | W |
| x | $x$ | $x$ | 0 | 1 | 1 | 0 | 1 | Port B-Bit-Set | W |
| X | $x$ | $x$ | 0 | 1 | 1 | 1 | 0 | Port C-Bit-Set | W |
| X | X | x | 0 | 1 | 1 | 1 | 1 | Not Used | ** |
| $x$ | $x$ | x | 1 | 0 | 0 | 0 | 0 | Timer 0 (LB) | * |
| $x$ | $x$ | $x$ | 10 | 0 | 0 | 0 | 1 | Timer 0 (HB) | * |
| x | $x$ | $x$ | 10 | 0 | 0 | 1 | 0 | Timer 1 (LB) |  |
| $x$ | $x$ | $x$ | 1 | 0 | 0 | 1 | 1 | Timer 1 (HB) |  |
| x | $x$ | $x$ | 10 | 0 | 1 | 0 | 0 | STOP Timer 0 | W |
| X | $x$ | $x$ | 1 | 0 | 1 | 0 | 1 | START Timer 0 | W |
| $x$ | $x$ | $x$ | 1 | 0 | 1 | 1 | 0 | STOP Timer 1 | W |
| x | $x$ | x | 1 | 0 | 1 | 1 | 1 | START Timer 1 | W |
| x | $x$ | $x$ | 1 | 1 | 0 | 0 | 0 | Timer 0 Mode | R/W |
| X | $x$ | x | 1 | 1 | 0 | 0 | 1 | Timer 1 Mode | R/W |
| $x$ | x | x | 1 | 1 | 0 | 1 | 0 | Not Used | ** |
| X | $x$ | $x$ | 1 | 1 | 0 | 1 | 1 | Not Used | ** |
| x | $x$ | $x$ | 1 | 1 | 1 | 0 | 0 | Not Used | ** |
| x | $x$ | $x$ | + | 1 | 1 | 0 | 1 | Not Used | ** |
| $x$ | $x$ | $x$ | 1 | 1 | 1 | 1 | 0 | Not Used | ** |
| x | x | $\times$ | 1 | 1 | 1 | 1 | 1 | Not Used | ** |

$\mathrm{x}=$ don't care
LB = low-order byte
$\mathrm{HB}=$ high-order byte

* A write accesses the modulus register, a read the read buffer.
** A read from an unused location reads invalid data, a write does not affect any operation of NSC810A.

TABLE II. Mode Definition Register Bit Assignments

| Mode | Bit |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| 0 | x | x | x | x | x | x | x | 0 |  |  |
| 1 | x | x | x | x | x | x | 0 | 1 |  |  |
| 2 | x | x | x | x | x | 0 | 1 | 1 |  |  |
| 3 | x | x | x | x | x | 1 | 1 | 1 |  |  |

### 9.0 Functional Description (Continued)

Any write or read to the port bits contradicting the direction established by the DDR will not affect the port bits output or input. However, a write to a port bit, defined as an input, will modify the output latch and a read to a port bit, defined as an output, will read this output latch. See Figure 2.

## - Data Registers

These registers contain the actual data being transferred between the CPU and the peripheral. In Basic I/O, data presented by the peripheral (read cycle) will be latched on the falling edge of $\overline{\mathrm{RD}}$. Data presented by the CPU (write cycle) will be valid after the rising edge of $\overline{W R}$ (see AC characteristics for exact timing).
During Strobed I/O, data presented by the peripheral must be valid on the rising edge of STB. Data received by the peripheral will be valid on the rising edge of STB. Data latched by the port on the rising edge of STB will be preserved until the next CPU read or STB signal.

## - Bit Set-Clear Registers

The I/O features of the RAM-I/O-timer allow modification of a single bit or several bits of a port with the Bit-Set and BitClear commands. The address selected indicates whether a Bit-Set or Clear will take place. The incoming data on the address/data bus is latched at the trailing edge of the $\overline{W R}$ strobe and is treated as a mask. All bits containing is will cause the indicated operation to be performed on the corresponding port bit. All bits of the mask with 0s cause the corresponding port bits to remain unchanged. Three sample operations are shown in Table III using port B as an example.

TABLE III. Bit-Set and Clear Examples

| Operation <br> Port B | Set B7 | Clear B2 <br> and B0 | Set B4, B3 <br> and B1 |
| :--- | :---: | :---: | :---: |
| Address | $x x \times 01101$ | $x x x 01001$ | $x x \times 01101$ |
| Data | 10000000 | 00000101 | 00011010 |
| Port Pins <br> Prior State <br> Next State | 00001111 | 10001111 | 10001010 |

### 9.3.2 Modes

Two data transfer modes are implemented: Basic I/O and Strobed I/O. Strobed I/O can be further subdivided into three categories: Strobed Input, Strobed Output (active peripheral bus) and Strobed Output (TRI-STATE peripheral bus). The following descriptions detail the functions of these categories.

## - Basic I/O

Basic I/O mode uses the $\overline{R D}$ and $\overline{W R}$ CPU bus signals to latch data at the peripheral bus. This mode is the permanent mode of operation for ports B and C. Port A is in this mode if the MDR is set to mode 0 . Read and write byte operations and bit operations can be done in Basic I/O. Timing for these modes is shown in the AC Characteristics Table and described with the data register definitions.
When the NSC810A is reset, all registers are cleared to zero. This results in the basic mode of operation being selected, all port bits are made inputs and the output latch for each port bit is cleared to zero. The NSC810A, at this point, can read data from any peripheral port without further setup. If outputs are desired, the CPU merely has to program the appropriate DDR and then send data to the data ports.


TL/C/5517-13
FIGURE 2

### 9.0 Functional Description (Continued)

## - Strobed I/O

Strobed I/O Mode uses the STB, BF and INTR signals to latch the data and indicate that new data is available for transfer. Port A is used for the transfer of data when in any of the Strobed modes. Port B can still be used for Basic 1/O and the lower 3 -bits of port C are now the three handshake signals for Strobed I/O. Timing for this mode is shown in the AC Characteristic Tables.
Initializing the NSC810A for Strobed I/O Mode is done by loading the data shown in Table IV into the specified register. The registers should be loaded in the order (left to right) that they appear in Table IV.

TABLE IV. Mode Definition Register Configurations

| Mode | MDR | DDR <br> Port A | DDR <br> Port C | Port C <br> Output <br> Latch |
| :--- | :--- | :--- | :--- | :--- |
| Basic I/O | $x x x x x x \times 0$ | Port bit directions are <br> determined by the bits of <br> each port's DDR |  |  |
| Strobed Input | $x x x x x \times 01$ | 00000000 | $x x \times 011$ | $x x x 1 x x$ |
| Strobed Output <br> (Active) | $x x x x \times 011$ | 11111111 | $x x x 011$ | $x x x 1 x x$ |
| Strobed Output <br> (TRI-STATE) | $x x x x \times 111$ | 11111111 | $x x \times 011$ | $x x x 1 \times x$ |

- Strobed Input (Mode 1)

During strobed input operations, an external device can load data into port A with the STB signal. Data is input to the

PA0-7 input latches on the leading (negative) edge of $\overline{\text { STB }}$, causing BF to go high (true). On the trailing (positive) edge of $\overline{\text { STB }}$ the data is latched and the interrupt signal, $\overline{N T R}$, becomes valid indicating to the CPU that new data is available. INTR becomes valid only if the interrupt is enabled, that is the output data latch for PC2 is set to 1 .
When the CPU reads port $A$, address x'00, the trailing edge of the $\overline{R D}$ strobe causes $B F$ and $\overline{N T R}$ to become inactive, indicating that the strobed input cycle has been completed.

## - Strobed Output—Active (Mode 2)

During strobed output operations, an external device can read data from port A using the STB signal. Data is initially loaded into port A by the CPU writing to I/O address x'00. On the trailing edge of $\overline{W R}, \overline{\mathrm{NTR}}$ is set inactive and BF becomes valid indicating new data is available for the external device. When the external device is ready to accept the data in port $A$ it pulses the STB signal. The rising edge of STB resets BF and activates the INTR signal. INTR becomes valid only if the interrupt is enabled, that is the output latch for PC2 is set to 1 . INTR in this mode indicates a condition that requires CPU intervention (the output of the next byte of data).

## - Strobed Outpuî-TRI-STATE (Mode 3)

The Strobed Output TRI-STATE Mode and the Strobed Output active (peripheral) bus mode function in a similar manner with one exception. The exception is that the data signals on PAO-7 assume the high impedance state at all times except when accessed by the STB signal. Strobed Mode 3 is identical to Strobed Mode 2, except as indicated above.

## Example Mode 1 (Strobed Input):

| Action Taken | INTR | BF | Results of Action |
| :---: | :---: | :---: | :---: |
| INITIALIZATION |  |  |  |
| Reset NSC810A | H | L | Basic input mode all ports. |
| Load 01'H into MDR | H | L | Strobed input mode entered; no byte loads to port C after this step; bit-set and clear commands to $\overline{\text { INTR }}$ and BF no longer work. |
| Load 00'H into DDR A | H | L | Sets data direction register for port $A$ to input; data from port A peripheral bus is available to the CPU if the STB signal is used, other handshake signals aren't initialized, yet. |
| Load 03'H into DDR C | H | L | Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers. |
| Load 04'H into Port C Bit-Set Register | H | L | Sets output latch (PC2) to enable $\overline{\text { NTR; }} \overline{\text { INTR }}$ will latch active whenever $\overline{\text { STB }}$ goes low; $\overline{\text { INTR }}$ can be disabled by a bit-clear to PC2.* |
| OPERATION |  |  |  |
| STB pulses low | L | H | Data on peripheral bus is latched into port $A$; INTR is cleared by a CPU read of port $A$ or a bit-clear of $\overline{\text { STB. }}$ |
| CPU reads Port A | H | L | CPU gets data from port $A$; $\overline{\text { NTR }}$ is cleared; peripheral is signalled to send next byte via an inactive BF signal. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2). |

[^10]
### 9.0 Functional Description (Continued)

Example Mode 2 (Strobed Output-active peripheral bus):

| Action Taken | INTR | BF | Results of Action |
| :---: | :---: | :---: | :---: |
| INITIALIZE |  |  |  |
| Reset NSC810A | H | L | basic input mode all ports. |
| Load 03'H into MDR | H | L | strobed output mode entered; no byte loads to port C after this step; bit-set and clear commands to INTR and BF no longer work. |
| Load FF'H into DDR A | H | L | Sets data direction register for port $A$ to output; data from port $A$ is available to the peripheral if the STB signal is used other handshake signals aren't initialized, yet. |
| Load 03'H into DDR C | H | L | Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers |
| Load 04'H into <br> Port C Bit-Set <br> Register | L | L | Sets output latch ( PC 2 ) to enable $\overline{\mathrm{NTR} \text {; }}$ active $\overline{N T R}$ indicates that CPU should send data; INTR becomes inactive whenever the CPU loads port A; INTR can be disabled by a bit-clear to $\overline{\mathrm{STB}}$.* |
| OPERATION |  |  |  |
| CPU writes to Port A | H | H | Data on CPU bus is latched into port A; $\overline{\text { INTR }}$ is set by the CPU write to port $A$; active |
| $\overline{\text { STB pulses low }}$ | L | L | BF indicates to peripheral that data is valid; Peripheral gets data from port A; $\overline{\text { INTR }}$ is reset active; The active INTR signals the CPU to send the next byte. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2). |

[^11]In addition to its timing function, STB enables port A outputs to active logic levels. This Mode 3 operation allows other data sources, in addition to the NSC810A, to access the peripheral bus.

## - Handshaking Signals

In the Strobed mode of operation, the lower 3-bits of port C transmit/receive the handshake signals ( $\mathrm{PC} 0=\overline{\mathrm{N} T R}$, $\mathrm{PC} 1=\mathrm{BF}, \mathrm{PC} 2=\overline{\mathrm{STB}})$.
INTR (Strobe Mode Interrupt) is an active-low interrupt from the NSC810A to the CPU. In strobed input mode, the CPU reads the valid data at port $A$ to clear the interrupt. In strobed output mode, the CPU clears the interrupt by writing data to port $A$.
The INTR output can be enabled or disabled, thus giving it the ability to control strobed data transfer. It is enabled or disabled, respectively, by setting or clearing bit 2 of the port C output data latch (STB).
PC2 is always an input during strobed mode of operation, its output data latch is not needed. Therefore, during strobed mode of operation it is internally gated with the interrupt signal to generate the INTR output. Reset clears this bit to zero, so it must be set to one to enable the INTR pin for strobed operation.
Once the strobed mode of operation is programmed, the only way to change the output data latch of PC2 is by using the Bit-Set and Clear registers. The port C byte write command will not alter the output data latch of PC2 during the strobed mode of operation.
$\overline{\text { STB }}$ (Strobe) is an active low input from the peripheral device, signalling a data transfer. The NSC810A latches data on the rising edge of STB if the port bit is an input and the peripheral should latch data on the rising edge of STB if the port bit is an output.
BF (Buffer Full) is a high active output from the NSC810A. For input port bits, it indicates that new data has been received from the peripheral. For output port bits, it indicates that new data is available for the peripheral. Note: In either input or output mode the BF may be cleared by rewriting the MDR.

### 9.4 TIMERS

The NSC810A has two timers. These are independently programmable, 16-bit binary down-counters. Full count is reached at $n+1$, where $n$ is the count loaded into the modulus registers. Timer outputs provide six distinct modes of operation and allow the CPU to check the present count at anytime. Each timer has an independent clock input and output. Start and stop words from the CPU can individually start and stop the timers in any of the modes. A common gate signal can start and stop both timers in three of the six modes. Timer 0 has three possible input clock prescalers $\div 1, \div 2$ and $\div 64$. Timer 1 has two possible input clock prescalers $\div 1$ and $\div 2$.
Primary components of one timer are shown in Figure 3. The timer mode register is a read/write register providing

### 9.0 Functional Description (Continued)

the primary characterization of the timer output. The start/ stop logic and prescaler block divides the clock input by the prescale factor, passing the output (INTCLK) to the binary down-counter. This block also gates the clock input signal (TIN) with the timer gate signal (TG). The timer block loads the modulus from the modulus register and uses (INTCLK) to count to zero. It loads the current count into the read buffer block where the CPU can access it at anytime. This timer block also indicates to the output control logic when the modulus is loaded (or reloaded) and when the count reaches 0 . The output control logic block drives the output pins according to the timer mode register and the timer block. The output of the timer block (Figure 3) (terminal count) is related to the input TIN by:

$$
\text { terminal count }=\frac{\text { TIN }}{\mathrm{p}[2(m+1)]}
$$

where:
TIN = the input frequency
$p=$ the programmed prescale
$\mathrm{m}=$ the modulus
This relationship can be seen directly (TOUT) in Mode 5 (square wave) as it is not masked by the subsequent output logic.

### 9.4.1 Registers

There are five control registers for each timer. These are shown in the second group of Table I. They determine all timer functions and outputs.

## - Modulus Registers and Read Buffer

There are two modulus registers per timer (low byte, high byte). These are write only registers, and the two 8 -bit values loaded by the CPU are combined into a 16 -bit modulus for the timer's down counter.
When the CPU reads from the modulus register addresses, it actually accesses the read buffers. These contain the low and high byte of the decremented modulus. This count is constantly updated by the timer block on the falling edge of

INTCLK and can be read without stopping the timers (see single/double precision).

## - Timer Mode Register

The timer mode register determines the operating configuration and the active input and output signal levels. Each timer has its own timer mode register, allowing independent operation.
The timer mode register (TMR) may be written or read at any time; however, to assure accurate timing it is important to modify the mode only when the timer is stopped (see Timer Programming). The timer mode is selected from one of six modes by TMR bits 0,1 , and 2 (see Table V). Bits 3 and 4 select the prescale value if the prescaler is to be used. Bits 5,6 and 7 select the modulus width ( 8 - or 16bits), gate input polarity, and timer output polarity (activehigh or low), respectively. The bit functions of the TMR are illustrated in Figure 4.


TL/C/5517-15
FIGURE 4. Timer Mode Register
TABLE V. Mode Selection

| Bit | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{-}$ | Timer Function |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 | 0 | 0 | $\mathbf{-}$ | Timer Stopped and Reset |
|  | 0 | 0 | 1 | - | Event Counter |
|  | 0 | 1 | 0 | - | Event Timer (Stopwatch) |
|  | 0 | 1 | 1 | - | Event Timer (Resetting) |
|  | 1 | 0 | 0 | - | One Shot |
|  | 1 | 0 | 1 | - | Square Wave |
|  | 1 | 1 | 0 | - | Pulse Generator |
|  | 1 | 1 | 1 | - | Timer Stopped and Reset |



FIGURE 3. Timer Internal Block Diagram (One of Two Timers)

### 9.0 Functional Description (Continued)

## - Timer Prescaler

There is a prescale function associated with each timer. It serves as an additional divisor to lengthen the counts for each timer circuit. The value of the divisor is fixed and selectable in each TMR, as shown below.

Bits
TMRO

| 4 | $\mathbf{3}$ | Prescale |
| :---: | :---: | :---: |
| 0 | 0 | $\div 1$ |
| 0 | 1 | $\div 2$ |
| 1 | 1 | $\div 64$ |

The $\div 64$ is not available on timer 1 ; TMR1 bit 4 is a "don't care."

| Bits |  |  |  |
| :---: | :---: | :---: | :---: |
| TMR1 | $\mathbf{4}$ | $\mathbf{3}$ | Prescale |
|  | $x$ | 0 | $\div 1$ |
|  | $x$ | 1 | $\div 2$ |

The timer prescale divides the input clock (TIN) and provides the output (INTCLK) to the drive the timer block (Figure 3).

## - Single/Double Precision

Bit 5 of the TMR determines whether a single or double byte can be accurately read from the read buffer. This option does not affect the use of the modulus registers by the timer block (i.e., the modulus used is always a double byte regardless of the precision mode selected).
The read buffer keeps track of the count and is constantly being updated by the timer block. In order to allow the CPU to read the read buffer, the NSC810A must discontinue updates to this buffer during the read. The precision bit determines whether one or two bytes in the read buffer will be frozen during the read process. In double precision mode, the NSC810A freezes high and low bytes in the read buffer for two consecutive read cycles. In the single precision mode, the NSC810A freezes the read buffer for only one read cycle. Read accesses should be done as follows.
When the TMR bit 5 is:
0 - (double byte) read or write the low byte first, then the high byte to maintain proper read/write communications.
1- (single byte) In this mode either the high or low byte of the count can be read at any given instant but not both bytes consecutively. Always write the low byte first, then the high byte to load the modulus.
The following example illustrates this point. If the read buffer had a value of 0200 when the low byte was read and the down-counter decremented to 01FF before the high byte was read, then in the double precision mode the CPU would have read 00 and 02 , respectively. In the single precision mode the CPU would have read 00 and 01.
NOTE: In the double precision mode, the high byte should be read immediately after the low byte. Do not access any other registers or unused address locations between the reads.

## - Gate Input Polarity

In modes 2, 3 and 4, the TG input is the common hardware control for starting and stopping the timers.
The polarity of the gate input may be selected by the contents of bit 6 of the TMR. If bit 6 equals 0 , the gate signal will be active-high or positive edge for mode 4 ; if bit 6 equals 1 , the gate polarity will be active-low or negative edge for mode 4. Modes 2 and 3 are level sensitive. Mode 4 is edge sensitive.

## - Timer Output Polarity

Like the gating function, the polarity of the output signal is programmable via bit 7 of the TMR. A zero will cause an active-low output; a one will generate an active-high output. The output for T 1 is multiplexed with port C, bit 5 . (Similarly T1IN is multiplexed with port C , bit 4.) When any timer mode other than 0 or 7 is specified for T 1 , or when mode 2 , mode 3 , or mode 4 is specified for T0, the three port $C$ pins, bit 3 , bit 4, and bit 5, become TG, T1IN and T1OUT, respectively.

## - Start and Stop Registers

This is the software start and stop for the timers. There is one start and one stop register for each timer. Writing any data to the start register of a timer starts that timer or transfers start and stop control to TG (in the gated modes 2, 3 and 4). Writing any data to the stop register stops the timer and removes start and stop control from TG (in the gated modes 2, 3 and 4). Restarting the timers causes the modulus to be reloaded for all gated timer modes ( 2,3 and 4 ).
During software restarts of the timers (write to the STOP register and then to the START register) the modulus will be reloaded only if the internal clock signal (INTCLK) is in the high level or makes at least one transition to the high level between the time that the STOP and START registers are written. If INTCLK doesn't meet one of these criteria then the modulus will not be reloaded and the timer will continue to count down from where it was stopped.*
Since it is difficult, if not impossible, to know the level of INTCLK in non-gated modes the recommended practice for restart operation is to reload the modulus after stopping the timer using the 4 step programming procedure in the Timer Programming section of this datasheet. In gated modes INTCLK always stops high.
*NOTE: INTCLK is coupled via the prescaler to TIN and reacts to the TIN clock input regardless of whether the timer is started or stopped.

## - Start/Stop Timing

Figure 5 shows the relationships between the $\overline{W R}$ signal (start register), TIN and INTCLK for both the non-gated and gated modes. The TG signal is only sampled during the positive half of the TIN cycle. This means that when the gated modes are used the internal clock (INTCLK) is never stopped in the low state. Hence, when TG goes active high INTCLK is restarted on the next high-to-low transition of TIN. When TG goes inactive low INTCLK will stop as soon as TIN is high.

### 9.4.2 Timer Pins

## TIN, TOUT, and TG

Timer 0 has dedicated pins for its clock, TOIN, and its output, TOOUT. Timer 1 must borrow its input and output pins from port C. This is accomplished by writing to the TMR for timer 1. If mode $1,2,3,4,5$ or 6 is specified in TMR1, the pins from port C (PC3, PC4 and PC5) are automatically made available to the timer(s) for gating (TG), T1IN and T1OUT, respectively. These pins are also taken from port C any time timer 0 is in mode 2, 3, 4, so that it has a TG pin. In order to change pins PC3, PC4 and PC5 back to their original configuration as Basic I/O, the timer mode registers must be reset by selecting mode 0 or 7 .
TG (PC3), the timer gate, is used for hardware control to start/stop (or trigger) the timers. The timer gate may be used individually by either timer or simultaneously by both timers.
For modes 2 and 3, the timer starts on the gate-active transition assuming the start address was previously written. If



### 9.0 Functional Description (Continued)

TABLE VI. Timer Programming Selection Example


TIMER 1

| X | x | x | x | x | 1 | 1 | 1 | X | X | X | X | 7 | x | x | X | x | x | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | x | 0 | X | 0 | 0 | 0 | 1 | L | x | D | $\div 1$ | 1 | 1 | 0 | 0 | x | X | x |
| 1 | 0 | 1 | x | 1 | 1 | 0 | 1 | H | H | S | $\div 2$ | 5 | 1 | 0 | 0 | X | X | x |
| 0 | 1 | 0 | x | 0 | 0 | 1 | 1 | L | L | D | $\div 1$ | 3 | 1 | 0 | 0 | X | x | X |

the timer gate makes an active transition prior to a write to the start register's address, the trailing edge of the $\overline{W R}$ strobe starts the timer. However, for mode 4 the timer always waits for an active gate edge following a write to the start address before it begins counting.
The DDR for port C must be programmed with the correct I/O direction for TG, T1IN and T1OUT of timer 1. See Table VI for programming examples.

### 9.4.3 Timer Modes

The low-order three bits (bits $0,1,2$ ) of the timer mode registers (TMR) define the mode of operation for the timers. Each TMR may be written to, or read from, at any time. However, to ensure accurate timing, it is important to modify the mode of the timer only when the timer is stopped. Inputs of 000 or 111 define a NOP (no operation) mode. In either of these modes ( 0 or 7 ) the timer is stopped, INTCLK is high, and the output is inactive. Inputs of 001 through 110 will select one of six distinct timer functions.
In the explanations that follow, assume that the modulus register for the timer was loaded with the appropriate value (0004) by writing to the low and high bytes of each timer modulus register. Assume also, that the prescale is $\div 1$.

- Event Counter (mode 1 TMR bits = 001)

In this non-gated mode the count is decremented for each clock period (INTCLK) input to the timer block (see Figure $6 a$ ). When the count reaches zero, the output goes valid and remains valid, until the read buffer is read by the CPU or the timer stop register is written.
At the terminal count ( 0 ) the modulus is reloaded into the timer block and the count continues even when the output is valid. This mode can be used to cause periodic interrupts to the CPU.

- Accumulative Timer (mode 2, TMR bits $=010$ )

In this gated mode, the counter will decrement only when the gate input is active (see Figure 6b). If the gate becomes inactive, the counter will hold at its present value and continue to decrement when the gate again becomes active. When the count decrements to zero, the output becomes valid and remains valid until the count is read by the CPU or the timer is stopped.
At the terminal count the timer is reloaded and the count continues as long as the gate is active.
This mode can be used to time processor independent events and to interrupt the CPU when they occur. The prescale and modulus need to be longer than the expected event duration and the gate should go inactive at the event, to preserve the read buffer count for the CPU.

- Restartable Timer (mode 3, TMR bits = 011)

In this gated mode, the counter will decrement only when the gate input is active. If the gate becomes inactive, the counter will reload the modulus and hold this value until the gate again becomes active (see Figure 6c). If the timer is read when the gate is inactive, you will always read the value the timer has counted down to, not the value the timer has been reloaded with.
At terminal count the output becomes valid and the timer is reloaded. The timer will continue to run as normal, the only difference is the output is valid. The output remains valid until the count is read by the CPU or the timer stop register is written.
NOTE: The gate inactive time must be longer than the high time of the internal clock (INTCLK) on the chip. Therefore, with $\div 64$ prescale selected the gate inactive time must be 33 input clocks or greater.


### 9.0 Functional Description (Continued)

- One Shot Mode (mode 4, TMR bits = 100)

In this gated mode, the timer holds the modulus count until the active gate edge (see Figure 6d). The output immediately becomes valid and remains valid as the counter decrements. The gating signal may go inactive without affecting the count. If TG (the gate) becomes inactive and returns active prior to the terminal count, the modulus will be reloaded, retriggering the one shot period. When the timer reaches the terminal count, the output becomes inactive (see NOTE). The gate, in this mode, is edge sensitive; the active edge is defined by the TMR.
NOTE: The one shot cannot be retriggered during its last internal count (INTCLK) regardless of prescaler selected. Therefore, using the divide by 1 prescaler, it cannot be retriggered during the last clock (TIN), using the divide by 2 prescaler during the last two clocks (TIN) and using the divide by 64 prescaler during the last 64 clocks (TIN).

- Square Wave Mode (mode 5, TMR bits = 101)

In this non-gated mode, the output will go active as soon as the timer is started. The counter decrements for each clock period (INTCLK) and complements its output when zero is reached (see Figure 6e). The modulus is then reloaded and counting continues. Assuming a regular clock input, the output will then be a square wave with a period equal to twice the prescale value times the value loaded into the modulus +1 (see equation Timer section intro.). Therefore, varying the modulus will vary the period of the square wave.

- Pulse Generator (mode 6, TMR bits $=110$ )

In this non-gated mode, the counter decrements for each period of INTCLK (see Figure $6 f$ ). When the terminal count is reached the output becomes valid for $1 / 2$ of the TIN clock width for a prescale of $\div 1$, for one full TIN clock width for a prescale of $\div 2$ and for 32 TIN clock widths for a prescale of $\div 64$. The modulus is then reloaded and the sequence is repeated. Varying the prescale and modulus varies the frequency of the pulse.

### 9.4.4 Timer Programming

The following is the proper sequence to program the timer and should always be used:

1. Write timer mode register selecting mode 0 or 7 . This stops the timer, resets the prescaler, and sets internal clock high.
2. Write timer mode register again, this time loading it for your requirements.
3. Write the modulus values, low byte first, high byte second.
4. Start the timers.

The timer read buffer is only updated when the internal timer clock (INTCLK) makes a negative-going transition. Therefore, enough input clock cycles (TIN) must occur to cause a transition of INTCLK given the programmed pre-scaler. After the first transition, the new modulus will be loaded into the read buffer and it can then be read by the CPU.
To guarantee the integrity of the data during a read operation, updates to the timer read buffer are blocked out. If an update is blocked out due to a read, the read buffer will not be updated until the next active transition of INTCLK. Thus, it would appear as if a count was skipped between reads. For example, if the output latches were FF when a block out (read) occurred, the next update could occur at FD, thereby giving an appearance that the count FE was skipped. In actuality the correct number of clocks has occurred for the read buffer to hold FD.
Writing the modulus value when the timer is running does not update the timer immediately. The new value written will get into the timer when the timer reaches its terminal count and reloads its value. If the timer is stopped and a modulus is written the new modulus value will get into the timer when the internal clock is high during the modulus write or on the next low to high internal clock transition. The next time the timer reaches its terminal count it will load the new modulus into the timer. One way to guarantee the new modulus will get into the timer is to follow steps 1 through 4. Although this procedure guarantees that the data will get into the timer you will not be able to read it back until you get a nega-tive-going transition on the internal clock.
Rewriting modulus does not reset the prescaler. The only way to reset the prescaler is to write the mode register and have the internal clock signal be high for some period between the write of the mode register and the start of the timer. Once again, steps 1 through 4 will reset the prescaler.

### 10.0 NSC810A/883 MIL-STD-883 Class B Screening

National Semiconductor offers the NSC810AD and NSC810AE with full class B screening per MIL-STD-883 for Military/Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RETS810AX, which tests or guarantees all of the electrical performance characteristics of the NSC810A data sheet. A copy of the current revision of RETS810AX is available upon request. The following table is the MIL-STD-883 flow as of the date of publication.

| Test | MIL-STD-883 Method/Condition | Requirement |
| :--- | :--- | :---: |
| Internal Visual | 2010 B | $100 \%$ |
| Stabilization Bake | 1008 C 24 Hrs. @ $+150^{\circ} \mathrm{C}$ | $100 \%$ |
| Temperature Cycling | $1010 \mathrm{C} 10 \mathrm{Cycles}-65^{\circ} \mathrm{C} /+150^{\circ} \mathrm{C}$ | $100 \%$ |
| Constant Acceleration | $2001 \mathrm{E} 30,000 \mathrm{G}$ 's, Y1 Axis | $100 \%$ |
| Fine Leak | 1014 A or B | $100 \%$ |
| Gross Leak | 1014 C | $100 \%$ |
| Burn-In | 1015160 Hrs. @ $+125^{\circ} \mathrm{C}$ (using | $100 \%$ |
| burn-in circuits shown below) |  |  |
| Final Electrical | $+25^{\circ} \mathrm{C}$ DC per RETS810AX | $100 \%$ |
| PDA | $5 \%$ Max |  |
|  | $+125^{\circ} \mathrm{C}$ AC and DC per RETS810AX | $100 \%$ |
|  | $-55^{\circ} \mathrm{C}$ AC and DC per RETS810AX | $100 \%$ |
| QA Acceptance | $+25^{\circ} \mathrm{C}$ AC per RETS810AX | $100 \%$ |
| Quality Conformance | 5005 | Sample per |
| External Visual | 5056 | Method 5005 |
|  | 2009 | $100 \%$ |

### 11.0 Burn-In Circuit

5242HR
NSC810AD/883B (Dual-In-Line)


### 12.0 Timing Diagram

Input Clocks


TL/C/5517-24

Note 1: All resistors $\pm 5 \%, 1 / 4$ watt unless otherwise designated, $125^{\circ} \mathrm{Cop}$ erating life circuit.
Note 2: E package burn-in circuit 5244HR is functionally identical to the $D$ package.
Note 3: All resistors $2.7 \mathrm{k} \Omega$ unless marked otherwise.
Note 4: All clocks 0 V to 4.5 V .
Note 5: Device to be cooled down under power after burn-in.

### 13.0 Ordering Information



TL/C/5517-25
Note 1: Do not specify a temperature option; all parts are screened to military temperature.

### 14.0 Reliability Information <br> Gate Count 4000 <br> Transistor Count 14,000

## NSC831 Parallel I/O

## General Description

The NSC831 is an I/O device which is fabricated using microCMOS silicon gate technology, functioning as an input/output peripheral interface device. It consists of 20 programmable input/output bits arranged as three separate ports, with each bit individually definable as an input or output. The port bits can be set or cleared individually and can be written to or read from in bytes. Several types of strobed mode operations are available through Port A.
For military applications the NSC831 is available with class B screening in accordance with methods 5004 of MIL-STD883.

## Features

- Three programmable I/O ports
- Single 5V Power Supply
- Very low power consumption
- Fully static operation
- Single-instruction I/O bit operations
- Directly compatible with NSC800 family
- Strobed modes available on Port A


## Microcomputer Family Block Diagram



TL/C/5594-1

## Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 OPERATING RANGE
3.0 DC ELECTRICAL CHARACTERISTICS
4.0 AC ELECTRICAL CHARACTERISTICS
5.0 TIMING WAVEFORMS
6.0 PIN DESCRIPTIONS
6.1 Input Signals
6.2 Input/Output Signals
7.0 CONNECTION DIAGRAMS
8.0 FUNCTIONAL DESCRIPTION
8.1 Block Diagram
8.2 I/O Ports
8.3 Registers
8.4 Modes
9.0 NSC831/NSC883B MIL-STD-883/CLASS B SCREENING
10.0 BURN-IN CIRCUIT
11.0 TIMING DIAGRAM
12.0 ORDERING INFORMATION
13.0 RELIABILITY INFORMATION

### 1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Storage Temperature Range Voltage at Any Pin With

Respect to Ground
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
$V_{C C}$
Lead Temp. (Soldering, 10 seconds)
Power Dissipation
$300^{\circ} \mathrm{C}$ 1 W
Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.
2.0 Operating Range $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

NSC831-1: $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
NSC831-3: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
NSC831-4: $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
3.0 DC Electrical Characteristics $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical 1 Input Voltage |  | 0.8 V CC |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logical 0 Input Voltage |  | 0 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical 1 Output Voltage | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  | $\mathrm{I}_{\text {OUT }}=-10 \mu \mathrm{~A}$ | 4.0 V |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical 0 Output Voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
|  |  | IOUT $=10 \mu \mathrm{~A}$ | 0 |  | 0.1 | V |
| IIL | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {CC }}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Active Supply Current | $\mathrm{I}_{\text {OUT }}=0, \mathrm{t}_{\text {WCY }}=750 \mathrm{~ns}$ |  | 15 | 20 | mA |
| ${ }^{1} \mathrm{Q}$ | Quiescent Current | $\begin{aligned} & \text { RESET }=0, \overline{R D}=1, W R=1, \\ & A L E=X, V_{I N}=0, \text { or } V_{I N}=V_{C C} \\ & \text { No Input Switching, } T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 6 | 10 | pF |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | (Note 1) | 2.4 | 5 | 6 | V |

Note 1: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than $5 \mathrm{~V} \pm 10 \%$ is guaranteed by design, not tested.

Icc vs. SPEED

4.0 AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Test Conditions | NSC831-1 |  | NSC831-3 |  | NSC831-4 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Access Time from ALE | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |  | 1000 |  | 400 |  | 250 | ns |
| $t_{\text {AH }}$ | AD0-AD7, CE, IO/ $\bar{M}$ Hold Time |  | 100 |  | 60 |  | 30 |  | ns |
| $t_{\text {ALE }}$ | ALE Strobe Width (High) |  | 200 |  | 130 |  | 75 |  | ns |
| $t_{\text {ARW }}$ | ALE to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Strobe |  | 150 |  | 120 |  | 75 |  | ns |
| $t_{\text {AS }}$ | AD0-AD7, CE, IO/ $\bar{M}$ Setup Time |  | 100 |  | 45 |  | 40 |  | ns |
| $t_{\text {DH }}$ | Data Hold Time |  | 150 |  | 90 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | Port Data Output Valid |  |  | 350 |  | 320 |  | 300 | ns |
| $t_{\text {DS }}$ | Data Setup Time |  | 100 |  | 80 |  | 50 |  | ns |
| $t_{\text {PE }}$ | Peripheral Bus Enable |  |  | 320 |  | 200 |  | 200 | ns |
| tPH | Peripheral Data Hold Time |  | 150 |  | 125 |  | 100 |  | ns |
| tPS | Peripheral Data Setup Time |  | 100 |  | 75 |  | 50 |  | ns |
| $t_{\text {PZ }}$ | Peripheral Bus Disable (TRI-STATE ${ }^{\text {® }}$ ) |  |  | 150 |  | 150 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{RB}}$ | $\overline{\mathrm{RD}}$ to BF Output |  |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Read Strobe Width |  | 400 |  | 320 |  | 220 |  | ns |
| $t_{\text {RDD }}$ | Data Bus Disable |  | 0 | 100 | 0 | 75 | 0 | 75 | ns |
| $t_{\text {RI }}$ | $\overline{\mathrm{RD}}$ to INTR Output |  |  | 320 |  | 300 |  | 300 | ns |
| trwa | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ to Next ALE |  | 125 |  | 100 |  | 45 |  | ns |
| ${ }_{\text {t }}{ }^{\text {B }}$ | $\overline{\text { STB }}$ to BF Valid |  |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {SH }}$ | Peripheral Data Hold With Respect to $\overline{\text { STB }}$ |  | 150 |  | 125 |  | 100 |  | ns |
| ${ }_{\text {t }} \mathrm{I}$ | STB to INTR Output |  |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\mathrm{SS}}$ | Peripheral Data Setup With Respect to STB |  | 100 |  | 75 |  | 50 |  | ns |
| tsw | $\overline{\text { STB Width }}$ |  | 400 |  | 320 |  | 220 |  | ns |
| $t_{\text {WB }}$ | $\overline{\text { WR }}$ to BF Output |  |  | 340 |  | 300 |  | 300 | ns |
| $t_{\text {WI }}$ | $\overline{\text { WR }}$ to INTR Output |  |  | 320 |  | 300 |  | 300 | ns |
| twR | $\overline{\text { WR Strobe Width }}$ |  | 400 |  | 320 |  | 220 |  | ns |
| ${ }^{\text {twCy }}$ | Width of Machine Cycle |  | 3000 |  | 1200 |  | 750 |  | ns |

Note: Test conditions: $t_{W C Y}=3000 \mathrm{~ns}$ for NSC831-1, 1200 ns for NSC831-3, 750 ns for NSC831-4

AC TESTING INPUT/OUTPUT WAVEFORM


## AC TESTING LOAD CIRCUIT

### 5.0 Timing Waveforms



TL/C/5594-5
Note: Diagonal lines indicate interval of invalid data.


TL/C/5594-6
Note: Diagonal lines indicate interval of invalid data.
5.0 Timing Waveforms (Continued)


Note: Diagonal lines indicate interval of invalid data.


[^12]TL/C/5594-8

### 6.0 Pin Descriptions

The following describes the function of all NSC831 input/ output pins. Some of these descriptions reference internal circuits.

### 6.1 INPUT SIGNALS

Master Reset (RESET): An active-high input on the RESET pin initializes the chip causing the three I/O ports (A, B and C) to revert to the input mode. The three ports, the three data direction registers and the mode definition register are reset to low (0).
Chip Enable ( $\overline{\mathbf{C E}_{\mathbf{0}}}, \overline{\mathbf{C E}_{1}}$ ): The CE inputs must be active at the falling edge of ALE. At ALE time, the CE inputs are latched to provide access to the NSC831.
Read ( $\overline{\mathbf{R D}}$ ): when the $\overline{\mathrm{RD}}$ input is an active low, data is read from the AD0-AD7 bus.
Write ( $\overline{\mathrm{WR}}$ ): When the CE inputs are active an active low $\overline{W R}$ input causes the selected output port to be written with the data from the AD0-AD7 bus.
Address Latch Enable (ALE): The trailing edge (high to low transition) of the ALE input signal latches the address/ data present on the ADO-AD7 bus, plus the input control signals on $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{CE}}_{1}$.
Power ( $\mathbf{V}_{\mathbf{c c}}$ ): 5V power supply.
Ground ( $\mathbf{V}_{\mathbf{S S}}$ ): Ground reference.

### 6.2 INPUT/OUTPUT SIGNALS

Bidirectional Address/Data Bus ADO-AD7: The lower 8 bits of the I/O address are applied to these pins, and latched by the trailing edge of ALE. During read operations, 8 bits are present on these pins, and are read when $\overline{\mathrm{RD}}$ is low. During an I/O write cycle, Port A, B, or C is written with the data present on this bus at the trailing edge of the $\overline{W R}$ strobe.
Ports A, B, C (PA0-PA7, PB0-PB7, PC0-PC3): These are general purpose I/O pins. Their input/output direction is determined by the contents of the Data Direction Register (DDRs).

### 7.0 Connection Diagrams

Dual-In-Line Package

| PAO |  |
| :--- | :--- |

TL/C/5594-9
Top View
${ }^{*}$ Tie pins 2, 3, and 4 to either $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.
Order Number NSC831D or N See NS Package Number D40C or N40A


NC = NO CONNECT
TL/C/5594-10
Top View
Order Number NSC831E See NS Package Number E44A

### 8.0 Functional Description

Refer to Figure 1 for a detailed block diagram of the NSC831, while reading the following paragraphs.
Input/Output (I/O): The I/O of the NSC831 contains three sets called Ports. There are two ports (A and B) which contain 8 bits each and one port (Port C) which has 4 bits. Any bit or combination of bits in a port may be addressed with Set or Clear commands. A port can also be addressed as an

### 8.1 BLOCK DIAGRAM



Note: Applicable pinout for 40 pin dual-in-line package within parentheses.
FIGURE 1

8 -bit word (4 bits for Port C). When reading Port C, bits 4-7 will be read as ones. All ports share common functions of Read, Write, Bit-Set and Bit-Clear. Additionally, Port A is programmable for strobed (handshake mode input or output. Port C has a programmable second function for each bit associated with strobed modes. Table I defines the address location of the ports and control registers.
8.0 Functional Description (Continued)

### 8.2 I/O PORTS

There are three I/O ports (labeled A, B and C) on the NSC831. Ports $A$ and $B$ are 8 -bits wide; port $C$ is 4 -bits wide. These ports transfer data between the CPU bus and the peripheral bus and vice versa. The way in which these transfers are handled depends upon the currently programmed operating mode.
The NSC831 can be programmed to operate in four different modes. One of these modes (Basic I/O) allows direct transfer of I/O data without any handshaking between the NSC831 and the peripheral. The other three modes (Strobed I/O) provide for timed transfers of I/O data with handshaking between the NSC831 and the peripheral.
Determination of the NSC831 port's mode, data direction and data is done by five registers which are under program control. The Mode Definition Register determines in which of the four I/O modes the chip will operate. Another register (Data Direction Register) establishes the data direction for each bit in that port. The Data Register holds data to be transferred or that which was received. The final two registers per port allow individual data register bits to be cleared (Bit-Clear Register) or data register bits to be set (Bit-Set Register).
Operation during Strobed I/O utilizes two of the port C pins for handshaking and one port C pin to interrupt the CPU.

### 8.3 REGISTERS

As indicated in the overview, programmable registers control the flow of data through the ports. Table I shows the registers of the NSC831. All registers affecting I/O transfers are in the first grouping of this table.

## - Mode Definition Register (MDR)

The MDR determines the operating mode for port A and whether or not the lower 3-bits of port $C$ will be used for handshaking (Strobed I/O). Port B always transfers data via the Basic I/O mode, regardless of how the MDR is programmed.
The four modes are as follows:
Mode 0-Basic I/O (Input or Output)
Mode 1-Strobed Mode Input
Mode 2—Strobed Mode Output (Active Peripheral Bus)
Mode 3—Strobed Mode Output (TRI-STATE Peripheral Bus)

The address assignment of the MDR is xxx 00111 as shown in Table I. The upper 3 "don't care" bits are determined by the users decode logic (chip enable address). Table II specifies the data that must be loaded into the MDR to select the mode.

## - Data Direction Registers (DDR)

Each port has a DDR that determines whether an individual port bit will be an input or an output. If DDR for the port bit is set to a 1 , then that port bit is an output. If its DDR is reset to a 0 , then it is an input. The DDR bits cannot be individually written to; the entire DDR register is affected by a write to the DDR. Thus, all data bits written must be consistent for all desired port bit directions.

TABLE I. I/O and Timer Address Designations


TABLE II. Mode Definition Register Bit Assignments

| Mode | Bit |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | x | x | x | x | x | x | x | 0 |
| 1 | x | x | x | x | x | x | 0 | 1 |
| 2 | x | x | x | x | x | 0 | 1 | 1 |
| 3 | X | X | X | x | X | 1 | 1 | 1 |

### 8.0 Functional Description (Continued)

Any write or read to the port bits contradicting the direction established by the DDR will not affect the port bits output or input. However, a write to a port bit, defined as an input, will modify the output latch and a read to a port bit, defined as an output, will read this output latch. See Figure 2.

## - Data Registers

These registers contain the actual data being transferred between the CPU and the peripheral. In Basic I/O, data presented by the peripheral (read cycle) will be latched on the falling edge of RD. Data presented by the CPU (write cycle) will be valid after the rising edge of $\overline{W R}$ (see AC characteristics for exact timing).
During Strobed I/O, data presented by the peripheral must be valid on the rising edge of STB. Data received by the peripheral will be valid on the rising edge of STB. Data latched by the port on the rising edge of $\overline{\text { STB }}$ will be preserved until the next CPU read or STB signal.

## - Bit Set-Clear Registers

The I/O features of the RAM-I/O-timer allow modification of a single bit or several bits of a port with the Bit-Set and BitClear commands. The address selected indicates whether a Bit-Set or Clear will take place. The incoming data on the address/data bus is latched at the trailing edge of the $\overline{W R}$ strobe and is treated as a mask. All bits containing is will cause the indicated operation to be performed on the corresponding port bit. All bits of the mask with Os cause the corresponding port bits to remain unchanged. Three sample operations are shown in Table III using port B as an example.

TABLE III. Bit-Set and Clear Examples

| Operation <br> Port B | Set B7 | Clear B2 <br> and B0 | Set B4, B3 <br> and B1 |
| :--- | :---: | :---: | :---: |
| Address | $\mathrm{xxx01101}$ | $\mathrm{xxx01001}$ | $\mathrm{xxx01101}$ |
| Data | 10000000 | 00000101 | 00011010 |
| Port Pins <br> Prior State <br> Next State | 00001111 | 10001111 | 10001010 |

### 8.4 MODES

Two data transfer modes are implemented: Basic I/O and Strobed I/O. Strobed I/O can be further subdivided into three categories: Strobed Input, Strobed Output (active peripheral bus) and Strobed Output (TRI-STATE peripheral bus). The following descriptions detail the functions of these categories.

## - Basic I/O

Basic I/O mode uses the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ CPU bus signals to latch data at the peripheral bus. This mode is the permanent mode of operation for ports B and C . Port A is in this mode if the MDR is set to mode 0 . Read and write byte operations and bit operations can be done in Basic I/O. Timing for these modes is shown in the AC Characteristics Table and described with the data register definitions.
When the NSC831 is reset, all registers are cleared to zero. This results in the basic mode of operation being selected, all port bits are made inputs and the output latch for each port bit is cleared to zero. The NSC831, at this point, can read data from any peripheral port without further set-up. If outputs are desired, the CPU merely has to program the appropriate DDR and then send data to the data ports.

### 8.0 Functional Description (Continued)

## - Strobed I/O

Strobed I/O Mode uses the STB, BF and INTR signals to latch the data and indicate that new data is available for transfer. Port A is used for the transfer of data when in any of the Strobed modes. Port B can still be used for Basic I/O and the lower 3-bits of port C are now the three handshake signals for Strobed I/O. Timing for this mode is shown in the AC Characteristic Tables.

Initializing the NSC831 for Strobed I/O Mode is done by loading the data shown in Table IV into the specified register. The registers should be loaded in the order (left to right) that they appear in Table IV.

TABLE IV. Mode Definition Register Configurations

| Mode | MDR | DDR Port A | $\begin{gathered} \text { DDR } \\ \text { Port C } \end{gathered}$ | Port C Output Latch |
| :---: | :---: | :---: | :---: | :---: |
| Basic I/O | xxxxxxx0 | Port bit directions are determined by the bits of each port's DDR |  |  |
| Strobed Input | xxxxxx01 | 00000000 | xxx011 | xxx1xx |
| Strobed Output (Active) | xxxxx011 | 11111111 | xxx011 | xxx1xx |
| Strobed Output (TRI-STATE) | xxxxx111 | 11111111 | xxx011 | xxx1xx |

- Strobed Input (Mode 1)

During strobed input operations, an external device can load data into port A with the $\overline{\text { STB }}$ signal. Data is input to the PAO-7 input latches on the leading (negative) edge of STB,
causing BF to go high (true). On the trailing (positive) edge of STB the data is latched and the interrupt signal, $\overline{\text { INTR }}$, becomes valid indicating to the CPU that new data is available. INTR becomes valid only if the interrupt is enabled, that is the output data latch for PC2 is set to 1 .
When the CPU reads port $A$, address $x$ ' 00 , the trailing edge of the $\overline{\mathrm{RD}}$ strobe causes BF and INTR to become inactive, indicating that the strobed input cycle has been completed.

## - Strobed Output-Active (Mode 2)

During strobed output operations, an external device can read data from port $A$ using the $\overline{\text { STB }}$ signal. Data is initially loaded into port A by the CPU writing to I/O address x'00. On the trailing edge of $\overline{W R}, \overline{I N T R}$ is set inactive and BF becomes valid indicating new data is available for the external device. When the external device is ready to accept the data in port A it pulses the STB signal. The rising edge of $\overline{\text { STB }}$ resets BF and activates the $\overline{\text { NTR }}$ signal. $\overline{\text { INTR }}$ becomes valid only if the interrupt is enabled, that is the output latch for PC2 is set to 1 . INTR in this mode indicates a condition that requires CPU intervention (the output of the next byte of data).

## - Strobed Output-TRI-STATE (Mode 3)

The Strobed Output TRI-STATE Mode and the Strobed Output active (peripheral) bus mode function in a similar manner with one exception. The exception is that the data signals on PAO-7 assume the high impedance state at all times except when accessed by the STB signal. Thus, in addition to its timing function, $\overline{\text { STB }}$ enables port A outputs to active logic levels. This Mode 3 operation allows other data sources, in addition to the NSC831, to access the peripheral bus. Strobed Mode 3 is identical to Strobed Mode 2, except as indicated above.

Example Mode 1 (Strobed Input):

| Action Taken | $\overline{\text { INTR }}$ | BF | Results of Action |
| :---: | :---: | :---: | :---: |
| INITIALIZATION |  |  |  |
| Reset NSC831 | H | L | Basic input mode all ports. |
| Load 01'H into MDR | H | L | Strobed input mode entered; no byte loads to port C after this step; bit-set and clear commands to $\overline{\text { NTTR }}$ and BF no longer work. |
| Load 00'H into DDR A | H | L | Sets data direction register for port A to input; data from port A peripheral bus is available to the CPU if the STB signal is used, other handshake signals aren't initialized, yet. |
| Load 03'H into DDR C | H | L | Sets data direction register of port C; buffer full signal works after this step and it is unaffected by the bit-set and clear registers. |
| Load 04'H into Port C Bit-Set Register | H | L | Sets output latch (PC2) to enable $\overline{\mathrm{NTR}}$; $\overline{\mathrm{NTR}}$ will latch active whenever $\overline{\text { STB }}$ goes low; $\overline{\text { INTR }}$ can be disabled by a bit-clear to PC2.* |
| OPERATION |  |  |  |
| STB pulses low | L | H | Data on peripheral bus is latched into port $A$; $\overline{\mathrm{NTR}}$ is cleared by a CPU read of port $A$ or a bit-clear of STB. |
| CPU reads Port A | H | L | CPU gets data from port $A$; $\overline{\mathrm{NTR}}$ is cleared; peripheral is signalled to send next byte via an inactive BF signal. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2). |

[^13]
### 8.0 Functional Description (Continued)

Example Mode 2 (Strobed Output-active peripheral bus):

| Action Taken | INTR | BF | Results of Action |
| :---: | :---: | :---: | :---: |
| INITIALIZE |  |  |  |
| Reset NSC831 | H | L | Basic input mode all ports. |
| Load 03'H into MDR | H | L | Strobed output mode entered; no byte loads to port C after this step; bit-set and clear commands to $\overline{\mathrm{NTR}}$ and BF no longer work. |
| Load FF'H into DDR A | H | L | Sets data direction register for port $A$ to output; data from port $A$ is available to the peripheral if the $\overline{\text { STB }}$ signal is used other handshake signals aren't initialized, yet. |
| Load 03'H into DDR C | H | L | Sets data direction register of port C ; buffer full signal works after this step and it is unaffected by the bit-set and clear registers |
| Load 04'H into Port C Bit-Set Register | L | L | Sets output latch (PC2) to enable $\overline{\text { INTR; active }}$ INTR indicates that CPU should send data; $\overline{\text { INTR }}$ becomes inactive whenever the CPU loads port A; INTR can be disabled by a bit-clear to STB.* |
| OPERATION |  |  |  |
| CPU writes to Port A | H | H | Data on CPU bus is latched into port $A$; $\overline{\text { NTR }}$ is set by the CPU write to port A; active BF |
| $\overline{\text { STB }}$ pulses low | L | L | indicates to peripheral that data is valid; Peripheral gets data from port A; INTR is reset active; The active INTR signals the CPU to send the next byte. Repeat last two steps until EOT at which time CPU sends bit-clear to the output latch (PC2). |

*Port C can be read by the CPU at any time, allowing polled operation instead of interrupt driven operation.

## - Handshaking Signals

In the Strobed mode of operation, the lower 3-bits of port C transmit/receive the handshake signals ( $\mathrm{PCO}=\overline{\mathrm{NTR}}$, $\mathrm{PC} 1=\mathrm{BF}, \mathrm{PC} 2=\overline{\mathrm{STB}})$.
INTR (Strobe Mode Interrupt) is an active-low interrupt from the NSC831 to the CPU. In strobed input mode, the CPU reads the valid data at port A to clear the interrupt. In strobed output mode, the CPU clears the interrupt by writing data to port A .
The INTR output can be enabled or disabled, thus giving it the ability to control strobed data transfer. It is enabled or disabled, respectively, by setting or clearing bit 2 of the port C output data latch (STB).
PC2 is always an input during strobed mode of operation, its output data latch is not needed. Therefore, during strobed mode of operation it is internally gated with the interrupt signal to generate the INTR output. Reset clears this bit to zero, so it must be set to one to enable the INTR pin for strobed operation.

Once the strobed mode of operation is programmed the only way to change the output data latch of PC2 is by using the Bit-Set and Clear registers. The port C byte write command will not alter the output data latch of PC2 during the strobed mode of operation.
$\overline{\text { STB }}$ (Strobe) is an active low input from the peripheral device, signalling a data transfer. The NSC831 latches data on the rising edge of $\overline{\text { STB }}$ if the port bit is an input and the peripheral should latch data on the rising edge of STB if the port bit is an output.
BF (Buffer Full) is a high active output from the NSC831. For input port bits, it indicates that new data has been received from the peripheral. For output port bits, it indicates that new data is available for the peripheral.
Note: In either input or output mode the BF may be cleared by rewriting the MDR.

### 9.0 NSC831/883B MIL-STD-883 Class B Screening

National Semiconductor offers the NSC831D and NSC831E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices.

Electrical testing is performed in accordance with RETS831X, which tests or guarantees all of the electrical performance characteristics of the NSC831 data sheet. A copy of the current revision of RETS831X is available upon request. The following table is the MIL-STD-883 flow as of the date of publication.

100\% Screening Flow

| Test | MIL-STD-883 Method/Condition | Requirement |
| :--- | :--- | :---: |
| Internal Visual | 2010 B | $100 \%$ |
| Stabilization Bake | $1008 \mathrm{C} 24 \mathrm{Hrs}$. @ $+150^{\circ} \mathrm{C}$ | $100 \%$ |
| Temperature Cycling | $1010 \mathrm{C} 10 \mathrm{Cycles}-65^{\circ} \mathrm{C} /+150^{\circ} \mathrm{C}$ | $100 \%$ |
| Constant Acceleration | $2001 \mathrm{E} 30,000 \mathrm{Gs}, \mathrm{Y} 1$ Axis | $100 \%$ |
| Fine Leak | 1014 A or B | $100 \%$ |
| Gross Leak | 1014 C | $100 \%$ |
| Burn-In | $1015160 \mathrm{Hrs}$. @ $+125^{\circ} \mathrm{C}$ (using | $100 \%$ |
| burn-in circuits shown below) |  |  |
| Final Electrical | $+25^{\circ} \mathrm{C}$ DC per RETS831X | $100 \%$ |
| PDA | $5 \%$ Max |  |
|  | $+125^{\circ} \mathrm{C}$ AC and DC per RETS831X | $100 \%$ |
|  | $-55^{\circ} \mathrm{C} \mathrm{AC}$ and DC per RETS831X | $100 \%$ |
| QA Acceptance | $+25^{\circ} \mathrm{C} \mathrm{AC} \mathrm{per} \mathrm{RETS831X}$ | $100 \%$ |
| Quality Conformance | 5005 |  |
| External Visual | 2009 | Sample per |
|  |  | $100 \%$ |

### 10.0 Burn-In Circuit

5242HR
NSC831AD/883B (Dual-In-Line)


### 11.0 Timing Diagram



TL/C/5594-14

[^14]
### 12.0 Ordering Information



Note 1: Do not specify a temperature option: all parts are screened to military temperature.

### 13.0 Reliability Information (NSC831)

Gate Count 1900
Transistor Count 7400

# NSC858 Universal Asynchronous Receiver/Transmitter 

## General Description

The NSC858 is a CMOS programmable Universal Asynchronous Receiver/Transmitter (UART). It has an on chip programmable baud rate generator. The UART, which is fabricated using microCMOS silicon gate technology, functions as a serial receiver/transmitter interface for your microcomputer system.
The transmitter converts parallel data from the CPU to serial form and shifts it out in the standard asynchronous communication data format. Appropriate start, parity, and stop bits are added to the outgoing serial stream. Incoming serial data is converted to parallel form by the receiver. The receiver checks incoming data for errors (parity, overrun, framing or break interrupt) and then converts it from serial to parallel for transfer to the CPU. Five pins on the chip are available for modem control functions or general purpose I/O.
The NSC858 has a programmable baud generator that is capable of dividing the timing reference clock input by divisors of 1 to ( $2^{16}-1$ ), and producing a 1X, 16X, 32X, 64X clock for driving the transmitter and/or receiver logic. Both the transmitter and receiver can either be driven by an external clock or the internal baud rate generator. The NSC858 has an interrupt system that can be tailored to the user's requirements. In addition to the CMOS power consumption levels there are hardware and software power down modes which further reduce power consumption levels.

## Features

- Maximum baud rate 256k BPS (16X), 1M BPS (1X)
- Programmable baud rate generator
- Double buffered receiver and transmitter
- Independently configured receiver and transmitter
- 5-, 6-, 7-, 8-bit characters
- Odd, even, force high, force low, or no parity
- $1,1 \frac{1}{2}, 2$ stop bits
- Five bits modem I/O or general purpose I/O (3 input, 2 output)
- Programmable auto enables for $\overline{\mathrm{CTS}}$ and $\overline{\mathrm{DCD}}$
- Local and remote loopback diagnostics
- False start bit detection
- Break condition detection and generation
- Program polled, or interrupt driven operation
- 8 maskable status conditions for receiver and transmitter interrupt
- 4 maskable status conditions for modem interrupt
- Variable power supply ( $2.4 \mathrm{~V}-6.0 \mathrm{~V}$ )
- Low power consumption with software and hardware power down modes
- 8-bit multiplexed address/data bus directly compatible with NSC800TM


## System Configuration



## Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS

### 2.0 OPERATING CONDITIONS

3.0 DC ELECTRICAL CHARACTERISTICS
4.0 AC ELECTRICAL CHARACTERISTICS
5.0 TIMING WAVEFORMS

### 6.0 CONNECTION DIAGRAMS

### 7.0 PIN DESCRIPTIONS

7.1 Input Signals
7.2 Output Signals
7.3 Input/Output Signals

### 8.0 BLOCK DIAGRAM

### 9.0 REGISTERS

9.1 Receiver and Transmitter Holding Register
9.2 Receiver Mode Register
9.3 Transmitter Mode Register
9.4 Global Mode Register
9.5 Command Register
9.0 REGISTERS (Continued)
9.6 RT Status Register
9.7 RT Status Mask Register
9.8 Modem Status
9.9 Modem Mask Register
9.10 Power Down Register
9.11 Master Reset Register
9.12 Baud Rate Generator Divisor Latch
10.0 FUNCTIONAL DESCRIPTION
10.1 Programmable Baud Generator
10.2 Receiver and Transmitter Operation
10.3 Transmitter Operation
10.4 Typical Clock Circuits
10.5 Receiver Operation
10.6 Programming the NSC858
10.7 Diagnostic Capabilities
11.0 ORDERING INFORMATION
12.0 RELIABILITY INFORMATION

### 1.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Voltage on Any Pin with |  |
| $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |  |
| Respect to Ground | 7 V |
| Maximum $\mathrm{V}_{\mathrm{CC}}$ | 1 W |
| Power Dissipation | $300^{\circ} \mathrm{C}$ |

2.0 Operating Conditions $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

Ambient Temperature
Industrial
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Commercial $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
3.0 DC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logical 1 Input Voltage |  | 0.8 V CC |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Logical 0 Input Voltage |  | 0 |  | 0.2 VCC | V |
| $\mathrm{V}_{\mathrm{HY}}$ | Hysteresis at RESET IN Input | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.25 | 0.5 |  | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logical 1 Output Voltage | $\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Logical 1 Output Voltage | $\mathrm{I}_{\text {OUT }}=-10 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.5$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Logical 0 Output Voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ except $\mathrm{X}_{\text {OUT }}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Logical 0 Output Voltage | l ${ }_{\text {OUT }}=10 \mu \mathrm{~A}$ | 0 |  | 0.1 | V |
| IIL | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{IOL}^{2}$ | Output Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ | -10.0 |  | 10.0 | $\mu \mathrm{A}$ |
| ICC | Active Supply Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2 | 10 | mA |
| IHPD | Current Hardware Power Down | Pin $\overline{\mathrm{PD}}=0$, No Resistive Output Loads, $\mathrm{V}_{I N}=0 \mathrm{~V} \text { or } \mathrm{V}_{I N}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 |  | $\mu \mathrm{A}$ |
| ISPD | Current Software Power Down | Power Down Reg Bit $0=1$, No Resistive Output Loads, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 300 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 6 | 10 | pF |
| Cout | Output Capacitance |  |  | 8 | 12 | pF |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | (Note 2) | 2.4 | 5 | 6 | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.
Note 2: Operation at lower power supply voltages will reduce the maximum operating speed. Operation at voltages other than $5 \mathrm{~V} \pm 10 \%$ is guaranteed by design, not tested.

AC Testing Input/Output Waveform


TL/C/5593-2

AC Testing Load Circuit


TL/C/5593-3

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUS |  |  |  |  |  |  |
| $t_{\text {AS }}$ | Address 0-7 Set-Up Time |  | 40 |  |  | ns |
| $t_{\text {AH }}$ | Address 0-7 Hold Time |  | 30 |  |  | ns |
| $\mathrm{t}_{\text {ALE }}$ | ALE Strobe Width (High) |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {ARW }}$ | ALE to Read or Write Strobe |  | 75 |  |  | ns |
| tcrw | Chip Enable to Read or Write |  | 100 |  |  | ns |
| $t_{\text {RD }}$ | Read Strobe Width |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {DDR }}$ | Data Delay from Read |  |  | 180 | 200 | ns |
| $\mathrm{t}_{\text {RDD }}$ | Data Bus Disable |  |  |  | 75 | ns |
| ${ }^{t_{C H}}$ | Chip Enable Hold After Read or Write |  | 60 |  |  | ns |
| $t_{\text {RWA }}$ | Read or Write to Next ALE |  | 45 |  |  | ns |
| $t_{\text {WR }}$ | Write Strobe Width |  | 200 | 250 |  | ns |
| $t_{\text {DS }}$ | Data Set-Up Time |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 75 |  |  | ns |
| MODEM |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MD }}$ | $\overline{\text { WR Command Reg. to Modem }}$ Outputs Delay |  |  | 180 |  | ns |
| ${ }^{\text {tSIM }}$ | Delay to Set Interrupt from Modem Input |  |  | 200 |  | ns |
| $t_{\text {RIM }}$ | Delay to Reset Modem Status Interrupt from $\overline{\mathrm{RD}}$ |  |  | 240 |  | ns |
| ${ }^{\text {tSMI }}$ | $\overline{\mathrm{WR}}$ to Status Mask Reg., Delay to $\overline{\mathrm{RTI}}$ |  |  |  | 230 | ns |
| POWER DOWN |  |  |  |  |  |  |
| tPCS | Power Down to All Clocks Stopped |  |  | 1 | 2 | $\mathrm{t}_{\mathrm{BII}}+\mathrm{t}_{\text {XC }}$ |
| tPCR | Power Down Removed to Clocks Running |  |  | 1 | 2 | $\mathrm{t}_{\mathrm{BII}}+\mathrm{t}_{\text {XC }}$ |
| tpXS | Power Down Removed to XTAL Oscillator Stable | When Using On Chip Inverter for Oscillator Circuit |  | 100 |  | ms |
| tPSE | Power Down Set-Up to $\overline{R D}$ or WR Edge |  | 160 | 260 |  | ns |
| $t_{\text {EPI }}$ | $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ Edge Following $\overline{\mathrm{PD}}$ to Internal Signals | Enable or Disable |  | 100 |  | ns |
| BAUD GENERATOR |  |  |  |  |  |  |
| ${ }_{\text {t }}{ }_{\text {H }}$ | XTAL In High |  | 100 |  |  | ns |
| ${ }_{\text {tXL }}$ | XTAL In Low |  | 100 |  |  | ns |
| $\mathrm{f}_{\mathrm{BRC}}$ | Baud Rate Clock Input Frequency |  |  |  | 4.1 | MHz |
| $\mathrm{t}_{\mathrm{BD} 1}$ | Baud Out Delay $\div 1$ |  |  | 160 |  | ns |
| $\mathrm{t}_{\mathrm{BD} 2}$ | Baud Out Delay $\div 2$ |  |  | 200 |  | ns |
| $\mathrm{t}_{\text {BD3 }}$ | Baud Out Delay $\div 3$ |  |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{BDN}}$ | Baud Out Delay $\div \mathrm{N}>3$ |  |  | 200 |  | ns |
| ${ }^{\text {txc }}$ | Baud Clock Cycle | $t_{X C}=\frac{1}{f_{\mathrm{BRC}}}$ | 243 |  |  | ns |

4.0 AC Electrical Characteristics
(Continued)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSMITTER |  |  |  |  |  |  |
| ${ }_{\text {t }}$ CD | TxD Delay from $\overline{\mathrm{TXC}}$ | External Clock |  | 220 |  | ns |
|  |  | Internal Clock |  | 140 |  | ns |
| ${ }^{\text {t }}$ XC | Cycle Time $\overline{\text { TxC }}$ | 16X, 32X, 64X Clock Factor | 243 |  |  | ns |
|  |  | 1X Clock Factor | 1000 |  |  | ns |
| ${ }_{\text {t }}$ ch | $\overline{\mathrm{TXC}}$ High |  | 100 |  |  | ns |
| ${ }_{\text {t }}^{\text {TCL }}$ | TxC Low |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {HRI }}$ | $\overline{\text { WR }}$ TxHR to Reset TxBE $\overline{\text { RTI }}$ |  |  | 260 |  | ns |
| $\mathrm{th}_{\text {HTS }}$ | $\overline{\text { WR TxHR to TxD Start }}$ |  | 2 | 3 | 4 | $\mathrm{t}_{\text {BIT }}$ |
| $\mathrm{t}_{\text {TSI }}$ | Skew Start Bit to $\overline{\text { RTI }}$ |  | -100 | +20 | +120 | ns |
| $\mathrm{t}_{\text {ETS }}$ | Enable Tx to Start Bit |  | 3 | 4 | 5 | $\mathrm{t}_{\text {BIT }}$ |
| ${ }_{\text {tiIT }}{ }^{1}$ | One Bit Time | 1X | 1000 |  |  | ns |
|  |  | 16X | 3.88 |  |  | $\mu \mathrm{s}$ |
|  |  | 32 X | 7.77 |  |  | $\mu \mathrm{s}$ |
|  |  | 64X | 15.55 |  |  | $\mu \mathrm{s}$ |


| RECEIVER |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RS }}$ | RxD Set-Up | 1X Clock Factor |  | 160 |  | ns |
| $\mathrm{t}_{\mathrm{RH}}$ | RxD Hold | 1X Clock Factor |  | 100 |  | ns |
| $t_{\text {RXC }}$ | Cycle time $\overline{\mathrm{RxC}}$ | 16X, 32X, 64X Clock Factor | 243 |  |  | ns |
|  |  | 1X Clock Factor | 1000 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | $\overline{\mathrm{RxC}}$ High |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{RCL}}$ | $\overline{\mathrm{RxC}}$ Low |  | 100 |  |  | ns |
| $t_{\text {RRI }}$ | $\overline{\mathrm{RD}}$ to Reset $\overline{\mathrm{RTI}}$ |  |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{BIT}}{ }^{1}$ | One Bit Time | 1 X | 1000 |  |  | ns |
|  |  | 16X | 3.88 |  |  | $\mu \mathrm{s}$ |
|  |  | 32X | 7.77 |  |  | $\mu \mathrm{S}$ |
|  |  | 64X | 15.55 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {ERS }}$ | Enable Rx to Correctly Detect Start Bit | All Clock Factors | 2 | 3 | 4 | $\mathrm{t}_{\mathrm{RXC}}$ |
| $\mathrm{t}_{\mathrm{RNO}}$ | Read RxHR Before Next Data; No OE |  | 240 |  |  | ns |
| $t_{\text {BI }}$ | $\overline{\mathrm{RxC}}$, Break to $\overline{\mathrm{RTI}}$ |  |  | 340 |  |  |
| $t_{\text {REI }}$ | Receiver Error Int |  |  | 1/2 Clock Factor |  | $t_{\text {RXC }}$ |
| $\mathrm{t}_{\text {RDI }}$ | Receiver Ready Int |  |  | $t_{\text {REI }}+1$ |  | $t_{\text {RXC }}$ |
| $t_{\text {RSI }}$ | $\overline{\mathrm{RxC}}$ to $\overline{\mathrm{RTI}}$ |  |  | 300 |  | ns |
| RESET TIMING |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MR }}$ | MR Pulse Width |  |  | 100 |  | ns |
| $t_{\text {RA }}$ | MR to ALE if Valid $\overline{W R}$ or $\overline{\mathrm{RD}}$ Cycle |  |  | 100 |  | ns |

Note 1: $\mathrm{t}_{\mathrm{BIT}}=\mathrm{t}_{\mathrm{TXC}} \times$ Clock Factor (1, 16, 32, 64), transmitter
$t_{\text {BIT }}=t_{\text {RXC }} \times$ Clock Factor $(1,16,32,64)$, receiver
$t_{\mathrm{BIT}}=\frac{1}{\text { Baud Rate }}$

### 5.0 Timing Waveforms



TL/C/5593-4
Note: The internal write is made inactive by either the next ALE or $\overline{\mathrm{CE}}$ going invalid

## Modem Timing




TL/C/5593-6


### 5.0 Timing Waveforms (Continued)



## Baud Out Timing



TL/C/5593-11
5.0 Timing Waveforms (Continued)

5.0 Timing Waveforms (Continued)

## Receiver Timing




TL/C/5593-17


### 5.0 Timing Waveforms (Continued)

## Receiver Timing (Continued)



TL/C/5593-21


### 6.0 Connection Diagrams

## Dual-In-Line Package



Top View
Order Number NSC858D or N See NS Package D28C or N28B

## Leadless Chip Carrier



TL/C/5593-24

## Top View

Order Number NSC858E See NS Package Number E44A

### 7.0 Pin Descriptions

### 7.1 INPUT SIGNALS

Master Reset (MR): active high, Pin 1. This Schmitt trigger input has a 0.5 V typical hysteresis. When high, the following registers are cleared: receiver mode, transmitter mode, global mode, R-T status (except for TxBE which is set to one), R-T status mask, modem mask, command (which disables receiver " $R x$ " and the transmitter "Tx"), power down, and receiver holding. In the modem status register, $\Delta \mathrm{CTS}$, $\triangle D C D, \triangle D S R, B R K$ and $\triangle B R K$ are cleared.


TL/C/5593-25
Top View
Order Number NSC858V
See NS Package Number V44A

Chip Enable ( $\overline{\mathbf{C E}}$ ): active low, Pin 2. Chip enable must be low during a valid read or write pulse in order to select the device. Chip enable is not latched.
Read ( $\overline{\mathrm{RD}}$ ): active low, Pin 3. While the chip is enabled the CPU latches data from the selected register on the rising edge of $\overline{\mathrm{RD}}$.
Write ( $\overline{\mathrm{WR}}$ ): active low, Pin 4. While the chip is enabled it latches data from the CPU on the rising edge of $\overline{W R}$.
Address Latch Enable (ALE): negative edge sensitive, Pin 5. The negative edge (high to low) of ALE latches the address for the register select during a read or write operation.

### 7.0 Pin Descriptions (Continued)

Power Down ( $\overline{\mathrm{PD}}$ ): active low, Pin 17. When active it disables all internal clocks, shuts off the oscillator, clears RxE, TxE, and break control bits in the command register. All other registers retain their data. Unlike software power down, $\overline{\mathrm{PD}}$ also disables the internal ALE, $\overline{\mathrm{CE}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, address and data paths for minimum power consumption. Registers cannot be accessed in hardware power down; they may be in software power down.
Receiver Data (RxD): Pin 21. This accepts serial data input from the communications link (peripheral device, modem, or data set). Serial data is received least significant bit (LSB) first. "Mark" is high (1), "space" is low (0).
Data Carrier Detect ( $\overline{\mathbf{D C D}}$ ): active low, Pin 23. Can be used as a modem or general purpose input. When this modem input is low it indicates that the data carrier has been detected by the modem or data set. The $\overline{\mathrm{DCD}}$ signal is a modem control function input whose complement value can be tested by the CPU by reading bit 5 (DCD) of the modem status register. Bit 1 ( $\triangle D C D$ ) of the modem status register indicated whether the $\overline{\mathrm{DCD}}$ input has changed state since the previous reading of the modem status register. $\overline{\mathrm{DCD}}$ can also be programmed to become an auto enable for the receiver.
NOTE: Whenever the DCD bit of the modem status register changes state, an interrupt is generated if the $\triangle D C D$ mask and the DSCHG mask bits are set.
Clear to Send (CTS): active low, Pin 26. Can be used as a modem or a general purpose input. The CTS inputs complement can be tested by the CPU by reading bit 4 (CTS) of the modem status register. Bit 0 ( $\triangle C T S$ ) of the modem status register indicates whether the $\overline{\mathrm{CTS}}$ input has changed state since the previous reading of the modem status register. CTS can be programmed to automatically enable the transmitter. Note: Whenever the CTS bit of the modem status register changes state, an interrupt is generated if the $\triangle$ CTS mask and the DSCHG mask bits are set.
Data Set Ready ( $\overline{\mathrm{DSR}}$ ): active low, Pin 27. Can be used as a modem or a general purpose input. When this modem input is low it indicates that the modem or data set is ready to establish the communication link and transfer data with the NSC858. The $\overline{\mathrm{DSR}}$ is a modem-control function input whose complement value can be tested by the CPU by reading bit 6 (DSR) of the modem status register. Bit 2 ( $\triangle \mathrm{DSR}$ ) of the modem status register indicates whether the ( $\overline{\mathrm{DSR}}$ ) input has changed state since the previous reading of the modem status register.
NOTE: Whenever the DSR bit of the modem status register changes state, an interrupt is generated if $\triangle$ DSR mask and the DSCHG mask bits are set.
Power ( $\mathbf{V}_{\text {CC }}$ ): Pin 28. +5 V supply.
Ground (GND): Pin 14. Ground (OV) supply.

### 7.2 OUTPUT SIGNALS

Transmit Data (TxD): Pin 19: Composite serial data output to the communication link (peripheral, modem or data set) least significant bit first. The TxD signal is set to the marking (logic 1) state upon a master reset. In hardware or software power down this pin will always be a one.
Receiver-Transmitter Interrupt (ㅈTI): active low, Pin 22. Goes low when any R-T status register bit and its corresponding mask bit are set. This bit can change states during either hardware or software power down due to a change in modem status information.

Request to Send ( $\overline{\mathbf{R T S}}$ ): active low, Pin 24. Can be used as a modem or a general purpose output. When this modem output is low it informs the modem or data set that the NSC858 is ready to transmit data. The $\overline{\text { RTS }}$ output or general purpose output signal can be set to an active low by programming bit 6 of the command register with a 1 . The $\overline{\text { RTS }}$ signal is set high upon a master reset operation. During remote loopback $\overline{\mathrm{RTS}}$ signal reflects the complement of bit 6 of the command register. During local loopback the RTS signal is forced to its inactive state (high). $\overline{R T S}$ cannot change states during hardware power down; it can during software power down.
Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ): active low, Pin 25. Can be used as a modem or general purpose output. When this modem output is low it informs the modem or data set that the NSC858 is ready to communicate. The DTR output or the general purpose output signal can be set to an active low by programming bit 7 of the command register with a 1. The DTR signal is set high upon a master reset operation. During remote loopback $\overline{\mathrm{DTR}}$ signal reflects the complement of bit 7 of the command register. During local loopback the DTR signal is forced to its inactive state (high). $\overline{\text { DTR }}$ signal cannot change state during hardware power down; it can during software power down.

### 7.3 INPUT/OUTPUT SIGNALS

Address/Data Bus (AD0-AD7): Pins 6-13. The multiplexed bidirectional address/data bus, AD0-AD7 pins, are in the high impedance state when the NSC858 is not selected or whenever it is in hardware power down. AD0-AD3 are latched on the trailing edge of ALE, providing the four address inputs. The rising edge of the $\overline{\mathrm{WR}}$ input enables 8 bits to be written in, through AD0-AD7, to the addressed register. $\overline{R D}$ input enables 8 bits to be read from a register out through AD0-AD7.
Transmitter Clock/Baud Rate Generator Output (TxC/ BRGOUT): Pin 18. If the transmitter is programmed for an external clock, $\overline{T x C}$ is an input. If the transmitter is programmed for an internal clock, then the Baud Rate Generator is used for the transmitter, and it is output at $\overline{\mathrm{TXC}} /$ $\overline{\text { BRGOUT} \text {. In either case, } \overline{T x C} / \overline{B R G O U T} \text { signal is running at }}$ 1X, 16X, 32X, 64X the data rate, as selected by the clock factor. If this pin is used as an output it will be set to a zero $(0)$ in both hardware and software power down.
Receiver Clock/Baud Rate Generator Output ( $\overline{\mathrm{RXC}}$ / BRGOUT): Pin 20. If the receiver is programmed for an external clock, RxC is an input. If the receiver is programmed for an internal clock, the Baud Rate Generator is used for the receiver, and it is output at $\overline{\mathrm{RxC}} / \overline{\mathrm{BRGOUT}}$. In either case, $\overline{\mathrm{RxC}} / \overline{\mathrm{BRGOUT}}$ signal is running at $1 \mathrm{X}, 16 \mathrm{X}, 32 \mathrm{X}, 64 \mathrm{X}$, the data rate as selected by the clock factor. If this pin is programmed as an output it will be set to one (1) in both hardware and software power down.

Crystal (XIN, XOUT): Pins 15, 16. These two pins connect the main timing reference. A crystal network can be connected across these two pins, or a square wave can be driven into XIN with XOUT left floating. In hardware and software power down XOUT is set to a 1 . Ground XIN when using both RxC and TxC to supply external clocks to the UART.

### 8.0 Block Diagram



TL/C/5593-26
FIGURE 1. NSC858 Functional Block Diagram

### 9.0 Registers

The system programmer may access control of any of the NSC858 registers summarized in Table I via the CPU. These 8 -bit registers are used to control NSC858 operation and to transmit and receive data.

TABLE I. Register Address Designations

| Address |  |  |  | Register | Read/ <br> Write |
| :---: | :---: | :---: | :---: | :--- | :---: |
| $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |  |  |
| 0 | 0 | 0 | 0 | Rx Holding | R |
| 0 | 0 | 0 | 0 | Tx Holding | W |
| 0 | 0 | 0 | 1 | Receiver Mode | R/W |
| 0 | 0 | 1 | 0 | Transmitter Mode | R/W |
| 0 | 0 | 1 | 1 | Global Mode | R/W |
| 0 | 1 | 0 | 0 | lommand | R/W |
| 0 | 1 | 0 | 1 | Baud Rate Generator Divisor |  |
|  |  |  |  | Latch (Lower) | R/W |
| 0 | 1 | 1 | 0 | Baud Rate Generator Divisor |  |
|  |  |  |  | Latch (Upper) | R/W |
| 0 | 1 | 1 | 1 | R-T Status Mask | R/W |
| 1 | 0 | 0 | 0 | R-T Status | R |
| 1 | 0 | 0 | 1 | Modem Status Mask | R/W |
| 1 | 0 | 1 | 0 | Modem Status | R |
| 1 | 0 | 1 | 1 | Power Down | R/W |
| 1 | 1 | 0 | 0 | Master Reset | W |

Note: Offset address OD, OE, OF are unused.

### 9.1 RECEIVER AND TRANSMITTER HOLDING REGISTER

A read to offset location 00 will access the Receiver holding register; a write will access the Transmitter holding register.

### 9.2 RECEIVER MODE REGISTER

The system programmer specifies the data format of the receiver (which may differ from the transmitter) by programming the Receiver mode register at offset location "01." This read/write register programs the parity, bits/character, auto enable option, and clock source. When bit 6 of this register is set high the receiver will be enabled any time the $\overline{\mathrm{DCD}}$ signal input is low (provided CRO $=1$ ). When bit 7 is set to a " 1 " the receiver clock source is the internal baud rate generator and $\overline{\mathrm{RxC}}$ is then an output. After reset this register is set to "00."
TABLE II. Receiver Mode Register (Address "01") (Bits RMO-7)


### 9.0 Registers (Continued)

### 9.3 TRANSMITTER MODE REGISTER

The system programmer specifies the data format of the transmitter (which may differ from the receiver) by programming the transmitter mode register at offset location " 02. ."

## TABLE III. Transmit Mode Register (Address "02") (Bits TMO-7)



TL/C/5593-28
The transmitter mode register is similar in operation to the receiver mode register except for the addition of the Transmit Abort End Condition (TAEC). If this bit is set to a one when a request to disable the transmitter or send a break is pending then the data in the shift register and holding register will be transmitted prior to such action occurring. If TAEC equals 0 then the action will take place after the shift register has been emptied. When bit 6 of this register is set high the transmitter will be enabled any time the CTS signal is low (provided CR1 = 1). When bit 7 is set to a " 1 " the transmitter clock source is the internal baud rate generator, and $\overline{\mathrm{TxC}}$ is then an output. After reset this register is set to " 00 ."

### 9.4 GLOBAL MODE REGISTER

This register is used to program the number of stop bits and the clock factor for both the receiver and transmitter. Only the lower four bits of this register are used, the upper four can be programmed as don't cares and they will be read back as zeros. Programming the number of stop bits is for the transmitter only; the receiver always checks for one stop bit. If a 1 X clock factor with 1.5 stop bits is selected for the transmitter the number of stop bits will default to 1 . After reset this register is set to " 00 ."
Note: Selecting the 1 x clock requires that the clock signal be sent or received along with the data.

## TABLE IV. Global Mode Register (Address " 03 ")

 (Bits GMO-3)

TL/C/5593-29
Bits 4-7 are don't care, read as 0s.

### 9.5 COMMAND REGISTER

The Command register is an eight bit read/write register which is accessed at offset location "04." After reset the command register equals " 00 ."

## TABLE V. Command Register (Address "04") (Bits CRO-7)



TL/C/5593-30
Bit 0: Receive Enable, when set to a one the receiver is enabled. If auto enable for the receiver has been programmed then in addition to $\mathrm{CR} 0=1$, the $\overline{\mathrm{DCD}}$ input must be low to enable receiver.
Bit 1: Transmitter Enable, when set to a one the transmitter is enabled. If auto enable for the transmitter is programmed then in addition to CR1=1, the CTS input must be low to enable transmitter.
Bit 2: A zero selects local loopback and a one selects remote loopback.
Bit 3: A one enables either of the diagnostic modes selected in bit 2 of the command register.
Bits 4 and 5: Bits 4 and 5 of the command register are used to program the length of a transmitted break condition. A continuous break must be terminated by the CPU, but the 4 and 16 character length breaks are self clearing. (At the beginning of the last break character bits 4 and 5 will automatically be reset to 0 .) Break commands affect the status of bit 6 (TBK) of the R-T Status register (see R-T Status register). Break control bits are cleared by software or hardware power down.
Bits 6 and 7: These two bits control the status of the output pins $\overline{\text { RTS }}$ (pin 24) and $\overline{\text { DTR }}$ (pin 25) respectively. They may be used as modem control functions or be used as general purpose outputs. The output pins will always reflect the complement of the register bits.

### 9.6 R-T STATUS REGISTER

This 8 -bit register contains status information of the NSC858 and therefore is a read only register at offset location "08." Each bit in this register can generate an interrupt ( $\overline{\mathrm{RTI}})$. If any bit goes active high and its associated mask bit is set then the RTI will go low. RTI will be cleared when all unmasked R-T Status bits are cleared. Bits 0 and 1, receiver ready and transmitter empty are cleared by reading the receiver holding register or writing the transmitter holding register respectively. Bits 2 through 5, transmit underrun, receiver overrun, framing error, parity error are cleared by reading the R-T Status register. Bit two, transmitter underrun will occur when both the transmit holding register and the transmit shift register are empty.

### 9.0 Registers (Continued)

Bit three, overrun error, will occur when the CPU does not read a character before the next one becomes available. The OE bit informs the programmer or CPU that RXHR data has been overrun or overwritten. The byte in the shift register is always transferred to the holding register, even after an overrun occurs. If an OE occurs, it is standard protocol to request a re-transmission of that block of data. A read of RXHR, when a subsequent read of R-T status shows that no OE is present, indicates current receiver data is available. Bit four, framing error, occurs when a valid stop bit is not detected. Bit 5 is set when a parity error is detected. Bits three, four and five are affected by the receiver only.
Bit 6, Transmit Break (TBK) is set at the beginning of each break character during a break continuously command, or at the beginning of the final break character in a 4 or 16 character programmed break length. It is cleared by reading the R-T Status register. Bit 7, Data Set Change (DSCHG) will be set whenever any of the bits $0-3$ of the Modem Status register and their associated mask bit are set. Data Set Change bit is cleared by reading the Modem Status register or is masked off by writing " 0 " to all modem register bits. After reset the R-T Status register equals '02', i.e. all bits except TxBE are reset to zero.

TABLE VI. R-T Status Register (Address " 08 ") (Bits SRO-7)


### 9.7 R-T STATUS MASK REGISTER (SM0-7)

This register is used in conjunction with the R-T Status register to enable or disable conditional interrupts $A$ one in any bit unmasks its associated bit in the R-T Status register, and allows it to generate an interrupt out through RTI. The mask affects only the interrupt and not the R-T Status bits. This eight bit register is both read and writable at offset location " 07 ." After reset it is set to " 0 " which disables all interrupts. Each bit in the R-T Status mask register is associated with that bit in the R-T Status register (e.g., SMO is SRO's mask).

### 9.8 MODEM STATUS

This eight bit read only register which is addressed at offset location " $0 A$ " contains modem or general purpose input and receiver break information.

TABLE VII. Modem Status Register (Address "OA") (Bits MSO-7)


TL/C/5593-32
Each of the four status signals in this register also have an associated delta bit in this register. Each delta bit (bits MSO-3) will be set when its corresponding bit changes states. These four delta bits are cleared when the Modem Status register is read. If any of these four delta bits and associated mask bits are set they will force DSCHG (bit 7) of the R-T Status register high. Bits 4-6, CTS, DCD, DSR can be used as modem signals or general purpose inputs. In either case the value in the register represents the complements of the input pins $\overline{C T S}$ (pin 26), $\overline{\mathrm{DCD}}$ (pin 23), and $\overline{\mathrm{DSR}}$ (Pin 27). Bit 7 (BRK) when set to a one indicates that the receiver has detected a break condition. It is cleared when break terminates. After reset $\triangle$ CTS, $\triangle \mathrm{DCD}, \triangle \mathrm{DSR}, \triangle \mathrm{BRK}$ and BRK are cleared.

### 9.9 MODEM MASK REGISTER (MMO-3)

This 4-bit read/write register, which is addressed at offset location " 09 ," contains mask bits for the four delta bits of the Modem Status register (MSO-3). A one (" 1 ") in any of three bits and a one in the associated delta bit of the Modem Status register will set the DSCHG bit of the R-T Status register. Modem Mask bit 0 is associated with Modem Status bit 0, etc. The four (4) most significant bits of this register will read as zeros. After reset the register equals '00'.

### 9.10 POWER DOWN REGISTER (PDO)

This one bit register can both be read and written at offset location "0B." When bit zero is set to a one the NSC858 will be put into software power down. This disables the receiver and transmitter clocks, shuts off the baud rate generator and crystal oscillator, and clears the RxE, TxE, and break control bits in the command register. Registers on chip can still be accessed by the CPU during software power down. Bits 1 through 7 will always read as 0 .

### 9.11 MASTER RESET REGISTER

This write only register is addressed at offset location " $0 C$." When writing to this register the data can be any value (don't cares). Resetting the NSC858 by way of the reset register is functionally identical to resetting it by the MR pin.

### 9.12 BAUD RATE GENERATOR DIVISOR LATCH

These two 8-bit read/write registers which are accessed at offset locations " 05 " (lower) and " 06 " (upper) are used to program the baud rate divisor. These registers are not affected by the reset function and are powered up in a random state.

### 10.0 Functional Description

### 10.1 PROGRAMMABLE BAUD GENERATOR

The NSC858 contains a programmable Baud Generator that is capable of taking any clock input ( $D C$ to 4.1 MHz ) and dividing it by any divisor from 1 to ( $2^{16}-1$ ). The output frequency of the Baud Generator (available at $\overline{T x C} / \overline{\mathrm{BRGOUT}}$ or $\overline{\mathrm{RXC}} / \overline{\mathrm{BRGOUT}}$, if internal $\overline{\mathrm{TxC}}$ or $\overline{\mathrm{RxC}}$ is selected) is equal to the clock factor ( $1 \mathrm{X}, 16 \mathrm{X}, 32 \mathrm{X}, 64 \mathrm{X}$ ) times the baud rate. The divisor number is determined by the following equation:

$$
\text { divisor } \#=\frac{\text { Frequency Input }\left(f_{\mathrm{BRC}}\right)}{[\text { Baud Rate } \times \operatorname{Clock} \operatorname{Factor}(1,16,32,64)]}
$$

Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure desired operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16 -bit Baud counter is immediately loaded. This prevents long counts on initial load.
Tables VIII and IX illustrate the use of the Baud Generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen.

TABLE VIII. Baud Rates Using 1.8432 MHz Crystal

| Desired <br> Baud Rate | Divisor Used <br> To Generate <br> 16 x Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 2304 | - |
| 75 | 1536 | - |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | - |
| 300 | 384 | - |
| 600 | 192 | - |
| 1200 | 96 | - |
| 1800 | 64 | 0.69 |
| 2000 | 58 | - |
| 2400 | 48 | - |
| 3600 | 32 | - |
| 4800 | 24 | - |
| 7200 | 16 | - |
| 9600 | 12 | 2.86 |

TABLE IX. Baud Rates Using 3.072 MHz Crystal

| TABLE IX. Baud Rates Using 3.072 MHz Crystal |  |  |
| :---: | :---: | :---: |
| Desired <br> Baud Rate | Divisor Used <br> To Generate <br> $\mathbf{1 6 ~ x ~ C l o c k ~}$ | Percent Error <br> Difference Between <br> Desired and Actual |
| 50 | 3840 | - |
| 75 | 2560 | - |
| 110 | 1745 | 0.026 |
| 134.5 | 1428 | 0.034 |
| 150 | 1280 | - |
| 300 | 640 | - |
| 600 | 320 | - |
| 1200 | 160 | -.317 |
| 1800 | 107 | - |
| 2000 | 96 | 0.628 |
| 2400 | 80 | - |
| 3600 | 53 | 1.23 |
| 7800 | 40 | - |
| 9600 | 27 | - |
| 19200 | 20 |  |
| 38400 | 10 | 5 |

### 10.2 RECEIVER AND TRANSMITTER OPERATION

The NSC858 transmits and receives data in an asynchronous communications mode. The CPU must set up the appropriate mode of operation, number of bits per character, parity, number of stop bits, etc. Separate mode registers exist for the independent specification of receiver and transmitter operation. These independent specifications include parity, character length, and internal or external clock source. Only the Global Mode Register, which controls the number of stop bits and the clock factor, exercises common control over the receiver and transmitter (receiver looks for only one stop bit).

### 10.3 TRANSMITTER OPERATION

The Transmitter Holding register is loaded by the CPU. To enable the transmitter, TxE must be set in the Command register. $\overline{\text { CTS }}$ must be low if the auto enable is set in the Tx Mode register. The Transmitter Holding register is then parallel loaded into the Transmitter Shift register, and the start bit, parity bit and the specified number of stop bits are inserted. This serialized data is available at the TxD output pad, and changes on the rising edge of $\overline{T X C}$, or equivalently the falling edge of $\overline{T x C}$. The TXD output remains in a mark (" 1 ") condition when no data is being transmitted, with the exception of sending a break (" 0 ").
A break condition is initiated by writing either a continuous or specified length break request to the Command Register. A finite break specification of either 4 or 16 character lengths can be extended by re-writing the break command before the specified break length is completed. Each break character is transmitted as a start bit, logical zero data, logical zero parity (if specified) and logical zero stop bit(s). The number of data and stop bits, plus the presence of a parity bit are determined by the Transmitter and Global Mode registers. Thus, the total number of (all zero) bits in a break character is the same as that for data. The break is terminated by writing " 00 " to the Break Control bits in the Command Register. The Set Break bits in the Command register are always reset to " 00 " after the termination of the specified break transmission or if the transmitter is disabled during a break transmission. The TxD output will always return to a mark condition for at least one bit time before transmitting a character after a break condition. Data in the Transmitter Holding register, whether loaded before (on TAEC $=0$ ) or during the break will be transmitted after the break is terminated.
10.0 Functional Description (Continued)

### 10.4 TYPICAL CLOCK CIRCUITS



FIGURE 2. Typical Crystal Oscillator Network

### 10.5 RECEIVER OPERATION

The NSC858 receives serial data on the RxD input. To enable the receiver, $\overline{D C D}$ must be low if the $\overline{D C D}$ Auto Enable bit in the Receiver Mode register is set (" 1 "). RxE must be set in the Command register. RxD is sampled on the falling edge of $R \times C$ or equivalently on the rising edge of $\overline{\mathrm{RxC}}$. If a high (" 1 ") to low (" 0 ') transition of RxD is detected, RxD is sampled again, for all except the 1 X clock factor, at $1 / 2$ of a bit time later. If RxD is still low, then a valid start bit has been received and character assembly proceeds. If RxD has returned high, then a valid start bit has not been received, and the search for a valid start bit continues. When a character has been assembled in the Receiver Shift Register and transferred to the Receiver Holding Register, the RxRDY bit (and any error bits that may have occurred) in the R-T Status register will be set and RTI will go low (if the proper mask bits are set). After the CPU reads the Receiver Holding register, the RxRDY will go low and the RTI will go inactive (" 1 ").
The receiver will detect a break condition on RxD if an all zero character with zero parity bit (if parity is specified) and a zero stop bit is received. For the break condition to terminate, RXD must be high for one half a bit time. If a break


RECEIVE FORMAT
SERIAL DATA INPUT (RXD)


CPU BYTE (5-8 BITS/CHAR)*
dATA CHARACTER

TL/C/5593-34
Note: If character length is defined as 5,6 or 7 bits, the unused bits are set to " 0 ").

FIGURE 3
condition is detected, bits 3 and 7 in the Modem Status register ( $\triangle B R K$ and BRK respectively) will be set. Bit 3 ( $\triangle \mathrm{BRK}$ ) will then cause bit 7 (DSCHG) in the R-T Status register to be set which in turn forces $\overline{\mathrm{RTI}}$ to an asserted state (" 0 "). These interrupts will occur only if the appropriate mask bits are set for the registers in question.
When the $1 \times$ clock factor is selected:
The RxC pin on the NSC858 should be connected to the clock signal of the incoming data stream and bit 7 of the receiver mode register should be cleared to AO.
The TXC output of the NSC858 does not have to be sent to the remote receiver unless the receiver is using a 1 x clock factor.

### 10.6 PROGRAMMING THE NSC858

There are two distinct steps in programming the 858. During initialization, the modes, clocks, masks and commands are set up. Then, in operation, Modem I/O takes place, status is monitored, the receiver and transmitter are run as needed. To initialize the 858, first pulse the MR line or write to the Master Reset register. Then, write to the following registers in any order, except for enabling the Rx and Tx, which must

### 10.0 Functional Description (Continued)

be at the end of the set up procedure. The Global, Receiver and Transmitter Mode registers determine the modes for the Rx and Tx. These latter two registers often will have the same data byte written to them, but are kept independent for flexibility. If the mode registers indicate that the receiver and/or the transmitter use an internal clock, then data (determined by the crystal frequency and desired bit time and clock factor) should be written to the upper and lower Baud Rate Generator Divisor Latches. The Modem Status Mask register enables Data Set change in R-T Status. If interrupts are required, the R-T Status Mask register allows RTI to occur. Write to the Command register to enable the receiver and/or transmitter only when all else is set up.
In operation, the 858 can transmit, receive and handle I/O simultaneously. Modem outputs are written to at the Command register, while the inputs are read at the Modem Status register. Data flow and errors are read at the R-T Status register. When serial data has been shifted in and assembled, the receiver is ready, and the word can be read at the Rx Holding register. When the transmitter buffer is empty, the Tx Holding register can be written to, and the word will be shifted out as serial asynchronous data.
Once the 858 is running, several options may be exercised. Masks can be changed at any time. The Rx and Tx are disabled or enabled, as needed, by writing to the Command register, or toggling the auto enable modem inputs (if used). Both the Rx and Tx should be disabled before either altering any mode or engaging a loopback diagnostic, and they can be re-enabled then or at a later time. Power down is allowed at any time except during loopback, although data may be lost if PD occurs in the middle of a word.
Thus, software for the NSC858 is of two types. The initialization routine is performed once. The operation routines, usually incorporating polling or interrupts, are then run continuously or on demand, depending upon the system or application.

### 10.7 DIAGNOSTIC CAPABILITIES

The NSC858 offers both remote and local loopback diagnostic capabilities. These features are selected through the Command register.

## Local Loopback Mode (see Figure 4)

1. The transmitter output is internally connected to the receiver input.
2. $\overline{\mathrm{DTR}}$ is internally connected to $\overline{\mathrm{DCD}}$, and $\overline{\mathrm{RTS}}$ is internally connected to CTS.
3. $\overline{\mathrm{TxC}}$ is internally connected to $\overline{\mathrm{RxC}}$.
4. The DSR is internally held low (inactive).
5. The TxD, $\overline{\mathrm{DTR}}$ and $\overline{\mathrm{RTS}}$ outputs are held high.
6. The $\overline{C T S}, \overline{D C D}, \overline{\mathrm{DSR}}$ and $\overline{\mathrm{RxD}}$ inputs are ignored.
7. Except as noted, all other Status, Mode and Command Register bits and interrupts retain their functions and settings.


TL/C/5593-35

## FIGURE 4. Local Loopback

Remote Loopback Mode (see Figure 5)

1. The contents of the Receiver Holding Register, when RxRDY $=1$ indicates it is full, are transferred to the Transmitter Holding register, when $\mathrm{TxBE}=1$ indicates it is empty. After this action, both RxRDY and TxBE are cleared.
2. $\overline{\mathrm{RxC}}$ is connected internally to $\overline{\mathrm{TxC}}$.
3. Setting the Remote Loopback Mode places all receiver and transmitter flags under control of the remote loopback sequencer. RxRDY and TxBE can be monitored to follow automatic remote loopback data flow, while OE and TxU can indicate system problems.
4. The CPU can read the Receiver Holding register if desired, but this is not necessary. The CPU cannot load the Transmitter Holding Register.
5. Modem Status, all Mode and Command register bits retain their functions and interrupts are generated.
Under certain conditions entering the remote loopback mode causes a character in the receiver or transmitter holding registers to be sent, even though, the transmitter is disabled.
6. If the UART enters the remote loopback mode immediately after receiving a break character in the normal receive mode, it will then automatically transmit that character.
7. If the UART enters the remote loopback mode before the CPU has read the latest character in the receiver holding register, it will then automatically transmit that character.
8. If the UART enters the remote loopback mode before the last character written to the transmitter holding register is transmitted, then it will automatically transmit this character.


TL/C/5593-36
FIGURE 5. Remote Loopback

### 11.0 Ordering Information

NSC858XX


TL/C/5593-37

### 12.0 Reliability Information

Gate Count 4280
Transistor Count 8450

# NS16550A Universal Asynchronous Receiver/Transmitter with FIFOs $\dagger$ 

## General Description

The NS16550A is an improved version of the NS16450 Universal Asynchronous Receiver/Transmitter (UART). The improved specifications ensure compatibility with the NS32532 and other state-of-the-art CPUs. Functionally identical to the NS16450 on powerup (CHARACTER mode)* the NS16550A can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead.
In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signalling of DMA transfers.
The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).
The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to ( $2^{16}-1$ ), and producing a $16 \times$ clock for driving the internal transmitter logic. Provisions are also included to use this $16 \times$ clock to drive the receiver logic. The UART has complete MODEM-control capability, and a proc-essor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.
The UART is fabricated using National Semiconductor's advanced scaled N-channel silicon-gate MOS process, XMOS.
*Can also be reset to NS16450 Mode under software control.
$\dagger$ Note: This part has a patent pending.

## Features

- Capable of running all existing 16450 software.
- Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29). The former CSOUT and NC pins are TXRDY and RXRDY, respectively.
- After reset, all registers are identical to the 16450 register set.
- In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO's to reduce the number of interrrupts presented to the CPU.
■ Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
- Holding and shift registers in the NS16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator divides any input clock by 1 to $\left(2^{16}-1\right)$ and generates the $16 \times$ clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics: - 5-, 6-, 7-, or 8-bit characters
- Even, odd, or no-parity bit generation and detection
- 1 -, $1 \frac{1}{1} 2^{-}$, or 2 -stop bit generation
- Baud generation (DC to 256k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE ${ }^{\circledR}$ TTL drive for the data and control buses.
- Line break generation and detection.
- Internal diagnostic capabilities:
-Loopback controls for communications link fault isolation
- Break, parity, overrun, framing error simulation.

Full prioritized interrupt system controls.

Basic Configuration

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 DC ELECTRICAL CHARACTERISTICS
3.0 AC ELECTRICAL CHARACTERISTICS

### 4.0 TIMING WAVEFORMS

### 5.0 BLOCK DIAGRAM

### 6.0 PIN DESCRIPTIONS

6.1 Input Signals
6.2 Output Signals
6.3 Input/Output Signals

### 7.0 CONNECTION DIAGRAMS

### 8.0 REGISTERS

8.1 Line Control Register
8.2 Typical Clock Circuits

Table of Contents
8.0 REGISTERS (Continued)
8.3 Programmable Baud Generator
8.4 Line Status Register
8.5 FIFO Control Register
8.6 Interrupt Identification Register
8.7 Interrupt Enable Register 8.8 Modem Control Register
8.9 Modem Status Register
8.10 Scratchpad Register
8.11 FIFO Interrupt Mode Operation
8.12 FIFO Polled Mode Operation
9.0 TYPICAL APPLICATIONS
10.0 ORDERING INFORMATION
11.0 RELIABILITY INFORMATION

### 1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages
with Respect to $\mathrm{V}_{\mathrm{SS}}$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

Power Dissipation
1W

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

### 2.0 DC Electrical Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ILX }}$ | Clock Input Low Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{V}_{\text {IHX }}$ | Clock Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{IOL}^{\text {a }} 1.6 \mathrm{~mA}$ on all (Note 1) |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ (Note 1) | 2.4 |  | V |
| $\mathrm{ICC}(\mathrm{AV})$ | Avg. Power Supply Current (VCC) | $V_{C C}=5.25 \mathrm{~V}$ <br> No Loads on output <br> SIN, DSR, DCD, <br> CTS, $\mathrm{RI}=2.0 \mathrm{~V}$ <br> All other inputs $=0.8 \mathrm{~V}$ |  |  | $\mathrm{mA}$ $\mathrm{mA}$ |
| ILL | Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {I CL }}$ | Clock Leakage | All other pins floating. $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| loz | TRI-STATE Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, 5.25 \mathrm{~V} \end{aligned}$ <br> 1) Chip deselected <br> 2) WRITE mode, chip selected |  | $\pm 20$ | $\mu \mathrm{A}$ |
| $V_{\text {ILMR }}$ | MR Schmitt $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |
| $V_{\text {IHMR }}$ | MR Schmitt $\mathrm{V}_{\text {IH }}$ |  | 2.0 |  | V |

Note 1: Does not apply to XOUT
Note 2: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Note 3: $T_{A}=70^{\circ} \mathrm{C}$
Capacitance $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{SS}}=\mathrm{V}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CXIN | Clock Input Capacitance | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to $\mathrm{V}_{\text {SS }}$ |  | 15 | 20 | pF |
| Cxout | Clock Output Capacitance |  |  | 20 | 30 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 10 | 20 | pF |

3.0 AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ADS }}$ | Address Strobe Width |  | 60 |  | ns |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  | ns |
| $t_{\text {AR }}$ | $\overline{\mathrm{RD}}$, RD Delay from Address | (Note 1) | 30 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time |  | 60 |  | ns |
| $t_{\text {AW }}$ | $\overline{\text { WR, WR Delay from Address }}$ | (Note 1) | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CSR}}$ | $\overline{\mathrm{RD}}$, RD Delay from Chip Select | (Note 1) | 30 |  | ns |
| tcsw | $\overline{\text { WR, WR Delay from Select }}$ | (Note 1) | 30 |  | ns |
| ${ }_{\text {t }}{ }_{\text {d }}$ | Data Hold Time |  | 30 |  | ns |
| $t_{\text {DS }}$ | Data Setup Time |  | 30 |  | ns |
| $t_{H Z}$ | $\overline{\mathrm{RD}}, \mathrm{RD}$ to Floating Data Delay | @100 pF loading (Note 3) | 0 | 100 | ns |
| $\mathrm{t}_{\text {MR }}$ | Master Reset Pulse Width |  | 5 |  | $\mu \mathrm{s}$ |
| $t_{\text {RA }}$ | Address Hold Time from $\overline{\text { RD, RD }}$ | (Note 1) | 20 |  | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Delay |  | 125 |  | ns |
| $t_{\text {RCS }}$ | Chip Select Hold Time from $\overline{\mathrm{RD}}$, RD | (Note 1) | 20 |  | ns |
| $\mathrm{t}_{\text {RD }}$ | $\overline{\mathrm{RD}}$, RD Strobe Width |  | 125 |  | ns |
| $t_{\text {RDD }}$ | $\overline{\mathrm{RD}}$, RD to Driver Enable/Disable | @100 pF loading (Note 3) |  | 60 | ns |
| $t_{\text {RVD }}$ | Delay from $\overline{\mathrm{RD}}, \mathrm{RD}$ to Data | @100 pF loading |  | 125 | ns |
| twa | Address Hold Time from $\overline{\mathrm{WR}}$, WR | (Note 1) | 20 |  | ns |
| twc | Write Cycle Delay |  | 150 |  | ns |
| twcs | Chip Select Hold Time from WR, WR | (Note 1) | 20 |  | ns |
| $t_{\text {WR }}$ | $\overline{\text { WR, WR Strobe Width }}$ |  | 100 |  | ns |
| ${ }_{\text {t }}{ }_{\text {XH }}$ | Duration of Clock High Pulse | External Clock (8.0 MHz Max.) | 55 |  | ns |
| $t_{\text {XL }}$ | Duration of Clock Low Pulse | External Clock (8.0 MHz Max.) | 55 |  | ns |
| RC | Read Cycle $=t_{\text {AR }}+t_{\text {RD }}+t_{\text {RC }}$ | (Note 4) | 280 |  | ns |
| WC | Write Cycle $=t_{\text {AW }}+t_{W R}+t_{W C}$ |  | 280 |  | ns |

## Baud Generator

| N | Baud Divisor |  | 1 | $216-1$ |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{BHD}}$ | Baud Output Positive Edge Delay | 100 pF Load |  | 175 | ns |
| $\mathrm{t}_{\mathrm{BLD}}$ | Baud Output Negative Edge Delay | 100 pF Load |  | 175 | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | Baud Output Up Time | $\mathrm{f}_{\mathrm{X}}=8.0 \mathrm{MHz}, \div 2,100 \mathrm{pF}$ Load | 75 |  | ns |
| $\mathrm{t}_{\mathrm{LW}}$ | Baud Output Down Time | $\mathrm{f}_{\mathrm{X}}=8.0 \mathrm{MHz}, \div 2,100 \mathrm{pF}$ Load | 100 |  | ns |

## Receiver

| $\mathrm{t}_{\text {RINT }}$ | Delay from RD, RD <br> (RD RBR/or RD LSR) <br> to Reset Interrupt | 100 pF Load | 1 | $\mu \mathrm{~s}$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tSCD | Delay from RCLK to Sample Time |  |  | 2 | $\mu \mathrm{~s}$ |
| tSINT | Delay from Stop to Set Interrupt | (Note 2) |  | 1 | RCLK <br> Cycles |

Note 1: Applicable only when $\overline{\text { ADS }}$ is tied low.
Note 2: In the FIFO mode (FCR0 $=1$ ) the trigger level interrupts, the receiver data available indication, the active RXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive. Timeout interrupt is delayed 8 RCLKs.
Note 3: Charge and discharge time is determined by $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ and the external loading.
Note 4: In FIFO mode RC $=425 \mathrm{~ns}$ (minimum) between reads of the receiver FIFO and the status registers (interrupt identification register or line status register).

### 3.0 AC Electrical Characteristics (Continued)

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitter |  |  |  |  |  |
| $t_{\text {HR }}$ | Delay from $\overline{W R}$, WR (WR THR) to Reset Interrupt | 100 pF Load |  | 175 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ | Delay from $\overline{\mathrm{RD}}, \mathrm{RD}$ (RD IIR) to Reset Interrupt (THRE) | 100 pF Load |  | 250 | ns |
| tIRS | Delay from Initial INTR Reset to Transmit Start |  | 8 | 24 | BAUDOUT Cycles |
| tsı | Delay from Initial Write to Interrupt | (Note 1) | 16 | 24 | BAUDOUT Cycles |
| ${ }_{\text {tsti }}$ | Delay from Stop to Interrupt (THRE) | (Note 1) | 8 | 8 | BAUDOUT Cycles |
| tsxa | Delay from Start to TXRDY active | 100 pF Load |  | 8 | BAUDOUT Cycles |
| $t_{\text {WXI }}$ | Delay from Write to TXRDY inactive | 100 pF Load |  | 195 | ns |
| Modem Control |  |  |  |  |  |
| $\mathrm{t}_{\text {MDO }}$ | Delay from $\overline{W R}$, WR (WR MCR) to Output | 100 pF Load |  | 200 | ns |
| $\mathrm{t}_{\text {RIM }}$ | Delay to Reset Interrupt from $\overline{\text { RD }}, \mathrm{RD}$ (RD MSR) | 100 pF Load |  | 250 | ns |
| $\mathrm{t}_{\text {SIM }}$ | Delay to Set Interrupt from MODEM Input | 100 pF Load |  | 250 | ns |

Note 1: This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active. (See FIFO Interrupt Mode Operation).
4.0 Timing Waveforms (All timings are efererenced to valid 0 and valid 1 )

External Clock Input (8.0 MHz Max.)


AC Test Points


TL/C/8652-3

TL/C/8652-2
Note 1: The 2.4V and 0.4 V levels are the voltages that the inputs are driven to during $A C$ testing.
Note 2: The 2.0 V and 0.8 V levels are the voltages at which the timing tests are made.


### 4.0 Timing Waveforms (Continued)


*Applicable Only When $\overline{\mathrm{ADS}}$ is Tied Low.

Read Cycle

*Applicable Only When $\overline{\text { ADS }}$ is Tied Low.

### 4.0 Timing Waveforms (Continued)



Transmitter Timing



### 4.0 Timing Waveforms (Continued)



Receiver Ready (Pin 29) FCR0 $=0$ or $\operatorname{FCRO}=1$ and $\operatorname{FCR} 3=0$ (Mode 0$)$


Note 1: This is the reading of the last byte in the FIFO.
Note 2: If FCRO $=1$, then $\mathrm{t}_{\text {SINT }}=3$ RCLKs. For a timeout interrupt, $\mathrm{t}_{\text {SINT }}=8$ RCLKs.

### 4.0 Timing Waveforms (Continued)



TL/C/8652-13
Note 1: This is the reading of the last byte in the FIFO.
Note 2: If $\mathrm{FCRO}=1, \mathrm{t}_{\mathrm{SINT}}=3$ RCLKs.


TL/C/8652-14

Transmitter Ready (Pin 24) FCRO=1 and FCR3=1 (Mode 1)


### 5.0 Block Diagram



TL/C/8652-16
Note: Applicable pinout numbers are included within parenthesis.

### 6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.
In the following descriptions, a low represents a logic 0 ( 0 V nominal) and a high represents a logic 1 ( +2.4 V nominal).

### 6.1 INPUT SIGNALS

Chip Select (CSO, CS1, $\overline{\text { CS2 }}$ ), Pins 12-14: When CSO and CS1 are high and CS2 is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If $\overline{\text { ADS }}$ is always low, valid chip selects should stabilize according to the tCSW parameter.

Read (RD, $\overline{\text { RD }}$ ), Pins 22 and 21: When RD is high or $\overline{R D}$ is low while the chip is selected, the CPU can read status information or data from the selected UART register.
Note: Only an active RD or $\overline{\operatorname{RD}}$ input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the $\overline{R D}$ input permanently high, when it is not used.
Write (WR, $\overline{\text { WR }}$ ), Pins 19 and 18: When WR is high or $\overline{W R}$ is low while the chip is selected, the CPU can write control words or data into the selected UART register.
Note: Only an active WR or $\overline{W R}$ input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the $\overline{W R}$ input permanently high, when it is not used.

### 6.0 Pin Descriptions (Continued)

Address Strobe ( $\overline{\text { ADS }}$ ), Pin 25: The positive edge of an active Address Strobe ( $\overline{\mathrm{ADS}}$ ) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.
Note: An active $\overline{\mathrm{ADS}}$ input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the $\overline{\text { ADS }}$ input permanently low.
Register Select (A0, A1, A2), Pins 26-28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.
Master Reset (MR), Pin 35: When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, $\overline{\text { OUT 1 }}$, $\overline{\text { OUT 2 }}$, $\overline{\text { RTS }}, \overline{\text { DTR }}$ ) are affected by an active MR input (Refer to Table I.) This input is buffered with a TTLcompatible Schmitt Trigger with 0.5V typical hysteresis.

REGISTER ADDRESSES

| DLAB | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | Register |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Receiver Buffer (read), <br> Transmitter Holding |
| 0 | 0 | 0 | 1 | Register (write) <br> Interrupt Enable |
| X | 0 | 1 | 0 | Interrupt Identification (read) <br> X |
| 0 | 1 | 0 | FIFO Control (write) |  |
| X | 0 | 1 | 1 | Line Control |
| X | 1 | 0 | 0 | MODEM Control |
| X | 1 | 0 | 1 | Line Status |
| X | 1 | 1 | 0 | MODEM Status |
| X | 1 | 1 | 1 | Scratch |
| 1 | 0 | 0 | 0 | Divisor Latch <br> (least significant byte) <br> 1 |
|  | 0 | 0 | 1 | Divisor Latch <br> (most significant byte) |

Receiver Clock (RCLK), Pin 9: This input is the $16 \times$ baud rate clock for the receiver section of the chip.
Serial Input (SIN) Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).
Clear to Send (CTS), Pin 36: When low, this indicates that the MODEM or data set is ready to exchange data. The CTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the CTS signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the CTS input has changed state since the previous reading of the MODEM Status Register. CTS has no effect on the Transmitter.
Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status interrupt is enabled.
Data Set Ready ( $\overline{\mathrm{DSR}}$ ), Pin 37: When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The $\overline{\mathrm{DSR}}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the $\overline{\mathrm{DSR}}$ signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the $\overline{\mathrm{DSR}}$
input has changed state since the previous reading of the MODEM Status Register.
Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The $\overline{D C D}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the $\overline{\mathrm{DCD}}$ signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the $\overline{\mathrm{DCD}}$ input has changed state since the previous reading of the MODEM Status Register. $\overline{D C D}$ has no effect on the receiver.
Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Ring Indicator ( $\overline{\mathbf{R I}}$ ), Pin 39: When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The $\overline{\mathrm{RI}}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the $\overline{\mathrm{RI}}$ signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the $\overline{\mathrm{RI}}$ input signal has changed from a low to a high state since the previous reading of the MODEM Status Register.
Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status Interrupt is enabled.
$\mathbf{V}_{\text {cc }}$, $\operatorname{Pin}$ 40: +5 V supply.
$\mathbf{V}_{\text {SS }}$, Pin 20: Ground ( 0 V ) reference.

### 6.2 OUTPUT SIGNALS

Data Terminal Ready ( $\overline{\text { DTR }}$ ), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.
Request to Send (RTS), Pin 32: When low, this informs the MODEM or data set that the UART is ready to exchange data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.
Output 1 (OUT 1), Pin 34: This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.
Output 2 (OUT 2), Pin 31: This user-designated output that can be set to an active low by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.
TXRDY, RXRDY, Pins 24, 29: Transmitter and Receiver DMA signalling is available through two pins (24 and 29). When operating in the FIFO mode, one of two types of DMA signalling per pin can be selected via FCR3. When operating as in the NS16450 Mode, only DMA mode 0 is allowed. Mode 0 supports single transfer DMA where a transfer is made between CPU bus cycles. Mode 1 supports multi-

### 6.0 Pin Descriptions (Continued)

transfer DMA where multiple transfers are made continuously until the RCVR FIFO has been emptied or the XMIT FIFO has been filled.
RXRDY Mode 0: When in the NS16450 Mode (FCRO $=0$ ) or in the FIFO Mode ( $F C R 0=1$, FCR3 $=0$ ) and there is at least 1 character in the RCVR FIFO or RCVR holding register, the RXRDY pin (29) will be low active. Once it is activated the RXRDY pin will go inactive when there are no more characters in the FIFO or holding register.
RXRDY Mode 1: In the FIFO Mode (FCRO=1) when the FCR3 $=1$ and the trigger level or the timeout has been reached, the RXRDY pin will go low active. Once it is activated it will go inactive when there are no more characters in the FIFO or holding register.
TXRDY Mode 0: In the NS16450 Mode (FCRO = 0) or in the FIFO Mode ( $F C R 0=1$, FCR3 $=0$ ) and there are no characters in the XMIT FIFO or XMIT holding register, the TXRDY pin (24) will be low active. Once it is activated the TXRDY pin will go inactive after the first character is loaded into the XMIT FIFO or holding register.
TXRDY Mode 1: In the FIFO Mode (FCRO=1) when FCR3 $=1$ and there is at least one unfilled position in the XMIT FIFO, it will go low active. This pin will become inactive when the XMIT FIFO is completely full.
Driver Disable (DDIS), Pin 23: This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a daia bus transceiver between the CPU and the UART.

Baud Out (BAUDOUT), Pin 15: This is the $16 \times$ clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.
Interrupt (INTR), Pin 30: This pin goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Error Flag; Received Data Available: timeout (FIFO Mode only); Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.
Serial Output (SOUT), Pin 11: Composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation.

### 6.3 INPUT/OUTPUT SIGNALS

Data ( $D_{7}-D_{0}$ ) Bus, Pins 1-8: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the $\mathrm{D}_{7}-\mathrm{D}_{0}$ Data Bus.
External Clock Input/Output (XIN, XOUT) Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the UART.

### 7.0 Connection Diagrams



Top View

## Chip Carrier Package



TL/C/8652-18
Top View
Order Number NS16550AV See NS Package Number V44A

Order Number NS 16550 AN See NS Package Number N40A

TABLE I. UART Reset Configuration

| Register/Signal | Reset Control | Reset State |
| :--- | :---: | :---: |
| Interrupt Enable Register | Master Reset | $\mathbf{0 0 0 0} 0000$ (Note 1) |
| Interrupt Identification Register | Master Reset | 00000001 |
| FIFO Control | Master Reset | 00000000 |
| Line Control Register | Master Reset | 00000000 |
| MODEM Control Register | Master Reset | $\mathbf{0 0 0 0} 0000$ |
| Line Status Register | Master Reset | 01100000 |
| MODEM Status Register | Master Reset | XXXX 0000 (Note 2) |
| SOUT | Master Reset | High |
| INTR (RCVR Errs) | Read LSR/MR | Low |
| INTR (RCVR Data Ready) | Read RBR/MR | Low |
| INTR (THRE) | Read IIR/Write THR/MR | Low |
| INTR (Modem Status Changes) | Read MSR/MR | Low |
| $\overline{\text { OUT2 }}$ | Master Reset | High |
| $\overline{\text { RTS }}$ | Master Reset | High |
| $\overline{\text { DTR }}$ | Master Reset | High |
| $\overline{\text { OUT 1 }}$ | Master Reset | High |
| RCVR FIFO | MR/FCR1•FCR0/DFCR0 | All Bits Low |
| XMIT FIFO | MR/FCR1•FCR0/DFCR0 | All Bits Low |

Note 1: Boldface bits are permanently low.
Note 2: Bits 7-4 are driven by the input signals.

| TABLE II. Summary of Registers |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> No. | Register Address |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 DLAB $=0$ | 0 DLAB = 0 | 1 DLAB $=0$ | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 0 DLAB $=1$ | 1 DLAB $=1$ |
|  | Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | Interrupt Enable Register | Interrupt Ident. Register (Read Only) | FIFO Control Register (Write Only) | Line Control Register | MODEM Control Register | Line Status Register | MODEM Status Register | Scratch Register | Divisor Latch (LS) | Divisor Latch (MS) |
|  | RBR | THR | IER | IIR | FCR | LCR | MCR | LSR | MSR | SCR | DLL | DLM |
| 0 | $\begin{aligned} & \hline \text { Data Bit 0 } \\ & \text { (Note 1) } \end{aligned}$ | Data Bit 0 | Enable Received Data Available Interrupt (ERBFI) | "0" if <br> Interrupt Pending | FIFO Enable | Word Length Select Bit 0 (WLSO) | Data Terminal Ready (DTR) | Data Ready (DR) | Delta Clear to Send (DCTS) | Bit 0 | Bit 0 | Bit 8 |
| 1 | Data Bit 1 | Data Bit 1 | Enable <br> Transmitter <br> Holding <br> Register <br> Empty <br> Interrupt <br> (ETBEI) | Interrupt ID Bit (0) | $\begin{aligned} & \text { RCVR } \\ & \text { FIFO } \\ & \text { Reset } \end{aligned}$ | Word Length Select Bit 1 (WLS1) | Request to Send (RTS) | Overrun Error (OE) | Delta Data Set Ready (DDSR) | Bit 1 | Bit 1 | Bit 9 |
| 2 | Data Bit 2 | Data Bit 2 | Enable Receiver Line Status Interrupt (ELSI) | $\begin{aligned} & \hline \text { Interrupt } \\ & \text { ID } \\ & \text { Bit (1) } \end{aligned}$ | $\begin{aligned} & \hline \text { XMIT } \\ & \text { FIFO } \\ & \text { Reset } \end{aligned}$ | Number of Stop Bits (STB) | Out 1 | Parity Error (PE) | Trailing Edge Ring Indicator (TERI) | Bit 2 | Bit 2 | Bit 10 |
| 3 | Data Bit 3 | Data Bit 3 | Enable MODEM Status Interrupt (EDSSI) | Interrupt ID Bit (2) (Note 2) | DMA Mode Select | Parity Enable (PEN) | Out 2 | Framing Error (FE) | Delta Data Carrier Detect (DDCD) | Bit 3 | Bit 3 | Bit 11 |
| 4 | Data Bit 4 | Data Bit 4 | 0 | 0 | Reserved | Even Parity Select (EPS) | Loop | Break Interrupt (BI) | Clear to Send (CTS) | Bit 4 | Bit 4 | Bit 12 |
| 5 | Data Bit 5 | Data Bit 5 | 0 | 0 | Reserved | Stick Parity | 0 | Transmitter Holding Register (THRE) | Data Set Ready (DSR) | Bit 5 | Bit 5 | Bit 13 |
| 6 | Data Bit 6 | Data Bit 6 | 0 | FIFOs Enabled (Note 2) | RCVR Trigger (LSB) | Set Break | 0 | Transmitter Empty (TEMT) | Ring Indicator (RI) | Bit 6 | Bit 6 | Bit 14 |
| 7 | Data Bit 7 | Data Bit 7 | 0 | FIFOs Enabled (Note 2) | RCVR Trigger (MSB) | Divisor Latch Access Bit (DLAB) | 0 | Error in RCVR FIFO (Note 2) | Data Carrier Detect (DCD) | Bit 7 | Bit 7 | Bit 15 |
| Note 1: Bit 0 is the least significant bit. It is the first bit serially transmitted or received. <br> Note 2: These bits are always 0 in the NS16450 Mode. |  |  |  |  |  |  |  |  |  |  |  |  |

### 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

### 8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and set the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

| Bit 1 | Bit 0 | Character Length |
| :---: | :---: | :---: |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

Bit 2: This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0 , one Stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5 -bit word length is selected via bits 0 and 1 , one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6 -, 7 -, or 8 -bit word length is selected, two Stop bits are generated. The Receiver checks the first Stopbit only, regardless of the number of Stop bits selected.
Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1 s when the data word bits and the Parity bit are summed.)
Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0 , an odd number of logic 1 s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1 , an even number of logic 1s is transmitted or checked.
Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1 . If bit 5 is a logic 0 Stick Parity is disabled.
Bit 6: This bit is the Break Control bit. It causes a break condition to be transmitted to the receiving UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0 ) state. The break is disabled by setting bit 6 to a logic 0 . The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the break.

1. Load an all Os, pad character, in response to THRE.
2. Set break after the next THRE.
3. Wait for the transmitter to be idle, (TEMT=1), and clear break when normal transmission has to be restored.
During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

### 8.2 TYPICAL CLOCK CIRCUITS



Typical Crystal Oscillator Network

| CRYSTAL | $\mathbf{R}_{\mathbf{p}}$ | $\mathbf{R X X}_{\mathbf{X}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 3.1 MHz | $1 \mathrm{M} \Omega$ | 1.5 k | $10-30 \mathrm{pF}$ | $40-60 \mathrm{pF}$ |
| 1.8 MHz | $1 \mathrm{M} \Omega$ | 1.5 k | $10-30 \mathrm{pF}$ | $40-60 \mathrm{pF}$ |

TABLE III. Baud Rates Using 1.8432 MHz Crystal

| Desired <br> Baud Rate | Decimal Divisor <br> Used to Generate <br> $\mathbf{1 6} \mathbf{x}$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 2304 | - |
| 75 | 1536 | - |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | - |
| 300 | 384 | - |
| 600 | 192 | - |
| 1200 | 96 | - |
| 1800 | 64 | - |
| 2000 | 58 | - |
| 2400 | 48 | - |
| 3600 | 32 | - |
| 4800 | 24 | - |
| 7200 | 16 | - |
| 9600 | 12 | - |
| 19200 | 6 | 2.86 |
| 38400 | 3 |  |
| 56000 | 2 |  |

### 8.0 Registers (Continued)

### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 8.0 MHz and dividing it by any divisor from 2 to $2^{16}-1.4 \mathrm{MHz}$ is the highest input clock frequency recommended when the divisor $=1$. The output frequency of the Baud Generator is 16 $\times$ the Baud [divisor \# = (frequency input) $\div$ (baud rate $\times$ 16)]. Two 8 -bit latches store the divisor in a 16 -bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16 -bit Baud counter is immediately loaded.

Tables III, IV and V provide decimal divisors to use with crystal frequencies of $1.8432 \mathrm{MHz}, 3.072 \mathrm{MHz}$ and 8 MHz , respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is not recommended.

### 8.4 LINE STATUS REGISTER

This register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow.
Bit 0 : This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.
Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. OE is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.

TABLE IV. Baud Rates Using 3.072 MHz Crystal

| Desired <br> Baud Rate | Decimal Divisor <br> Used to Generate <br> $\mathbf{1 6} \mathbf{~}$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 3840 | - |
| 75 | 2560 | - |
| 110 | 1745 | 0.026 |
| 134.5 | 1428 | 0.034 |
| 150 | 1280 | - |
| 300 | 640 | - |
| 600 | 320 | - |
| 1200 | 160 | 0.312 |
| 1800 | 107 | - |
| 2000 | 96 | - |
| 2400 | 80 | - |
| 3600 | 53 | - |
| 4800 | 40 | - |
| 7200 | 27 | - |
| 9600 | 20 | - |
| 19200 | 10 |  |
| 38400 | 5 |  |

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parityselect bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO.
Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a logic 0 bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0 ) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state and receives the next valid start bit.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

TABLE V. Baud Rates Using 8 MHz Crystal

| Desired <br> Baud Rate | Decimal Divisor <br> Used to Generate <br> $16 \times$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 10000 | $-\overline{1}$ |
| 75 | 6667 | 0.005 |
| 110 | 4545 | 0.010 |
| 134.5 | 3717 | 0.013 |
| 150 | 3333 | 0.010 |
| 300 | 1667 | 0.020 |
| 600 | 833 | 0.040 |
| 1200 | 417 | 0.080 |
| 1800 | 277 | 0.080 |
| 2000 | 250 | - |
| 2400 | 208 | 0.160 |
| 3600 | 139 | 0.080 |
| 4800 | 104 | 0.160 |
| 7200 | 69 | 0.644 |
| 9600 | 52 | 0.160 |
| 19200 | 26 | 0.160 |
| 38400 | 13 | 0.160 |
| 5600 | 9 | 0.790 |
| 128000 | 4 | 2.344 |
| 256000 | 2 | 2.344 |

8.0 Registers (Continued)

TABLE VI. Interrupt Control Functions

| FIFO <br> Mode Only | Interrupt Identification Register |  |  | Interrupt Set and Reset Functions |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 3 | Bit 2 | Bit 1 | Bit 0 | Priority Level | Interrupt Type | Interrupt Source | Interrupt Reset Control |
| 0 | 0 | 0 | 1 | - | None | None | - |
| 0 | 1 | 1 | 0 | Highest | Receiver Line Status | Overrun Error or Parity Error or Framing Error or Break Interrupt | Reading the Line Status Register |
| 0 | 1 | 0 | 0 | Second | Received Data Available | Receiver Data Available or Trigger Level Reached | Reading the Receiver Buffer Register or the FIFO Drops Below the Trigger Level |
| 1 | 1 | 0 | 0 | Second | Character Timeout Indication | No Characters Have Been Removed From or Input to the RCVR FIFO During the Last 4 Char. Times and There Is at Least 1 Char. in It During This Time | Reading the Receiver Buffer Register |
| 0 | 0 | 1 | 0 | Third | Transmitter Holding Register Empty | Transmitter Holding Register Empty | Reading the IIR Register (if source of interrupt) or Writing into the Transmitter Holding Register |
| 0 | 0 | 0 | 0 | Fourth | MODEM Status | Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect | Reading the MODEM Status Register |

Bit 5: This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register by the CPU. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 byte is written to the XMIT FIFO.
Bit 6: This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FIFO and shift register are both empty.
Bit 7: In the NS16450 Mode this is a 0 . In the FIFO mode LSR7 is set when there is at least one parity error, framing error or break indication in the FIFO. LSR7 is cleared when the CPU reads the LSR, if there are no subsequent errors in the FIFO.
Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

### 8.5 FIFO CONTROL REGISTER

This is a write only register at the same location as the IIR (the IIR is a read only register). This register is used to enable the FIFOs, clear the FIFOs, set the RCVR FIFO trigger level, and select the type of DMA signalling.
Bit 0: Writing a 1 to FCR0 enables both the XMIT and RCVR FIFOs. Resetting FCRO will clear all bytes in both FIFOs.

When changing from FIFO Mode to NS16450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed.
Bit 1: Writing a 1 to FCR1 clears all bytes in the RCVR FIFO and resets its counter logic to 0 . The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
Bit 2: Writing a 1 to FCR2 clears all bytes in the XMIT FIFO and resets its counter logic to 0 . The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
Bit 3: Setting FCR3 to a 1 will cause the RXRDY and TXRDY pins to change from mode 0 to mode 1 if $F C R 0=1$ (see description of RXRDY and TXRDY pins).
Bit 4, 5: FCR4 to FCR5 are reserved for future use.
Bit 6, 7: FCR6 and FCR7 are used to set the trigger level for the RCVR FIFO interrupt.

| 7 | 6 | RCVR FIFO <br> Trigger Level (Bytes) |
| :---: | :---: | :---: |
| 0 | 0 | 01 |
| 0 | 1 | 04 |
| 1 | 0 | 08 |
| 1 | 1 | 14 |

### 8.6 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.

### 8.0 Registers (Continued)

When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:
Bit 0: This bit can be used in a prioritized interrupt environment to indicate whether an interrupt is pending. When bit 0 is a logic 0 , an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1 , no interrupt is pending.
Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table VI.

Bit 3: In the NS16450 Mode this bit is 0 . In the FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.
Bits 4 and 5: These two bits of the IIR are always logic 0.
Bits 6 and 7: These two bits are set when $\mathrm{FCR} 0=1$.

### 8.7 INTERRUPT ENABLE REGISTER

This register enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of the IER register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table Il shows the contents of the IER. Details on each bit follow.
Bit 0: This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic 1.

Bit 1: This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.
Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.
Bits 4 through 7: These four bits are always logic 0.

### 8.8 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register are indicated in Table II and are described below.
Bit 0: This bit controls the Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ) output. When bit 0 is set to a logic 1 , the $\overline{D T R}$ output is forced to a logic 0 . When bit 0 is reset to a logic 0 , the $\overline{D T R}$ output is forced to a logic 1 .
Note: The $\overline{\mathrm{DTR}}$ output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.
Bit 1: This bit controls the Request to Send ( $\overline{\mathrm{RTS}}$ ) output. Bit 1 affects the RTS output in a manner identical to that described above for bit 0 .
Bit 2: This bit controls the Output 1 (OUT 1 ) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0.

Bit 3: This bit controls the Output 2 ( $\overline{\text { OUT 2 }}$ ) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0.

Bit 4: This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs ( $\overline{\mathrm{CTS}}, \overline{\mathrm{DSR}}, \overline{\mathrm{RI}}$, and $\overline{\mathrm{DCD}}$ ) are disconnected; and the four MODEM Control outputs ( $\overline{\mathrm{DTR}}$, $\overline{\text { RTS, OUT 1 }}$, and OUT 2) are internally connected to the four MODEM Control inputs, and the MODEM Control output pins are forced to their inactive state (high). In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the trans-mit-and received-data paths of the UART.
In the diagnostic mode, the receiver and transmitter interrupts are fully operational. Their sources are external to the part. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.
Bits 5 through 7: These bits are permanently set to logic 0 .

### 8.9 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.
The contents of the MODEM Status Register are indicated in Table II and described below.
Bit 0: This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.
Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the $\overline{\mathrm{SSR}}$ input to the chip has changed state since the last time it was read by the CPU.
Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the $\overline{\mathrm{RI}}$ input to the chip has changed from a low to a high state.
Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the $\overline{D C D}$ input to the chip has changed state.
Note: Whenever bit 0,1,2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.
Bit 4: This bit is the complement of the Clear to Send ( $\overline{\mathrm{CTS}}$ ) input. If bit 4 (loop) of the MCR is set to a 1 , this bit is equivalent to RTS in the MCR.
Bit 5: This bit is the complement of the Data Set Ready ( $\overline{\mathrm{DSR}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to DTR in the MCR.

### 8.0 Registers (Continued)

Bit 6: This bit is the complement of the Ring Indicator ( $\overline{\mathrm{RI}})$ input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 1 in the MCR.
Bit 7: This bit is the complement of the Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 2 in the MCR.

### 8.10 SCRATCHPAD REGISTER

This 8-bit Read/Write Register does not control the UART in anyway. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

### 8.11 FIFO INTERRUPT MODE OPERATION

When the RCVR FIFO and receiver interrupts are enabled ( $F C R 0=1$, IERO $=1$ ) RCVR interrupts will occur as follows:
A. The receive data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
B. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
C. The receiver line status interrupt ( $I I R=06$ ), as before, has higher priority than the received data available (IIR=04) interrupt.
D. The data ready bit (LSRO) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.
When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts will occur as follows:
A. A FIFO timeout interrupt will occur, if the following conditions exist:

- at least one character is in the FIFO
- the most recent serial character received was longer than 4 continuous character times ago (if 2 stop bits are programmed the second one is included in this time delay).
- the most recent CPU read of the FIFO was longer than 4 continuous character times ago.
This will cause a maximum character received to interrupt issued delay of 160 ms at 300 BAUD with a 12 bit character.
B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the baudrate).
C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads one character from the RCVR FIFO.
D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the CPU reads the RCVR FIFO.
When the XMIT FIFO and transmitter interrupts are enabled ( $\mathrm{FCR} 0=1$, IER1 $=1$ ), XMIT interrupts will occur as follows:
A. The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to ( 1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.
B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE $=1$ and there have not been at least two bytes at the same time in the transmit FIFO, since the last THRE $=1$. The first transmitter interrupt after changing FCR0 will be immediate, if it is enabled.
Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.


### 8.12 FIFO POLLED MODE OPERATION

With FCR0 $=1$ resetting IER0, IER1, IER2, IER3 or all to zero puts the UART in the FIFO Polled Mode of operation. Since the RCVR and XMITTER are controlled separately either one or both can be in the polled mode of operation.
In this mode the user's program will check RCVR and XMITTER status via the LSR. As stated previously:

LSRO will be set as long as there is one byte in the RCVR FIFO.
LSR1 to LSR4 will specify which error(s) has occurred. Character error status is handled the same way as when in the interrupt mode, the IIR is not affected since IER2 $=0$.
LSR5 will indicate when the XMIT FIFO is empty.
LSR6 will indicate that both the XMIT FIFO and shift register are empty.
LSR7 will indicate whether there are any errors in the RCVR FIFO.
There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT FIFOs are still fully capable of holding characters.

This shows the basic connections of an NS16550A to an NS32016 CPU



### 9.0 Typical Applications (Continued)

Typical Interface for a High-Capacity Data Bus


TL/C/8652-23

Typical Supply Current vs. Temperature, Normalized


### 10.0 Ordering Information

$$
\begin{aligned}
& \text { NS16550AXX } \\
& \left.\qquad \begin{array}{l}
\text { N } A^{+}=A^{+} \text {RELIABILITY SCREENING } \\
V=\text { PLASTIC PACKAGE } \\
V
\end{array}\right)
\end{aligned}
$$

### 11.0 Reliability Information

Gate Count $\quad 3,400$
Transistor Count 10,300

National Semiconductor Corporation

## NS16450, INS8250A, NS16C450, INS82C50A Universal Asynchronous Receiver/Transmitter

## General Description

Each of these parts function as a serial data input/output interface in a microcomputer system. The system software determines the functional configuration of the UART via a TRI-STATE ${ }^{\circledR} 8$-bit bidirectional data bus.
The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).
The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to ( $2^{16-1}$ ), and producing a $16 \times$ clock for driving the internal transmitter logic. Provisions are also included to use this $16 \times$ clock to drive the receiver logic. The UART includes a complete MODEM-control capability and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.
The NS16450 is an improved specification version of the INS8250A Universal Asynchronous Receiver/Transmitter (UART). The improved specifications ensure compatibility with the NS32032 and other state-of-the-art CPUs. Functionally, the NS16450 is equivalent to the INS8250A. The UART is fabricated using National Semiconductor's advanced scaled N -channel silicon-gate MOS process, XMOS.
The NS16C450 and INS82C50A are functionally equivalent to their XMOS counterparts, except that they are CMOS parts.

## Features

- Easily interfaces to most popular microprocessors.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream.
- Holding and shift registers eliminate the need for precise synchronization between the CPU and the serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator allows division of any input clock by 1 to $\left(2^{16}-1\right)$ and generates the internal $16 \times$ clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
- 5 -, 6 -, 7 -, or 8 -bit characters
- Even, odd, or no-parity bit generation and detection
- 1 -, $11 / 2$-, or 2 -stop bit generation
- Baud generation (DC to 56 k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data bus and control bus.
- Line break generation and detection.
- Internal diagnostic capabilities:
- Loopback controls for communications link fault isolation
- Break, parity, overrun, framing error simulation.
- Fully prioritized interrupt system controls.


## Connection Diagram



## Table of Contents

1.0 ABSOLUTE MAXIMUM RATINGS
2.0 DC ELECTRICAL CHARACTERISTICS
3.0 AC ELECTRICAL CHARACTERISTICS
4.0 TIMING WAVEFORMS
5.0 BLOCK DIAGRAM
6.0 PIN DESCRIPTIONS
6.1 Input Signals
6.2 Output Signals
6.3 Input/Out Signals
7.0 CONNECTION DIAGRAMS

### 8.0 REGISTERS

8.1 Line Control Registers
8.2 Typical Clock Circuits
8.3 Programmable Baud Generator
8.4 Line Status Register
8.5 Interrupt Identification Register
8.6 Interrupt Enable Register
8.7 Modem Control Register 8.8 Modem Status Register
8.9 Scratchpad Register
9.0 TYPICAL APPLICATIONS
10.0 ORDERING INFORMATION
11.0 RELIABILITY INFORMATION
1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

All Input or Output Voltages
with Respect to $\mathrm{V}_{\mathrm{SS}}$
-0.5 V to +7.0 V
Power Dissipation
700 mW
Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

### 2.0 DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { NS16450 } \\ \text { NS16C450 (Note 1) } \end{gathered}$ |  | $\begin{gathered} \hline \text { INS8250A } \\ \text { INS82C50A (Note 1) } \\ \hline \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| VILX | Clock Input Low Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{V}_{\text {IHX }}$ | Clock Input High Voltage |  | 2.0 | $\mathrm{V}_{C C}$ | 2.0 | $\mathrm{V}_{C C}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{C C}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ on all (Note 2) |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}^{\text {O }}=-1.0 \mathrm{~mA}$ (Note 2) | 2.4 |  | 2.4 |  | V |
| $\mathrm{ICC}(\mathrm{AV})$ | Avg. Power Supply Current (VCC) <br> XMOS Parts Only | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> No Loads on output <br> SIN, DSR, DCD, <br> CTS, $\mathrm{RI}=2.4 \mathrm{~V}$ <br> All other inputs $=0.4 \mathrm{~V}$ |  | 120 |  | 95 | mA |
| $\operatorname{IcC}(A V)$ | Avg. Power Supply Current ( $\mathrm{V}_{\mathrm{CC}}$ ) CMOS Parts Only | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> No Loads on output <br> SIN, DSR, DCD, <br> CTS, $\mathrm{RI}=2.4 \mathrm{~V}$ <br> All other inputs $=0.4 \mathrm{~V}$ <br> Baud Rate Generator <br> is 4 MHz <br> Baud Rate is 50 k |  | 10 |  | 10 | mA |
| IIL | Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ <br> All other pins floating. $V_{I N}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {I CL }}$ | Clock Leakage |  |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Ioz | TRI-STATE Leakage | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ <br> 1) Chip deselected <br> 2) WRITE mode, chip selected |  | $\pm 20$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| VILMR | MR Schmitt $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\text {IHMR }}$ | MR Schmitt $\mathrm{V}_{\text {IH }}$ |  | 2.0 |  | 2.0 |  | V |

Capacitance $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CxIN | Clock Input Capacitance | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to $\mathrm{V}_{\mathrm{SS}}$ |  | 15 | 20 | pF |
| CXOUT | Clock Output Capacitance |  |  | 20 | 30 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 6 | 10 | pF |
| COUT | Output Capacitance |  |  | 10 | 20 | pF |

Note 1: Inputs on the CMOS parts are TTL compatible; outputs on the CMOS parts drive to GND and $V_{C C}$.
Note 2: Does not apply to XOUT.
3.0 AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Conditions | $\begin{gathered} \text { NS16450 } \\ \text { NS16C450 } \end{gathered}$ |  | $\begin{aligned} & \text { INS8250A } \\ & \text { INS82C50A } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t^{\text {tads }}$ | Address Strobe Width |  | 60 |  | 90 |  | ns |
| ${ }^{t_{A H}}$ | Address Hold Time |  | 0 |  | 0 |  | ns |
| $t_{\text {AR }}$ | RD, $\overline{\mathrm{RD}}$ Delay from Address | (Note 1) | 60 |  | 80 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time |  | 60 |  | 90 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | WR, WR Delay from Address | (Note 1) | 60 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time |  | 60 |  | 90 |  | ns |
| tCSC | Chip Select Output Delay from Select | @100 pF loading (Note 1) |  | 100 |  | 125 | ns |
| ${ }_{\text {t CSR }}$ | RD, $\overline{\mathrm{RD}}$ Delay from Chip Select | (Note 1) | 50 |  | 80 |  | ns |
| tcsw | WR, $\overline{\text { WR }}$ Delay from Select | (Note 1) | 50 |  | 80 |  | ns |
| ${ }_{\text {t }}$ | Data Hold Time |  | 40 |  | 60 |  | ns |
| $t_{\text {dS }}$ | Data Setup Time |  | 40 |  | 90 |  | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | RD, $\overline{\mathrm{RD}}$ to Floating Data Delay | @ 100 pF loading (Note 3) | 0 | 100 | 0 | 100 | ns |
| $\mathrm{t}_{\text {MR }}$ | Master Reset Pulse Width |  | 5 |  | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RA}}$ | Address Hold Time from RD, $\overline{\mathrm{RD}}$ | (Note 1) | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Delay |  | 175 |  | 500 |  | ns |
| $\mathrm{t}_{\mathrm{RCS}}$ | Chip Select Hold Time from RD, $\overline{\mathrm{RD}}$ | (Note 1) | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {RD }}$ | RD, $\overline{\text { RD Strobe Width }}$ |  | 125 |  | 175 |  | ns |
| $\mathrm{t}_{\text {RDD }}$ | RD, $\overline{\mathrm{RD}}$ to Driver Disable Delay | @100 pF loading (Note 3) |  | 60 |  | 75 | ns |
| $\mathrm{t}_{\text {RVD }}$ | Delay from RD, $\overline{\mathrm{RD}}$ to Data | @100 pF loading |  | 125 |  | 175 | ns |
| twA | Address Hold Time from WR, WR | (Note 1) | 20 |  | 20 |  | ns |
| twc | Write Cycle Delay |  | 200 |  | 500 |  | ns |
| twCs | Chip Select Hold Time from WR, WR | (Note 1) | 20 |  | 20 |  | ns |
| tWR | WR, WR Strobe Width |  | 100 |  | 175 |  | ns |
| ${ }^{t_{X H}}$ | Duration of Clock High Pulse | External Clock (3.1 MHz Max.) | 140 |  | 140 |  | ns |
| ${ }_{\underline{\text { t }} \text { L }}$ | Duration of Clock Low Pulse | External Clock (3.1 MHz Max.) | 140 |  | 140 |  | ns |
| RC | Read Cycle $=t_{\text {AR }}+t_{\text {RD }}+t_{\text {RC }}$ |  | 360 |  | 755 |  | ns |
| WC | Write Cycle $=t_{\text {AW }}+t_{W R}+t_{W C}$ |  | 360 |  | 755 |  | ns |

## Baud Generator

| N | Baud Divisor |  | 1 | $2^{16-1}$ | 1 | $2^{16}-1$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{BHD}}$ | Baud Output Positive Edge Delay | 100 pF Load |  | 175 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{BLD}}$ | Baud Output Negative Edge Delay | 100 pF Load |  | 175 |  | 250 | ns |
| $t_{\mathrm{HW}}$ | Baud Output Up Time | $\mathrm{f}_{\mathrm{X}}=3 \mathrm{MHz}, \div 3,100 \mathrm{pF}$ Load | 250 |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{LW}}$ | Baud Output Down Time | $\mathrm{f}_{\mathrm{X}}=2 \mathrm{MHz}, \div 2,100 \mathrm{pF}$ Load | 425 |  | 425 |  | ns |

## Receiver

| $\mathrm{t}_{\text {RINT }}$ | Delay from RD, $\overline{\mathrm{RD}}$ (RD RBR or RD LSR) to Reset Interrupt | 100 pF Load | 1 | 1 | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tsCD | Delay from RCLK to Sample Time |  | 2 | 2 | $\mu \mathrm{s}$ |
| ${ }^{\text {tSINT }}$ | Delay from Stop to Set Interrupt |  | 1 | 1 | RCLK Cycles (Note 2) |

[^15]3.0 AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ (Continued)

| Symbol | Parameter | Conditions | $\begin{gathered} \text { NS16450 } \\ \text { NS16C450 } \end{gathered}$ |  | $\begin{aligned} & \text { INS8250A } \\ & \text { INS82C50A } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Transmitter |  |  |  |  |  |  |  |
| $t_{H R}$ | Delay from WR, $\overline{W R}$ (WR THR) to Reset Interrupt | 100 pF Load |  | 175 |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ | Delay from RD, $\overline{R D}$ (RD IIR) to Reset Interrupt (THRE) | 100 pF Load |  | 250 |  | 1000 | ns |
| $\mathrm{t}_{\text {IRS }}$ | Delay from Initial INTR Reset to Transmit Start |  | 24 | 40 | 24 | 40 | BAUDOUT Cycles |
| ${ }_{\text {t }} 1$ | Delay from Initial Write to Interrupt | (Note 1) | 16 | 24 | 16 | 24 | BAUDOUT Cycles |
| ${ }_{\text {tsti }}$ | Delay from Stop to Interrupt (THRE) |  | 8 | 8 | 8 | 8 | BAUDOUT Cycles |
| Modem Control |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{MDO}}$ | Delay from WR, $\overline{W R}$ (WR MCR) to Output | 100 pF Load |  | 200 |  | 1000 | ns |
| ${ }_{\text {triM }}$ | Delay to Reset Interrupt from RD, $\overline{\mathrm{RD}}$ (RD MSR) | 100 pF Load |  | 250 |  | 1000 | ns |
| $\mathrm{t}_{\text {SIM }}$ | Delay to Set Interrupt from MODEM Input | 100 pF Load |  | 250 |  | 1000 | ns |

Note 1: For both the NS16C450 and INS82C50A, $\mathrm{t}_{\mathrm{SI}}$ is a minimum of 16 and a maximum of 48 BAUDOUT cycles.
Note 2: For both the NS16C450 and INS82C50A, $\mathrm{t}_{\mathrm{IRS}}$ is a minimum of 24 and a maximum of 40 BAUDOUT cycles.
4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1 )

External Clock Input (3.1 MHz Max.)


AC Test Points


TL/C/8401-3

TL/C/8401-2
Note 3: The 2.4 V and 0.4 V levels are the voltages that the inputs are driven to during AC testing.
Note 4: The 2.0 V and 0.8 V levels are the voltages at which the timing tests are made.

4.0 Timing Waveforms (Continued)

*Applicable Only When $\overline{\text { ADS }}$ is Tied Low.

Read Cycle


[^16]
### 4.0 Timing Waveforms (Continued)



### 5.0 Block Diagram



TL/C/8401-10
Note: Applicable pinout numbers are included within parenthesis.

### 6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.
In the following descriptions, a low represents a logic 0 ( 0 V nominal) and a high represents a logic 1 ( +2.4 V nominal).

### 6.1 INPUT SIGNALS

Chip Select (CS0, CS1, CS2), Pins 12-14: When CS0 and CS1 are high and CS2 is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If $\overline{\text { ADS }}$ is always low, valid chip selects should stabilize according to the tCSW parameter.
Read (RD, $\overline{\text { RD }}$ ), Pins 22 and 21: When RD is high or $\overline{R D}$ is low while the chip is selected, the CPU can read status information or data from the selected UART register.
Note: Only an active RD or $\overline{R D}$ input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the $\overline{\mathrm{RD}}$ input permanently high, when it is not used.

Write (WR, WR), Pins 19 and 18: When WR is high or WR is low while the chip is selected, the CPU can write control words or data into the selected UART register.
Note: Only an active WR or WR input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the $\overline{W R}$ input permanently high, when it is not used.
Address Strobe ( $\overline{\text { ADS }}$ ), Pin 25: The positive edge of an active Address Strobe ( $\overline{\mathrm{ADS}}$ ) signal latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.
Note: An active $\overline{A D S}$ input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the $\overline{\mathrm{ADS}}$ input permanently low.
Register Select (A0, A1, A2), Pins 26-28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.
6.0 Pin Descriptions (Continued)

| Register Addresses |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DLAB | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | Register |
| 0 | 0 | 0 | 0 | Receiver Buffer (read), Transmitter Holding Register (write) |
| 0 | 0 | 0 | 1 | Interrupt Enable |
| X | 0 | 1 | 0 | Interrupt Identification (read only) |
| X | 0 | 1 | 1 | Line Control |
| X | 1 | 0 | 0 | MODEM Control |
| X | 1 | 0 | 1 | Line Status |
| X | 1 | 1 | 0 | MODEM Status |
| X | 1 | 1 | 1 | Scratch |
| 1 | 0 | 0 | 0 | Divisor Latch (least significant byte) |
| 1 | 0 | 0 | 1 | Divisor Latch (most significant byte) |

Master Reset (MR), Pin 35: When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, $\overline{\text { OUT 1 }}$, OUT 2, $\overline{\text { RTS }}, \overline{\text { DTR }}$ ) are affected by an active MR input. (Refer to Table I.) This input is buffered with a TTLcompatible Schmitt Trigger with 0.5V typical hysteresis.
Receiver Clock (RCLK), Pin 9: This input is the $16 \times$ baud rate clock for the receiver section of the chip.
Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).
Clear to Send ( $\overline{\mathbf{C T S}})$, Pin 36: When low, this indicates that the MODEM or data set is ready to exchange data. The CTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the $\overline{\mathrm{CTS}}$ signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the CTS input has changed state since the previous reading of the MODEM Status Register. CTS has no effect on the Transmitter.
Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status interrupt is enabled.
Data Set Ready ( $\overline{\mathbf{D S R}}$ ), Pin 37: When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The DSR signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the $\overline{\mathrm{DSR}}$ signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the $\overline{D S R}$ input has changed state since the previous reading of the MODEM Status Register.
Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The $\overline{D C D}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the $\overline{\mathrm{DCD}}$ signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the $\overline{\mathrm{DCD}}$ input has changed state
since the previous reading of the MODEM Status Register. $\overline{D C D}$ has no effect on the receiver.
Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Ring Indicator ( $\overline{\mathbf{R I}}$ ), Pin 39: When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The $\overline{\mathrm{RI}}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the $\overline{\mathrm{RI}}$ signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the $\overline{\mathrm{RI}}$ input signal has changed from a low to a high state since the previous reading of the MODEM Status Register.
Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status interrupt is enabled.
$\mathbf{V}_{\text {CC }}$, Pin 40: +5 V supply.
$\mathbf{V}_{\text {SS }}$, Pin 20: Ground ( $O V$ ) reference.

### 6.2 OUTPUT SIGNALS

Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The $\overline{\text { DTR }}$ output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.
Request to Send ( $\overline{\mathrm{RTS}}$ ), Pin 32: When low, this informs the MODEM or data set that the UART is ready to exchange data. The $\overline{\mathrm{RTS}}$ output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.
Output 1 (OUT 1), Pin 34: This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.
Output 2 (OUT 2), Pin 31: This user-designated output can be set to an active low, by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.
Chip Select Out (CSOUT), Pin 24: When high, it indicates that the chip has been selected by active, CS0, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logic 1 . CSOUT goes low when the UART is deselected.
Driver Disable (DDIS), Pin 23: This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART (see Typical Interface for a High Capacity Data Bus).
Baud Out ( $\overline{\text { BAUDOUT }}$ ), Pin 15: This is the $16 \times$ clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.

### 6.0 Pin Descriptions (Continued)

Interrupt (INTR), Pin 30: This goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Line Status; Received Data Available; Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.
Serial Output (SOUT), Pin 11: This is the composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation or when the transmitter is idle.

### 7.0 Connection Diagrams



TL/C/8401-11
Top View
Order Number NS16450N, NS-16450N, INS8250AN, NS16C450N or INS82C50AN See NS Package Number N40A

### 6.3 INPUT/OUTPUT SIGNALS

Data ( $D_{7}-D_{0}$ ) Bus, Pins 1-8: This bus is comprised of eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the $\mathrm{D}_{7}-\mathrm{D}_{0}$ Data Bus.
External Clock Input/Output (XIN, XOUT) Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the UART. When a crystal oscillator or a clock signal is provided, it drives the UART via XIN (see typical oscillator network illustration).


TL/C/8401-18
Top View
Order Number NS16450V, NS-16450V, INS8250AV, NS16C450V or INS82C50AV

See NS Package Number V44A

TABLE I. UART Reset Functions

| Register/Signal | Reset Control | Reset State |
| :--- | :--- | :--- |
| Interrupt Enable Register | Master Reset | $\mathbf{0 0 0 0} 0000$ (Note 1) |
| Interrupt Identification Register | Master Reset | $\mathbf{0 0 0 0} 0001$ |
| Line Control Register | Master Reset | 00000000 |
| MODEM Control Register | Master Reset | $\mathbf{0 0 0 0} 0000$ |
| Line Status Register | Master Reset | $\mathbf{0 1 1 0 0 0 0 0}$ |
| MODEM Status Register | Master Reset | XXXX 0000 (Note 2) |
| SOUT | Master Reset | High |
| INTR (RCVR Errs) | Read LSR/MR | Low |
| INTR (RCVR Data Ready) | Read RBR/MR | Low |
| INTR (THRE) | Read IIR/Write THR/MR | Low |
| INTR (Modem Status Changes) | Read MSR/MR | Low |
| $\overline{\text { OUT 2 }}$ | Master Reset | High |
| $\overline{\text { RTS }}$ | Master Reset | High |
| $\overline{\text { DTR }}$ | Master Reset | High |
| $\overline{\text { OUT1 }}$ | Master Reset | High |

Note 1: Boldface bits are permanently low.
Note 2: Bits 7-4 are driven by the input signals.

### 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

### 8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and sets the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

| Bit 1 | Bit 0 | Character Length |
| :---: | :---: | :---: |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

Bit 2: This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0 , one Stop bit is generated or checked in the transmitted data. If bit 2 is a logic 1 when a 5 -bit word length is selected via bits 0 and 1 , one and a half Stop bits are generated. If

TABLE II. Summary of Registers

|  | Register Address |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 DLAB $=0$ | 0 DLAB $=0$ | 1 DLAB $=0$ | 2 | 3 | 4 | 5 | 6 | 7 | $0 \mathrm{DLAB}=1$ | 1 DLAB = 1 |
| Bit No. | Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | Interrupt Enable Register | Interrupt <br> Ident. <br> Register (Read Only) | Line Control Register | MODEM Control Register | Line Status Register | MODEM <br> Status <br> Register | Scratch Register | Divisor Latch (LS) | Divisor Latch (MS) |
|  | RBR | THR | IER | IIR | LCR | MCR | LSR | MSR | SCR | DLL | DLM |
| 0 | Data Bit 0 (Note 1) | Data Bit 0 | Received Data Available | "0" if Interrupt Pending | Word Length Select Bit 0 (WLSO) | Data <br> Terminal Ready (DTR) | Data Ready (DR) | Delta Clear to Send (DCTS) | Bit 0 | Bit 0 | Bit 8 |
| 1 | Data Bit 1 | Data Bit 1 | Transmitter Holding Register Empty | $\begin{aligned} & \text { Interrupt } \\ & \text { ID } \\ & \text { Bit (0) } \end{aligned}$ | Word <br> Length <br> Select Bit 1 (WLS1) | Request to Send (RTS) | Overrun Error (OE) | Delta <br> Data Set Ready (DDSR) | Bit 1 | Bit 1 | Bit 9 |
| 2 | Data Bit 2 | Data Bit 2 | Receiver Line Status | $\begin{aligned} & \text { Interrupt } \\ & \text { ID } \\ & \text { Bit (1) } \end{aligned}$ | Number of Stop Bits (STB) | Out 1 | Parity Error (PE) | Trailing Edge Ring Indicator (TERI) | Bit 2 | Bit 2 | Bit 10 |
| 3 | Data Bit 3 | Data Bit 3 | MODEM Status | 0 | Parity Enable (PEN) | Out 2 | Framing Error (FE) | Delta <br> Data Carrier Detect (DDCD) | Bit 3 | Bit 3 | Bit 11 |
| 4 | Data Bit 4 | Data Bit 4 | 0 | 0 | Even <br> Parity <br> Select <br> (EPS) | Loop | Break Interrupt (BI) | Clear to Send (CTS) | Bit 4 | Bit 4 | Bit 12 |
| 5 | Data Bit 5 | Data Bit 5 | 0 | 0 | Stick Parity | 0 | Transmitter Holding Register (THRE) | Data Set Ready (DSR) | Bit 5 | Bit 5 | Bit 13 |
| 6 | Data Bit 6 | Data Bit 6 | 0 | 0 | Set Break | 0 | Transmitter Empty (TEMT) | Ring Indicator (RI) | Bit 6 | Bit 6 | Bit 14 |
| 7 | Data Bit 7 | Data Bit 7 | 0 | 0 | Divisor Latch Access Bit (DLAB) | 0 | 0 | Data Carrier Detect (DCD) | Bit 7 | Bit 7 | Bit 15 |

### 8.0 Registers (Continued)

bit 2 is a logic 1 when either a 6 -, 7 -, or 8 -bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.
Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1 s when the data word bits and the Parity bit are summed.)
Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0 , an odd number of logic 1 s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1 , an even number of logic 1 s is transmitted or checked.
Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0 . If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.
Bit 6: This bit is the Break Control bit. It causes a break condition to be transmitted by the UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0 ) state. The break is disabled by clearing bit 6 to a logic 0 . The Break Control bit acts only on SOUT and has no effect on the transmitter logic.
Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is used, no erroneous or extraneous characters will be transmitted because of the break.

1. Load an all Os, pad character, in response to THRE.
2. Set break after the next THRE.
3. Wait for the transmitter to be idle, (TEMT=1), and clear break when normal transmission has to be restored.
During the break, the Transmitter can be used as a character timer to accurately establish the break duration.
Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0 ) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

TABLE III. Baud Rates Using $\mathbf{1 . 8 4 3 2} \mathbf{~ M H z}$ Crystal

| Desired <br> Baud Rate | Decimal <br> Divisor Used <br> to Generate <br> $\mathbf{1 6} \mathbf{x}$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 2304 | - |
| 75 | 1536 | - |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | - |
| 300 | 384 | - |
| 600 | 192 | - |
| 1200 | 96 | - |
| 1800 | 64 | - |
| 2000 | 58 | - |
| 2400 | 48 | - |
| 3600 | 32 | - |
| 4800 | 24 | - |
| 7200 | 16 | - |
| 9600 | 12 | 2.86 |
| 19200 | 6 |  |
| 38400 | 3 | 2 |
| 56000 | 2 |  |

### 8.2 TYPICAL CLOCK CIRCUITS



TL/C/8401-12


TL/C/8401-13

Typical Oscillator Networks

| Crystal | $\mathbf{R}_{\mathbf{P}}$ | $\mathbf{R}_{\mathbf{X} 2}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $1.8-3.1 \mathrm{MHz}$ | $1 \mathrm{M} \Omega$ | 1.5 k | $10-30 \mathrm{pF}$ | $40-60 \mathrm{pF}$ |

TABLE IV. Baud Rates Using 3.072 MHz Crystal

| Desired <br> Baud Rate | Decimal <br> Divisor Used <br> to Generate <br> $\mathbf{1 6} \mathbf{x}$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 3840 | - |
| 75 | 2560 | - |
| 110 | 1745 | 0.026 |
| 134.5 | 1428 | 0.034 |
| 150 | 1280 | - |
| 300 | 640 | - |
| 600 | 320 | - |
| 1200 | 160 | - |
| 1800 | 107 | - |
| 2000 | 96 | - |
| 2400 | 80 | - |
| 3600 | 53 | - |
| 4800 | 40 | - |
| 7200 | 27 | - |
| 9600 | 20 | - |
| 19200 | 10 |  |
| 38400 | 5 |  |

### 8.0 Registers (Continued)

### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 3.1 MHz and dividing it by any divisor from 1 to $216-1$. The output frequency of the Baud Generator is $16 \times$ the Baud [divisor \# $=$ (frequency input) $\div$ (baud rate $\times 16$ )]. Two 8 -bit latches store the divisor in a 16 -bit binary format. These Divisor Latches must be loaded during initialization in order to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.
Tables III and IV provide decimal divisors to use with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively for common baud rates. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a division of 0 is not recommended.
Note: The maximum operating frequency of the Baud Generator is 3.1 MHz . However, when using divisors of 3 and below, the maximum frequency is equal to the divisor in MHz. For example, if the divisor is 1 , then the maximum frequency is 1 MHz . In no case should the data rate be greater than 56k Baud.

### 8.4 LINE STATUS REGISTER

This 8-bit register provides status information to the CPU concerning the data transfer. Table ll shows the contents of the Line Status Register. Details on each bit follow:
Bit 0 : This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register. Bit 0 is reset to a logic 0 by reading the data in the Receiver Buffer Register.
Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register.
Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parity-
select bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register.
Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is a logic 0 (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".
Bit 4: This bit is the Break Interrupt ( BI ) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. Restarting after a break is received, requires the SIN pin to be logical 1 for at least $1 / 2$ bit time.
Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.
Bit 5: This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 whenever the CPU loads the Transmitter Holding Register.
Bit 6: This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character.
Bit 7: This bit is permanently set to logic 0 .
Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

TABLE V. Interrupt Control Functions

| Interrupt Identification <br> Register |  |  |  | Interrupt Set and Reset Functions |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| Bit 2 | Bit 1 | Bit 0 | Priority <br> Level | Interrupt Type | Interrupt Source | Interrupt Reset Control |
| 0 | 0 | 1 | - | None | None | Rene |
| 1 | 1 | 0 | Highest | Receiver Line Status | Overrun Error or <br> Parity Error or Framing <br> Error or Break Interrupt | Reading the Line Status <br> Register |
| 1 | 0 | 0 | Second | Received Data Available | Receiver Data Available | Reading the Receiver <br> Buffer Register |
| 0 | 1 | 0 | Third | Transmitter Holding <br> Register Empty | Transmitter Holding <br> Register Empty | Reading the IIR Register <br> (if source of interrupt) or <br> Writing into the Trans- <br> mitter Holding Register |
| 0 | 0 | 0 | Fourth | MODEM Status | Clear to Send or <br> Data Set Ready or <br> Ring Indicator or Data <br> Carrier Detect | Reading the MODEM <br> Status Register |

### 8.0 Registers (Continued)

### 8.5 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.
When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:
Bit 0: This bit can be used in an interrupt environment to indicate whether an interrupt condition is pending. When bit 0 is a logic 0 , an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1 , no interrupt is pending.
Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table V.
Bits 3 through 7: These five bits of the IIR are always logic 0.

### 8.6 INTERRUPT ENABLE REGISTER

This register enables the four types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of this register to a logic 1 , enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.
Bit 0: This bit enables the Received Data Available Interrupt when set to logic 1.
Bit 1: This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.
Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.
Bits 4 through 7: These four bits are always logic 0 .

### 8.7 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register (MCR) are indicated
in Table Il and are described below. Table II shows the contents of the MCR. Details on each bit follow.
Bit 0: This bit controls the Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ) output. When bit 0 is set to a logic 1 , the $\overline{\text { TTR }}$ output is forced to a logic 0 . When bit 0 is reset to a logic 0 , the $\overline{D T R}$ output is forced to a logic 1.
Note: The $\overline{\text { DTR }}$ output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.
Bit 1: This bit controls the Request to Send ( $\overline{\mathrm{RTS}}$ ) output. Bit 1 affects the RTS output in a manner identical to that described above for bit 0 .
Bit 2: This bit controls the Output 1 ( $\overline{\text { OUT } 1}$ ) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0 .
Bit 3: This bit controls the Output 2 ( $\overline{\text { OUT } 2)}$ ) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0 .
Bit 4: This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1 , the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs ( $\overline{\mathrm{CTS}}, \overline{\mathrm{DSR}}, \overline{\mathrm{RI}}$, and $\overline{\mathrm{DCD}}$ ) are disconnected; and the four MODEM Control outputs (DTR, $\overline{\text { RTS, OUT 1 }}$, and OUT 2) are internally connected to the four MODEM Control inputs. The MODEM Control output pins are forced to their inactive state (high). In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.
In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.
Bits 5 through 7: These bits are permanently set to logic 0 .

### 8.8 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

### 8.0 Registers (Continued)

Table Il shows the contents of the MSR. Details on each bit follow.
Bit 0: This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.
Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the $\overline{\mathrm{DSR}}$ input to the chip has changed state since the last time it was read by the CPU.
Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the $\overline{\mathrm{RI}}$ input to the chip has changed from a low to a high state.
Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the $\overline{\mathrm{DCD}}$ input to the chip has changed state.
Note: Whenever bit $0,1,2$, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

Bit 4: This bit is the complement of the Clear to Send ( $\overline{\mathrm{CTS}}$ ) input. If bit 4 (loop) of the MCR is set to a 1 , this bit is equivalent to RTS in the MCR.
Bit 5: This bit is the complement of the Data Set Ready ( $\overline{\mathrm{DSR}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to DTR in the MCR.
Bit 6: This bit is the complement of the Ring Indicator ( $\overline{\mathrm{RI}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 1 in the MCR.
Bit 7: This bit is the complement of the Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 2 in the MCR.

### 8.9 SCRATCHPAD REGISTER

This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

### 9.0 Typical Applications

This shows the basic connections of an NS16450 to an NS32016 CPU


Typical shows the basic connections of an INS8250A to an 8088 CPU

9.0 Typical Applications (Continued)

Typical Interface for a High-Capacity Data Bus


TL/C/8401-16
10.0 Ordering Information

\left.| Order Number | Description |
| :---: | :--- |
| Plastic Dip Package |  |
| NS16450N |  |
| or |  |
| NS-16450N |  |\(\right\left.\} \quad \begin{array}{l}high speed part <br>

INS8250AN <br>
NS16C450N <br>
INS82C50AN <br>
Plastic Chip Carrier Package <br>
NS16450V <br>
or <br>

NS-16450V\end{array}\right\} \quad\)| CMOS high speed part |
| :--- |
| INS8250A |
| NS16C450V |$\quad$|  |
| :--- |
| INS82C50AV |

Typical Supply Current vs
Temperature, Normalized


TL/C/8401-17
11.0 Reliability Information

| Gate Count |  |
| :--- | :--- |
| $\quad$ XMOS | 2,000 |
| CMOS | 1,600 |
| Transistor Count |  |
| $\quad$ XMOS | 4,500 |
| CMOS | 6,300 |

National Semiconductor Corporation

## INS8250, INS8250-B Universal Asynchronous Receiver/Transmitter

## General Description

Each of these parts function as a serial data input/output interface in a microcomputer system. The system software determines the functional configuration of the UART via a TRI-STATE ${ }^{\circledR} 8$-bit bidirectional data bus.
The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).
The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to ( $2^{16}-1$ ), and producing a $16 \times$ clock for driving the internal transmitter logic. Provisions are also included to use this $16 \times$ clock to drive the receiver logic. The UART includes a complete MODEM-control capability and a processor-interrupt system. Interrupts can be programmed to the user's requirements minimizing the computing required to handle the communications link.
National's INS8250 universal asynchronous receiver transmitter (UART) is the unanimous choice of almost every PC and add-on manufacturer in the world. The INS8250 is a programmable communications chip available in a standard $40-$ pin dual-in-line and a 44 -pin PCC package. The chip is fabricated using N -channel silicon gate technology.

## Features

- Easily interfaces to most popular microprocessors.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream.
- Holding and shift registers eliminate the need for precise synchronization between the CPU and the serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator allows division of any input clock by 1 to $\left(2^{16}-1\right)$ and generates the internal $16 \times$ clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
-5-, 6-, 7-, or 8-bit characters
- Even, odd, or no-parity bit generation and detection
- 1 -, $11 / 2$-, or 2 -stop bit generation
- Baud generation (DC to 56 k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data bus and control bus.
- Line break generation and detection.
- Internal diagnostic capabilities:
-Loopback controls for communications link fault isolation
- Break, parity, overrun, framing error simulation.
- Fully prioritized interrupt system controls.

Connection Diagram


TL/C/9329-1

## Table of Contents

### 1.0 ABSOLUTE MAXIMUM RATINGS

2.0 DC ELECTRICAL CHARACTERISTICS
3.0 AC ELECTRICAL CHARACTERISTICS
4.0 TIMING WAVEFORMS
5.0 BLOCK DIAGRAM
6.0 PIN DESCRIPTIONS
6.1 Input Signals
6.2 Output Signals
6.3 Input/out Signals
7.0 CONNECTION DIAGRAMS

### 8.0 REGISTERS

8.1 Line Control Registers
8.2 Typical Clock Circuits
8.3 Programmable Baud Generator
8.4 Line Status Register
8.5 Interrupt Indentification Register
8.6 Interrupt Enable Register
8.7 Modem Control Register
8.8 Modem Status Register
9.0 TYPICAL APPI_ICATIONS
10.0 ORDERING INFORMATION
11.0 RELIABILITY INFORMATION

### 1.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Temperature Under Bias
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

All Input or Output Voltages

$$
\text { with Respect to } \mathrm{V}_{\mathrm{SS}} \quad-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

Power Dissipation 400 mW
Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

### 2.0 DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Conditions | INS8250 |  | INS8250-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\text {ILX }}$ | Clock Input Low Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IHX}}$ | Clock Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{C C}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{IOL}^{\text {O }}=1.6 \mathrm{~mA}$ on all (Note 1) |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ (Note 1) | 2.4 |  | 2.4 |  | V |
| $\operatorname{ICC}(A V)$ | Avg. Power Supply Current ( $\mathrm{V}_{\mathrm{CC}}$ ) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> No Loads on output <br> SIN, DSR, DCD, <br> CTS, RI $=2.4 \mathrm{~V}$ <br> All other inputs $=0.4 \mathrm{~V}$ |  | 80 |  | 80 | mA |
| IIL | Input Leakage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Clock Leakage | All other pins floating. $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Ioz | TRI-STATE Leakage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ <br> 1) Chip deselected <br> 2) WRITE mode, chip selected |  | $\pm 20$ |  | $\pm 20$ | $\mu \mathrm{A}$ |

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cxin | Clock Input Capacitance | $f_{c}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to $V_{S S}$ |  | 15 | 20 | pF |
| CXOUT | Clock Output Capacitance |  |  | 20 | 30 | pF |
| $\mathrm{ClN}_{\text {I }}$ | Input Capacitance |  |  | 6 | 10 | pF |
| COUT | Output Capacitance |  |  | 10 | 20 | pF |

Note 1: Does not apply to XOUT.
3.0 AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Conditions | INS8250 |  | INS8250-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {ADS }}$ | Address Strobe Width |  | 90 |  | 120 |  | ns |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{AR}}$ | $\overline{\mathrm{RD}} / \mathrm{RD}$ Delay from Address | (Note 1) | 110 |  | 110 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time |  | 110 |  | 110 |  | ns |
| ${ }^{\text {t }}$ CH | Chip Select Hold Time |  | 0 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time |  | 110 |  | 110 |  | ns |
| tcsc | Chip Select Output Delay from Select | @ 100 pF loading ( Note 1) |  | 200 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CSR}}$ | $\overline{\mathrm{RD}} / \mathrm{RD}$ Delay from Chip Select | (Note 1) | 110 |  | 110 |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { S }}$ | Chip Select Output Delay from Strobe |  | 0 | 150 | 0 | 150 | ns |
| tcsw | WR/WR Delay from Select | (Note 1) | 160 |  | 160 |  | ns |
| $t_{\text {d }}$ | Data Hold Time |  | 60 |  | 100 |  | ns |
| $t_{\text {DS }}$ | Data Setup Time |  | 175 |  | 350 |  | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | $\overline{\mathrm{RD}} / \mathrm{RD}$ to Floating Data Delay | @ 100 pF loading (Note 3) | 0 | 150 | 0 | 150 | ns |
| $t_{\text {MR }}$ | Master Reset Pulse Width |  | 10 |  | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RA}}$ | Address Hold Time from $\overline{\text { RD } / R D ~}$ | (Note 1) | 50 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Delay |  | 1735 |  | 1735 |  | ns |
| $t_{\text {RCS }}$ | Chip Select Hold Time from $\overline{\mathrm{RD}}$ /RD | (Note 1) | 50 |  | 50 |  | ns |
| $t_{\text {RD }}$ | $\overline{\mathrm{RD}} / \mathrm{RD}$ Strobe Width |  | 175 |  | 350 |  | ns |
| $t_{\text {RDA }}$ | Read Strobe Delay |  | 0 |  | 0 |  | ns |
| $t_{\text {RDD }}$ | $\overline{\mathrm{RD}} / \mathrm{RD}$ to Driver Disable Delay | @100 pF loading (Note 3) |  | 150 |  | 250 | ns |
| $t_{\text {RVD }}$ | Delay from $\overline{\mathrm{RD}} / \mathrm{RD}$ to Data | @100 pF loading |  | 250 |  | 300 | ns |
| $t_{\text {WA }}$ | Address Hold Time from $\overline{\mathrm{WR}} / \mathrm{WR}$ | (Note 1) | 50 |  | 50 |  | ns |
| twc | Write Cycle Delay |  | 1785 |  | 1785 |  | ns |
| twCS | Chip Select Hold Time from WR/WR | (Note 1) | 50 |  | 50 |  | ns |
| twDA | Write Strobe Delay |  | 50 |  | 50 |  | ns |
| ${ }^{\text {t }}$ WR | WR/WR Strobe Width |  | 175 |  | 350 |  | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Duration of Clock High Pulse | External Clock (3.1 MHz Max.) | 140 |  | 140 |  | ns |
| ${ }_{\text {t }}$ | Duration of Clock Low Pulse | External Clock (3.1 MHz Max.) | 140 |  | 140 |  | ns |
| RC | Read Cycle $=t_{\text {AR }}+t_{\text {DIW }}+t_{\text {RC }}$ |  | 2000 |  | 2205 |  | ns |
| WC | Write Cycle $=\mathrm{t}_{\text {DDA }}+\mathrm{t}_{\text {DOW }}+\mathrm{t}_{\text {WC }}$ |  | 2100 |  | 2305 |  | ns |

Baud Generator

| N | Baud Divisor |  | 1 | $216-1$ | 1 | $2^{16-1}$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{BHD}}$ | Baud Output Positive Edge Delay | 100 pF Load |  | 250 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{BLD}}$ | Baud Output Negative Edge Delay | 100 pF Load |  | 250 |  | 250 | ns |
| $t_{H W}$ | Baud Output Up Time | $\mathrm{f}_{\mathrm{X}}=3 \mathrm{MHz}, \div 3,100 \mathrm{pF}$ Load | 330 |  | 330 |  | ns |
| $\mathrm{t}_{\mathrm{LW}}$ | Baud Output Down Time | $\mathrm{f}_{\mathrm{X}}=2 \mathrm{MHz}, \div 2,100 \mathrm{pF}$ Load | 425 |  | 425 |  | ns |

Receiver

| $\mathrm{t}_{\text {RINT }}$ | Delay from RD/RD <br> (RD RBR or RD LSR) <br> to Reset Interrupt | 100 pF Load |  | 1000 |  | 1000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {SCD }}$ | Delay from RCLK to Sample Time |  |  | ns |  |  |
| $\mathrm{t}_{\text {SINT }}$ | Delay from Stop to Set Interrupt |  |  | 2000 |  | 2000 |

Note 1: Applicable only when $\overline{\mathrm{ADS}}$ is tied low.
Note 2: Charge and discharge time is determined by $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ and the external loading.
3.0 AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ (Continued)

| Symbol | Parameter | Conditions | INS8250 |  | INS82C50-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Transmitter |  |  |  |  |  |  |  |
| $t_{H R}$ | Delay from $\overline{W R} / W R$ (WR THR) to Reset Interrupt | 100 pF Load |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ | Delay from $\overline{R D} / R D$ (RD IIR) to Reset Interrupt (THRE) | 100 pF Load |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\text {IRS }}$ | Delay from Initial INTR Reset to Transmit Start |  |  | 16 |  | 16 | BAUDOUT Cycles |
| ${ }_{\text {t }} \mathrm{I}$ | Delay from Initial Write to Interrupt |  |  | 50 |  | 50 | BAUDOUT Cycles |
| $\mathrm{t}_{\mathrm{SS}}$ | Delay from Stop to Next Start |  |  | 1000 |  | 1000 | ns |
| ${ }^{\text {tSTI }}$ | Delay from Stop to Interrupt (THRE) |  |  | 8 |  | 8 | BAUDOUT Cycles |
| Modem Control |  |  |  |  |  |  |  |
| ${ }^{\text {t MDO }}$ | Delay from $\overline{W R} / W R$ (WR MCR) to Output | 100 pF Load |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\text {RIM }}$ | Delay to Reset Interrupt from $\overline{\mathrm{RD}} / \mathrm{RD}$ (RD MSR) | 100 pF Load |  | 1000 |  | 1000 | ns |
| ${ }^{\text {tSIM }}$ | Delay to Set Interrupt from MODEM Input | 100 pF Load |  | 1000 |  | 1000 | ns |

### 4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1 )

External Clock Input (3.1 MHz Max.)


AC Test Points


TL/C/9329-3

Note 1: The 2.4 V and 0.4 V levels are the voltages that the inputs are driven to during AC testing.
Note 2: The 2.0 V and 0.8 V levels are the voltages at which the timing tests are made.


TL/C/9329-4

### 4.0 Timing Waveforms (Continued)



TL/C/9329-5
*Applicable Only When $\overline{\text { ADS }}$ is Tied Low.
4.0 Timing Waveforms (Continued)


TL/C/9329-7


TL/C/9329-8


Note 1: See Write Cycle Timing
Note 2: See Read Cycle Timing

### 5.0 Block Diagram



TL/C/9329-10

Note: Applicable pinout numbers are included within parenthesis.

### 6.0 Pin Descriptions

The following describes the function of all UART, pins. Some of these descriptions reference internal circuits.
In the following descriptions, a low represents a logic 0 ( 0 V nominal) and a high represents a logic 1 ( +2.4 V nominal).

### 6.1 INPUT SIGNALS

Chip Select (CS0, CS1, $\overline{\text { CS2 }}$ ), Pins 12-14: When CSO and CS1 are high and CS2 is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If $\overline{\mathrm{ADS}}$ is always low valid chip selects should stabilize according to the $\mathrm{t}_{\mathrm{CSW}}$ parameter.
Read (RD, $\overline{R D}$ ), Pins 22 and 21: When RD is high or $\overline{R D}$ is low while the chip is selected, the CPU can read status information or data from the selected UART register.
Note: Only an active RD or $\overline{\mathrm{RD}}$ input is required to transfer data from the UART during a read operation. Therefore, tie either the RD input permanently low or the $\overline{R D}$ input permanently high, when it is not used.

Write (WR, WR), Pins 19 and 18: When WR is high or $\overline{W R}$ is low while the chip is selected, the CPU can write control words or data into the selected UART register.
Note: Only an active WR or $\overline{W R}$ input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the $\overline{W R}$ input permanently high, when it is not used.
Address Strobe ( $\overline{\mathbf{A D S}}$ ), Pin 25: The positive edge of an active Address Strobe ( $\overline{\mathrm{ADS}}$ ) signal latches the Register Select (A0, A1, A2) and Chip Select (CSO, CS1, CS2) signals.
Note: An active $\overline{A D S}$ input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the $\overline{\mathrm{ADS}}$ input permanently low.
Register Select (A0, A1, A2), Pins 26-28: Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

### 6.0 Pin Descriptions (Continued)

| DLAB | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | Register |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Receiver Buffer (read), <br> Transmitter Holding |
| 0 | 0 | 0 | 1 | Register (write) <br> Interrupt Enable |
| X | 0 | 1 | 0 | Interrupt Identification <br> (read only) |
| X | 0 | 1 | 1 | Line Control <br> X |
| 1 | 0 | 0 | MODEM Control |  |
| X | 1 | 0 | 1 | Line Status <br> X |
| 1 | 1 | 0 | MODEM Status |  |
| 1 | 0 | 0 | 0 | Divisor Latch <br> (least significant byte) |
| 1 | 0 | 0 | 1 | Divisor Latch <br> (most significant byte) |

## Register Addresses

Master Reset (MR), Pin 35: When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SOUT, INTR, $\overline{\text { OUT 1 }}$, OUT 2, $\overline{\text { RTS, }} \overline{\text { DTR }}$ ) are affected by an active MR input. (Refer to Table I.).
Receiver Clock (RCLK), Pin 9: This input is the $16 \times$ baud rate clock for the receiver section of the chip.
Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).
Clear to Send (CTS), Pin 36: When low, this indicates that the MODEM or data set is ready to exchange data. The CTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the $\overline{\mathrm{CTS}}$ signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the $\overline{\mathrm{CTS}}$ input has changed state since the previous reading of the MODEM Status Register. CTS has no effect on the Transmitter.
Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Data Set Ready ( $\overline{\mathrm{DSR}}$ ), Pin 37: When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The $\overline{\mathrm{DSR}}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DSR) of the MODEM Status Register. Bit 5 is the complement of the $\overline{\mathrm{DSR}}$ signal. Bit 1 (DDSR) of the MODEM Status Register indicates whether the $\overline{\mathrm{DSR}}$ input has changed state since the previous reading of the MODEM Status Register.
Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ), Pin 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The $\overline{\mathrm{DCD}}$ signal is a MODEM status input whose condition can be tested by the CPU reading bit 7 (DCD) of the MODEM Status Register. Bit 7 is the complement of the $\overline{\mathrm{DCD}}$ signal. Bit 3 (DDCD) of the MODEM Status Register indicates whether the $\overline{D C D}$ input has changed state
since the previous reading of the MODEM Status Register. $\overline{D C D}$ has no effect on the receiver.
Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.
Ring Indicator ( $\overline{\mathbf{R I}}$ ), Pin 39: When low, this indicates that a telephone ringing signal has been received by the MODEM or data set. The RI signal is a MODEM status input whose condition can be tested by the CPU reading bit 6 (RI) of the MODEM Status Register. Bit 6 is the complement of the $\overline{\mathrm{RI}}$ signal. Bit 2 (TERI) of the MODEM Status Register indicates whether the $\overline{\mathrm{RI}}$ input signal has changed from a low to a high state since the previous reading of the MODEM Status Register.
Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status interrupt is enabled.
$\mathbf{V}_{\mathbf{C C}}$, Pin 40: +5 V supply.
$\mathbf{V}_{\text {SS }}$, Pin 20: Ground ( 0 V ) reference.

### 6.2 OUTPUT SIGNALS

Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ), Pin 33: When low, this informs the MODEM or data set that the UART is ready to establish a communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state.
Request to Send ( $\overline{\mathrm{RTS}}$ ), Pin 32: When low, this informs the MODEM or data set that the UART is ready to exchange data. The $\overline{\mathrm{RTS}}$ output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. A Master Reset operation sets this signal to its inactive (high) state.
Output 1 (OUT 1), Pin 34: This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. In the XMOS parts this will achieve TTL levels.
Output 2 ( $\overline{\text { OUT 2 }}$ ), Pin 31: This user-designated output can be set to an active low by programming bit 3 (OUT 2 ) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. In the XMOS parts this will achieve TTL levels.
Chip Select Out (CSOUT), Pin 24: When high, it indicates that the chip has been selected by active, CS0, CS1, and $\overline{\mathrm{CS2}}$ inputs. No data transfer can be initiated until the CSOUT signal is a logic 1 . CSOUT goes low when the UART is deselected.
Driver Disable (DDIS), Pin 23: This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART (see Typical Interface for a High Capacity Data Bus).
Baud Out (BAUDOUT), Pin 15: This is the $16 \times$ clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.

### 6.0 Pin Descriptions (Continued)

Interrupt (INTR), Pin 30: This goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Line Status; Received Data Available; Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.
Serial Output (SOUT), Pin 11: This is the composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation or when the transmitter is idle.

### 7.0 Connection Diagrams

Dual-In-Line Package



TL/C/9329-11

Top View
Order Number INS8250N, INS8250N-B or INS8250N/A + See NS Package Number N40A

### 6.3 INPUT/OUTPUT SIGNALS

Data ( $D_{7}-D_{0}$ ) Bus, Pins 1-8: This bus is comprised of eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the $\mathrm{D}_{7}-\mathrm{D}_{0}$ Data Bus.
External Clock Input/Output ( $\mathrm{X}_{\mathrm{IN}}, \mathrm{X}_{\mathrm{OUT}}$ ) Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the UART. When a crystal oscillator or a clock signal is provided, it drives the UART via XIN (see typical oscillator network illustration).


Top View
Order Number INS8250V-B
See NS Package Number V44A

TABLE I. UART Reset Functions

| Register/Signal | Reset Control | Reset State |
| :--- | :---: | :---: |
| Interrupt Enable Register | Master Reset | $\mathbf{0 0 0 0} 0000$ (Note 1) |
| Interrupt Identification Register | Master Reset | $\mathbf{0 0 0 0 0} 001$ |
| Line Control Register | Master Reset | 00000000 |
| MODEM Control Register | Master Reset | $\mathbf{0 0 0 0} 0000$ |
| Line Status Register | Master Reset | $\mathbf{0 1 1 0 0 0 0 0}$ |
| MODEM Status Register | Master Reset | XXXX 0000 (Note 2) |
| SOUT | Master Reset | High |
| INTR (RCVR Errs) | Read LSR/MR | Low |
| INTR (RCVR Data Ready) | Read RBR/MR | Low |
| INTR (THRE) | Read IIR/Write THR/MR | Low |
| INTR (Modem Status Changes) | Read MSR/MR | Low |
| $\overline{\text { OUT2 }}$ | Master Reset | High |
| $\overline{\text { RTS }}$ | Master Reset | High |
| $\overline{\text { DTR }}$ | Master Reset | High |
| $\overline{\text { OUT 1 }}$ | Master Reset | High |

Note 1: Underlined bits are permanently low.
Note 2: Bits 7-4 are driven by the input signals.

### 8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

### 8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and sets the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

| Bit 1 | Bit 0 | Character Length |
| :---: | :---: | :---: |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

Bit 2: This bit specifies the number of Stop bits transmitted and recevied in each serial character. If bit 2 is a logic 0 , one Stop bit is generated or checked in the serial data. If bit 2 is a logic 1 when a 5 -bit word length is selected via bits 0

TABLE II. Summary of Registers

| Bit <br> No. | Register Address |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 DLAB $=0$ | 0 DLAB $=0$ | 1 DLAB $=0$ | 2 | 3 | 4 | 5 | 6 | 0 DLAB $=1$ | 1 DLAB $=1$ |
|  | Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | Interrupt Enable Register | Interrupt Ident. Register (Read Only) | Line Control Register | MODEM Control Register | Line Status Register | MODEM Status Register | Divisor Latch (LS) | Division Latch (MS) |
|  | RBR | THR | IER | IIR | LCR | MCR | LSR | MSR | DLL | DLM |
| 0 | Data Bit 0 (Note 1) | Data Bit 0 | Received Data Available | " 0 " if Interrupt Pending | Word <br> Length <br> Select <br> Bit 0 <br> (WLSO) | Data <br> Terminal Ready (DTR) | Data Ready (DR) | Delta 0 Clear to Send (DCTS) | Bit 0 | Bit 8 |
| 1 | Data Bit 1 | Data Bit 1 | Transmitter Holding Register Empty | Interrupt ID Bit (0) | Word Length Select Bit 1 (WLS1) | Request to Send (RTS) | Overrun Error (OE) | Delta <br> Data Set Ready (DDSR) | Bit 1 | Bit 9 |
| 2 | Data Bit 2 | Data Bit 2 | Receiver Line Status | Interrupt ID Bit (1) | Number of Stop Bits (STB) | Out 1 | Parity Error (PE) | Trailing Edge Ring Indicator (TERI) | Bit 2 | Bit 10 |
| 3 | Data Bit 3 | Data Bit 3 | MODEM <br> Status | 0 | Parity Enable (PEN) | Out 2 | Framing Error (FE) | Delta <br> Data <br> Carrier Detect (DDCD) | Bit 3 | Bit 11 |
| 4 | Data Bit 4 | Data Bit 4 | 0 | 0 | Even <br> Parity Select (EPS) | Loop | Break Interrupt (BI) | Clear to Send (CTS) | Bit 4 | Bit 12 |
| 5 | Data Bit 5 | Data Bit 5 | 0 | 0 | Stick <br> Parity | 0 | Transmitter Holding Register (THRE) | Data Set Ready (DSR) | Bit 5 | Bit 13 |
| 6 | Data Bit 6 | Data Bit 6 | 0 | 0 | Set Break | 0 | Transmitter Shift Register Empty (TSRE) | Ring Indicator (RI) | Bit 6 | Bit 14 |
| 7 | Data Bit 7 | Data Bit 7 | 0 | 0 | Divisor Latch Access Bit (DLAB) | 0 | 0 | Data Carrier Detect (DCD) | Bit 7 | Bit 15 |

[^17]
### 8.0 Registers (Continued)

and 1 , one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6 -, 7 -, or 8 -bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop bit only, regardless of the number of Stop bits selected.
Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1 s when the data word bits and the Parity bit are summed.)
Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0 , an odd number of logic 1 s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1 , an even number of logic 1s is transmitted or checked.
Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1 . If bit 5 is a logic 0 Stick Parity is disabled.
Bit 6: This bit is the Break Control bit. It causes a break condition to be transmitted by the UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by clearing bit 6 to a logic 0 . The Break Control bit acts only on SOUT and has no effect on the transmitter logic.
Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is used no erroneous or extraneous characters will be transmitted because of the break.

1. Load an all $0 s$, pad character, in response to THRE.
2. Set break after the next THRE.
3. Wait for the transmitter to be idle, (TSRE=1), and clear break when normal transmission has to be restored.
During the break, the Transmitter can be used as a character timer to accurately establish the break duration.
Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0 ) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

TABLE III. Baud Rates Using 1.8432 MHz Crystal

| Desired <br> Baud Rate | Decimal <br> Divisor Used <br> to Generate <br> $\mathbf{1 6} \mathbf{~ x ~ C l o c k ~}$ | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 2304 | - |
| 75 | 1536 | - |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | - |
| 300 | 384 | - |
| 600 | 192 | - |
| 1200 | 96 | - |
| 1800 | 64 | 0.69 |
| 2000 | 58 | - |
| 2400 | 48 | - |
| 3600 | 32 | - |
| 4800 | 24 | - |
| 7200 | 16 | - |
| 9600 | 12 | 2.86 |
| 19200 | 6 |  |
| 38400 | 3 | 2 |
| 56000 | 2 |  |

### 8.2 Typical Clock Circuits



TL/C/9329-12


TL/C/9329-13

Typical Oscillator Networks

| Crystal | $\mathbf{R}_{\mathbf{p}}$ | $\mathbf{R}_{\mathbf{X} 2}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $1.8-3.1 \mathrm{MHz}$ | $1 \mathrm{M} \Omega$ | 1.5 k | $10-30 \mathrm{pF}$ | $40-60 \mathrm{pF}$ |

TABLE IV. Baud Rates Using 3.072 MHz Crystal

| Desired <br> Baud Rate | Decimal <br> Divisor Used <br> to Generate <br> $\mathbf{1 6} \mathbf{x}$ Clock | Percent Error <br> Difference Between <br> Desired and Actual |
| :---: | :---: | :---: |
| 50 | 3840 | - |
| 75 | 2560 | - |
| 110 | 1745 | 0.026 |
| 134.5 | 1428 | 0.034 |
| 150 | 1280 | - |
| 300 | 640 | - |
| 600 | 320 | - |
| 1200 | 160 | - |
| 1800 | 107 | 0.312 |
| 2000 | 96 | - |
| 2400 | 80 | - |
| 3600 | 53 | - |
| 4800 | 40 | 1.23 |
| 7200 | 27 | - |
| 9600 | 20 | - |
| 19200 | 10 |  |
| 38400 | 5 |  |

### 8.0 Registers (Continued)

### 8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 3.1 MHz and dividing it by any divisor from 1 to $2^{16-1}$. The output frequency of the Baud Generator is $16 \times$ the Baud [divisor \# $=$ (frequency input) $\div$ (baud rate $\times 16$ )]. Two 8 -bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.
Tables III and IV provide decimal divisors to use with crystal frequencies of 1.8432 MHz and 3.072 MHz , respectively, for common baud rates. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a division of 0 is not recommended.
Note: The maximum operating frequency of the Baud Generator is 3.1 MHz . However, when using divisors of 3 and below, the maximum frequency is equal to the divisor in MHz . For example, if the divisor is 1 , then the maximum frequency is 1 MHz . In no case should the data rate be greater than 56k Baud.

### 8.4 LINE STATUS REGISTER

This 8 -bit register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow:
Bit 0: This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register. Bit 0 is reset to a logic 0 by reading the data in the Receiver Buffer Register.
Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register.
Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the
correct even or odd parity, as selected by the even-parityselect bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register.
Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is a logic 0 (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this "start" bit twice and then takes in the "data".
Bit 4: This bit is the Break Interrupt ( BI ) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0 ) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. Restarting after a break is received, requires the $\operatorname{SIN}$ pin to be logical 1 for at least $1 / 2$ bit time.
Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.
Bit 5: This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 whenever the CPU loads the Transmitter Holding Register.
Bit 6: This bit is the Transmitter Shift Register Empty (TSRE) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Shift Register (TSR) is empty. It is reset to a logic 0 whenever a data character is transferred to the TSR.
Bit 7: This bit is permanently set to logic 0.
Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing.

TABLE V. Interrupt Control Functions

| Interrupt Identification Register |  |  |  | Interrupt Set and Reset Functions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 | Priority Level | Interrupt Type | Interrupt Source | Interrupt Reset Control |
| 0 | 0 | 1 | - | None | None | - |
| 1 | 1 | 0 | Highest | Receiver Line Status | Overrun Error or Parity Error or Framing Error or Break Interrupt | Reading the Line Status Register |
| 1 | 0 | 0 | Second | Received Data Available | Receiver Data Available | Reading the Receiver Buffer Register |
| 0 | 1 | 0 | Third | Transmitter Holding Register Empty | Transmitter Holding Register Empty | Reading the IIR Register (if source of interrupt) or Writing into the Transmitter Holding Register |
| 0 | 0 | 0 | Fourth | MODEM Status | Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect | Reading the MODEM Status Register |

### 8.0 Registers (Continued)

### 8.5 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the Interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.
When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:
Bit 0: This bit can be used in an interrupt environment to indicate whether an interrupt condition is pending. When bit 0 is a logic 0 , an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1 , no interrupt is pending.
Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table V.
Bits 3 through 7: These five bits of the IIR are always logic 0.

### 8.6 INTERRUPT ENABLE REGISTER

This register enables the four types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of this register to a logic 1, enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow.
Bit 0: This bit enables the Received Data Available Interrupt when set to logic 1.
Bit 1: This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1 .
Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.
Bits 4 through 7: These four bits are always logic 0 .

### 8.7 MODEM CONTROL REGISTER

This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register (MCR) are indicated in Table II and are described below. Table II shows the contents of the MCR. Details on each bit follow.
Bit 0: This bit controls the Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ) output. When bit 0 is set to a logic 1 , the $\overline{D T R}$ output is forced to a logic 0 . When bit 0 is reset to a logic 0 , the $\overline{D T R}$ output is forced to a logic 1 .
Note: The $\overline{D T R}$ output of the UART may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding MODEM or data set.
Bit 1: This bit controls the Request to Send ( $\overline{\mathrm{RTS}}$ ) output. Bit 1 affects the $\overline{\mathrm{RTS}}$ output in a manner identical to that described above for bit 0 .
Bit 2: This bit controls the Output 1 ( $\overline{\text { OUT } 1}$ ) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0 .

Bit 3: This bit controls the Output $2(\overline{\text { OUT } 2})$ signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0 .
Bit 4: This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1 ) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs ( $\overline{\mathrm{CTS}}, \overline{\mathrm{DSR}}, \overline{\mathrm{RI}}$, and $\overline{\mathrm{DCD}}$ ) are disconnected; and the four MODEM Control outputs (DTR, $\overline{\mathrm{RTS}}, \overline{\mathrm{OUT}} 1$, and $\overline{\mathrm{OUT}}$ 2) are internally connected to the four MODEM Control inputs. In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and received-data paths of the UART.
In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.
Bits 5 through 7: These bits are permanently set to logic 0 .

### 8.8 MODEM STATUS REGISTER

This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.
Table II shows the contents of the MSR. Details on each bit follow:
Bit 0: This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the $\overline{\mathrm{CTS}}$ input to the chip has changed state since the last time it was read by the CPU.
Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the $\overline{\text { DSR }}$ input to the chip has changed state since the last time it was read by the CPU.
Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the $\overline{\mathrm{RI}}$ input to the chip has changed from a low to a high state.
Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the $\overline{\mathrm{DCD}}$ input to the chip has changed state.
Note: Whenever bit $0,1,2$, or 3 is set to logic 1, a MODEM Status Interrupt is generated.
Bit 4: This bit is the complement of the Clear to Send ( $\overline{C T S}$ ) input. If bit 4 (loop) of the MCR is set to a 1 , this bit is equivalent to RTS in the MCR.
Bit 5: This bit is the complement of the Data Set Ready ( $\overline{\mathrm{DSR}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to DTR in the MCR.
Bit 6: This bit is the complement of the Ring Indicator ( $\overline{\mathrm{RI}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 1 in the MCR.
Bit 7: This bit is the complement of the Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ) input. If bit 4 of the MCR is set to a 1 , this bit is equivalent to OUT 2 in the MCR.

Basic Connections of an INS8250 to an $\mathbf{8 0 8 8}$ CPU


### 9.0 Typical Applications (Continued)

Typical Interface for a High-Capacity Data Bus


TL/C/9329-16

Typical Supply Current vs Temperature, Normalized


### 10.0 Ordering Information



### 11.0 Reliability Information

Gate Count 2,000
Transistor Count 4,500

## Section 3

Evaluation Board

## Section 3 Contents

NSC888 NSC800 Evaluation Board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3


## NSC888 NSC800 ${ }^{\text {TM }}$ Evaluation Board



TL/C/8533-1

■ NSC800 8-Bit microCMOS CPU

- Executes Z80 ${ }^{\circledR}$ Instruction Set
- 20 programmable parallel I/O lines
- Two 16-Bit programmable counters/timers
- Powerful 2k x 8 monitor program
- Five levels of vectored prioritized interrupts
- RS232 Interface
- 1k 8 microCMOS RAM with sockets for up to $4 k \times 8$ RAM
■ Socket for additional $2 k \times 8,2716$ compatible memory component
- Wire wrap area
- Edge connectors for system expansion
- Single-step operation mode
- Fully assembled and tested


## Product Overview

The NSC888 is a self-contained microprocessor board which enables the user to quickly evaluate the performance and features of the NSC800 product family. This fully assembled, tested board requires only the addition of a $\pm 5 \mathrm{~V}$ supply and an RS232 interface cable to the user's terminal to begin NSC800 evaluation.

A powerful system monitor is provided on the board which controls serial communications via the RS232 port. The monitor also includes command functions to load, execute and debug NSC800 programs.

The board includes an NSC800 CPU plus RAM, EPROM, I/O, Timers and interface components yet draws only 30 mA from the +5 V supply and 3 mA from the -5 V supply.
Although designed primarily as an assessment vehicle, the NSC888 can be readily programmed and adapted to a variety of uses. Wire wrap area is provided on-board for the user to build up additional circuitry or interfaces, thus tailoring this high-performance, lowpower microprocessor board to meet individual needs.

## Functional Description

Figure 1 and Figure 2 provide information on the organization of the NSC888 board. Please refer to these figures for the following discussion.

## Central Processor

The powerful NSC800 is the central processor for the NSC888. It provides bus control, clock generation and extensive interrupt capability. Featuring a multiplicity of programmable registers and sophisticated addressing modes, the NSC800 executes the Z80 instruction set.

## Memory

- 128 bytes of RAM are provided by the NC810A RAM-I/O-Timer and are used by the monitor program for the system stack.
- 1024 bytes of RAM are provided by two $1 \mathrm{k} \times 4$ NMC6514's. Sockets are provided for six additional NMC6514's, for a total of 4 k bytes of RAM.
- A $2 k$ byte EPROM system monitor is provided onboard which includes facilities to load, execute and debug a users program.
- An additional EPROM socket is also on-board which accepts a $2 k$ byte 2716 compatible memory component.


## Input/Output

- Parallel I/O

The NSC888 provides 20 programmable parallel I/O lines implemented using the I/O ports of the NSC810A RAM-I/O-Timer. The port bits may be individually defined as input or output, and can also be written to or read from in bytes. The I/O lines are conveniently brought to a 50 contact edge connector for user interface.

- Serial I/O

An RS232 connector and accompanying support circuitry are provided on-board. Two I/O lines from the NSC810A RAM-I/O-Timer are used for the serial communications function, which is controlled exclusively by software. The baud rate is determined upon system initialization by the character bit rate from the users terminal. The maximum baud rate is 2400 baud.

## Block Diagram



TL/C/8533-2
FIGURE 1

## Functional Description (Continued)

## Timers

The NSC888 provides two fully programmable binary 16-bit counters/timers utilizing the NSC810A RAM-I/ O-Timer. These signals are also brought to the parallel I/O connector. Each timer may operate in any of six different modes:

- Event Counter
- Accumulative Timer
- Restartable Timer
- One Shot
- Square Wave
- Pulse Generator


## Connectors

- Parallel I/O

The parallel I/O lines and timer lines from the NSC810A RAM-I/O-Timer, plus interrupt lines from the CPU are brought to this 50 contact edge connector.

- System Bus

All NSC800 CPU lines except XIN are brought to this 86 contact edge connector. In addition, the -5 V line is also brought to the system bus connector.

## - RS232

This connector is provided for system interface to the users terminal.

## Interrupts

The NSC888 utilizes the powerful interrupt processing capability of the NSC800 CPU. Interrupts are routed via a jumper matrix to the five interrupt inputs of the NSC800. Each input, which may be from the NSC810A I/O ports, NSC810A timers or off board via the system bus connector, generates a unique memory address (see Table I). All interrupts with the exception of NMI can be masked via software. Interrupt lines are also brought to the parallel I/O connector.
tABLE I.

| Interrupt <br> Input | Memory <br> Address | Type | Priority |
| :--- | :--- | :--- | :--- |
| NMI | 0066 H | Non-maskable | Highest |
| RSTA | 003 CH | Maskable |  |
| RSTB | 0034 H | Maskable |  |
| RSTC | 002 CH | Maskable | Lowest |
| INTR | $0038 \mathrm{H}^{*}$ | Maskable | Lowest |

*mode 1

## NSC888 Firmware

The NSC888 system monitor is provided by a preprogrammed EPROM. This comprehensive monitor includes facilities to load, execute and debug programs. The monitor allows the user to examine and modify any RAM memory location or CPU register. It permits the insertion of break points to facilitate debugging. Programs can be executed starting at any location.

The commands supported by the NSC888 system monitor are as follows:

- B - Select a new baud rate
-D - Display memory
- F - Fill memory between ranges
- G - Execute program with break points
- H - Hexadecimal math routine
- J - Non-destructive memory test
- K - Store 16 -bit value in memory
- M- Move a block of data
- P - Put ASCII characters in memory
- Q - Query I/O ports
- S - Substitute and/or examine memory
- T - Type memory contents in ASCII
- V - Verify two blocks of data
- X - Examine or modify CPU registers
- Y - Memory search for string

These commands are fully explained in the NSC888 Hardware/Software Users Manual.

## Single Step/Power Save

The NSC888 provides a unique single-step mode, utilizing the Power Save input of the NSC800 CPU. This input, when activated, reduces CPU power consumption from 50 mW to only 25 mW . It also allows the user to single-step through a program, checking and modifying code. This function is controlled via a switch on the board.

## Specifications

Microprocessor

CPU-
Data WordInstruction Word-
Cycle Time-
System Clock-Registers-

Number of Instructions-
Address
Capability-
Memory
RAM-

ROM/EPROM-
Access Time-

## NSC800

8 bits
8, 16, 24, 32 bits
$2.00 \mu \mathrm{~s}$ (minimum instruction time)
2.00 MHz

14 general purpose ( 8 -bit)
2 index registers (16-bit)
1 stack pointer (16-bit)
1 program counter (16-bit)
158
64k bytes
1152 bytes on-board plus sockets for an additional 3 k bytes
Sockets for 4 k bytes on-board 625 ns for opcode fetch 875 ns for memory read

Specifications (Continued)

## Connectors

System Bus

Parallel I/O

Serial I/O
Power
86-pin double-sided card
cage edge connector on 0.156 inch centers

50-pin double-sided edge connector on 0.1 inch centers
Recommended mating connector:
3M 3415-0001 AMP 2-86792-3
Standard RS232 connector
+5 V 30 mA (27C16 EPROM monitor) or $90 \mathrm{~mA}(2716$
EPROM monitor) $-5 \mathrm{~V} 3 \mathrm{~mA}$

## Physical

Height
6.75 (17.15 cm)
7.85 (19.94 cm)


FIGURE 2. NSC888 Evaluation Board

## Section 4 <br> Logic Devices

## Section 4 Contents

MM82PC08 8-Bit Bidirectional Transceiver4-3MM82PC12 8-Bit Input/Output Port ..... 4-8

National
Semiconductor Corporation

microCMOS

## MM82PC08 8-Bit Bidirectional Transceiver

## General Description

The MM82PC08 is an 8-bit TRI-STATE ${ }^{\circledR}$ high-performance, low-power microCMOS transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured.

One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver; Transmit specifies data flow from Port A to Port B; Receive specifies data flow from Port B to Port A. The Chip Disable input disables both ports by placing them in the TRI-STATE mode.
The MM82PC08 may be utilized in completing NSC800TM high-performance, low-power designs. For military applications, the MM82PC08 is available with class B screening in accordance with Method 5004 of MIL-STD-883.

## Features

- microCMOS technology
- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus-oriented systems
- Full interface to CMOS logic levels
- Pinouts simplify system interconnections
- Transmit/receive and chip disable simplify control logic
- Compact 20 -pin dual-in-line package
- Compact 28 -pin leaded chip carrier
- Low power
- Both ports have 150 pF load drive capability
- TTL drive capability When $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$


## System Configuration and Connection Diagrams



TL/C/5595-1

V Package


NC = No Connect


```
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
```

Storage Temperature Range
Voltage at Any Pin with
Respect to Ground $\quad-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$

Lead Temp. (Soldering, 10 seconds) $300^{\circ} \mathrm{C}$
Power Dissipation 500 mW
Maximum $V_{C C}$

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

## Operating Conditions $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

Ambient Temperature

| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$V_{C C}+5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V}$, <br> $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IH}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output High Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.4 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{IH}}=4.5 \mathrm{~V}$ | -2.0 |  | mA |  |
| IOL | Output Low Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.4 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 2.0 |  | mA |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=5.5, \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | 400 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | TRI-STATE Low Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OZH}}$ | TRI-STATE High Leakage Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=4.5 \mathrm{~V}$ |  |  | +10 | $\mu \mathrm{~A}$ |

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$

| Symbol | Parameter | Test Conditions | Min | $\begin{gathered} \text { Typ } \\ 100 \text { pF } \end{gathered}$ | $\begin{gathered} \text { Max } \\ 100 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DLH }}$ | Propagation Delay to Logical " 1 " from Port A, B to Port B, A | See Figure 1 |  | 50 | 70 | ns |
| ${ }^{\text {t }}$ HL | Propagation Delay to Logical " 0 " from Port A, B to Port B, A | See Figure 1 |  | 50 | 70 | ns |
| $t_{\text {ZHTR }}$ | Propagation Delay from High Impedance to Logical " 1 "from T/R to Port | See Figure 2 |  | 55 | 100 | ns |
| $\mathrm{t}_{\text {ZLTR }}$ | Propagation Delay from High Impedance to Logical "0"from T/R to Port | See Figure 2 |  | 65 | 100 | ns |
| $t_{\text {HzTR }}$ | Propagation Delay from Logical " 1 " to High Impedance from T/R to Port | See Figure 2 |  | 50 | 100 | ns |

AC Electrical Characteristics $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ (Continued)

| Symbol | Parameter | Test Conditions | Min | Typ <br> $\mathbf{1 0 0} \mathbf{p F}$ | Max <br> $\mathbf{1 0 0} \mathbf{p F}$ | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| tLZTR | Propagation Delay from Logical "0" to <br> High Impedance from T/R to Port | See Figure 2 |  | 55 | 100 | ns |
| $\mathrm{t}_{\mathrm{ZH}}$ | Propagation Delay from High <br> Impedance to Logical "1" from <br> CD to Port | See Figure 3 |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Propagation Delay from High <br> Impedance to Logical "0" from <br> CD to Port | See Figure 3 |  | 65 | 100 | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Propagation Delay from Logical "1" to <br> High Impedance from CD to Port | See Figure 3 |  | 50 | 100 | ns |
| $t_{\text {LZ }}$ | Propagation Delay from Logical "0" to <br> High Impedance from CD to Port | See Figure 3 |  | 55 | 100 | ns |

## Timing Waveforms


h = $\mathrm{t}_{\mathrm{F}} \leq 20 \mathrm{~ns}$
10\% T0 90\%
TL/C/5595-2
FIGURE 1. Propagation Delay from Input Port to Output Port


TL/C/5595-3
FIGURE 2. Propagation Delay from T/R to Ports

## Timing Waveforms (Continued)



TL/C/5595-4
FIGURE 3. Propagation Delay from CD to Ports

## Pin Descriptions

## INPUT SIGNALS

Chip Disable (CD): When CD is high, Port A and Port B are disabled. A low on CD allows data to be transmitted in the direction specified by $T / \bar{R}$.
Transmit/Receive (T/促): When $T / \bar{R}$ is high, Port $A$ is designated as "IN" and Port B is designated as "OUT." When $T / \bar{R}$ is low, the flow is reversed so that the Port $B$ is "IN" and Port A is "OUT".

## Logic Diagram

PORT A


FIGURE 4

## INPUT/OUTPUT SIGNALS

Port A ( $\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{7}$ ): Port A is an 8-bit bidirectional port with TRI-STATE outputs for bus-oriented microprocessor and digital communications systems.
Port $\mathbf{B}\left(\mathbf{B}_{\mathbf{0}}-\mathbf{B}_{7}\right)$ : Port $B$ is identical to Port $A$ including drive capability.

Truth Table

| Inputs |  | Resulting <br> Conditions |  |
| :---: | :---: | :---: | :---: |
| Chip Disable | Transmit/Receive | Port A | Port B |
| 0 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | $X$ | High Z | High Z |

$X=$ don't care

## Reliability Information

Gate Count 70
Transistor Count 174

## Ordering Information

## MM82PC08XXX


/A + = A + Reliability Screening /883 = MIL-STD-883B Screening (Note 1)
$\mathrm{I}=$ Industrial Temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
$\mathrm{M}=$ Military Temperature $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
No Designation $=$ Commercial Temperature $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
N = Plastic Package
J = Cerdip Package
V = Plastic Leaded Chip Carrier (PCC) (Availability to be announced)
TL/C/5595-8
Note 1: Do not specify a temperature option; all parts are screened to military temperature.

## MM82PC12 8-Bit Input/Output Port

## General Description

The MM82PC12 is a microCMOS 8-bit input/output port contained in a standard $24-$ pin dual-in-line package. The MM82PC12 can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/output functions of a microcomputer system can be implemented with this device.
The MM82PC12 includes an 8-bit latch with TRI-STATE® output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.
The MM82PC12 is pinout and function compatible with standard INS8212 and DP8212 devices.
For military applications, the MM82PC12 is available with class B screening in accordance with method 5004 of MIL-STD-883.

## Features

■ Drive capability—150 pF load

- High noise immunity
- Low power dissipation
- Full interface to CMOS logic levels
- microCMOS technology
- TTL drive capability when $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- 8-bit data latch and buffer
- Service request flip-flop for generation and control of interrupts
- $1 \mu \mathrm{~A}$ input load current
- Reduces system package count by replacing buffers, latches, and multiplexers in microcomputer systems


## System Configuration



```
Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Voltage at Any Pin With & \\
\(\quad\) Respect to Ground & -0.3 V to \(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\) \\
Lead Temperature & \(300^{\circ} \mathrm{C}\) \\
\(\quad\) (Soldering, 10 seconds) & 500 mW \\
Power Dissipation & 7 V \\
Maximum \(\mathrm{V}_{\mathrm{CC}}\) &
\end{tabular}
```

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.
Operating Range $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ Ambient Temperature

| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -2.0 |  | -10 |
| $\mathrm{I}_{\mathrm{OH}}$ | Output High Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V}$ | $\mu \mathrm{~A}$ |  |  |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 2.0 |  | mA |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | mA |  |  |
| $\mathrm{I}_{\mathrm{OZL}}$ | TRI-STATE Low Leakage <br> Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 400 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{OZH}}$ | TRI-STATE High Leakage <br> Current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=4.5 \mathrm{~V}$ |  | -10 | $\mu \mathrm{~A}$ |  |

## AC Electrical Characteristics

$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {PW }}$ | Pulse Width (STB, DS1 •DS2, CLR) |  |  | 25 | 40 | ns |
| $\mathrm{t}_{\text {PD }}$ | Data In to Data Out |  |  | 45 | 60 | ns |
| $\mathrm{t}_{\text {WE }}$ | Write Enable to Data Out |  |  | 55 | 75 | ns |
| $\mathrm{t}_{\text {SET }}$ | Data Setup Time |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data Hold Time |  | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Reset to Data Out |  |  | 50 | 65 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Select to Interrupt |  |  | 50 | 65 | ns |
| $\mathrm{t}_{\mathrm{C}}$ | Clear to Data Out |  |  | 45 | 60 | ns |
| $\mathrm{t}_{\text {ED }}$ | Output Enable/Disable Time |  | 50 | 65 | ns |  |

Timing Waveforms


TL/C/5596-2


Interrupt Timing


TL/C/5596-5

Clear Timing


## Propagation Delays

Figure 1 illustrates the calculations of a more useful propagation delay. The figure uses a 5 V supply with a tolerance of $\pm 10 \%$, ambient temperature of $+25^{\circ} \mathrm{C}$, and a load capacitance of 100 pF . The AC Characteristics table depicts tpD, at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$, equalling 25 ns . Use the graph in Figure 1 to get the degradation multiple for 150 pF . The number shown is 1.09. The adjusted propagation delay is, therefore $25 \times$ 1.09 or 27 ns .


TL/C/5596-7
*Including jig and probe capacitance.

## Output Test Circuit

 for Propagation Delays

TL/C/5596-8


TL/C/5596-9
FIGURE 1. Normalized Typical Propagation Delay vs. Load Capacitance

## Pin Descriptions

The following describes the function of all the MM82PC12 input/output pins. Some of these descriptions reference internal circuits.

## INPUT SIGNALS

Device Select ( $\overline{\mathrm{DS}}_{1}, \mathrm{DS}_{2}$ : When $\overline{\mathrm{DS}}_{1}$ is low and $\mathrm{DS}_{2}$ is high, the device is selected. The output buffers are enabled and the service request flip-flop is asynchronously reset (cleared) when the device is selected.
Mode (MD): When MD is high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic $\left(D S_{1} \bullet D S_{2}\right)$. When MD is low (input mode), the state of the output buffers is determined by the device selection logic ( $\mathrm{DS}_{1} \bullet \mathrm{DS}_{2}$ ) and the source of the data latch clock input is the strobe (STB) input.
Strobe (STB): STB is used as the data latch clock input when the mode (MD) input is low (input mode). STB is also used to synchronously set the service request flip-flop, which is negative edge triggered.
Data $\ln \left(\mathrm{DI}_{1}-\mathrm{DI}_{8}\right)$ : Data $\operatorname{In}$ is the 8-bit data input to the data latch, which consists of eight D-type flip-flops incorporating a level sensitive clock. While the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. Clear ( $\overline{\mathrm{CLR}}$ ) is only effective when the clock is low (latch in the latched state).
Clear ( $\overline{\mathbf{C L R}}$ ): When $\overline{\mathrm{CLR}}$ is low, the data latch is reset (cleared) if the clock is also low. The clock input high overrides the clear ( $\overline{\mathrm{CLR}}$ ) input data latch reset. $\overline{\mathrm{CLR}}$ being low also resets the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset.

## OUTPUT SIGNALS

Interrupt (INT): The interrupt pin goes low (interrupting state) when either the service request flip-flop is synchronously set by the strobe (STB) input or the device is selected.
Data Out ( $\mathbf{D O}_{\mathbf{1}}-\mathbf{D O}_{8}$ ): Data Out is the 8-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the highimpedance state.

## Reliability Information

Gate Count 108
Transistor Count 248

## Connection Diagrams

Dual-In-Line Package


Order Number MM82PC12J or N See NS Package Number J24A or N24A

## Plastic Chip Carrier



TL/C/5596-12
Top View
Order Number MM82PC12V
See NS Package Number V28A
Logic Table A

| $\mathbf{S T B}$ | $\mathbf{M D}$ | $\mathbf{D S}_{\mathbf{1}} \bullet \mathbf{D S}_{\mathbf{2}}$ | Data Out <br> Equals |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | TRI-STATE |
| 1 | 0 | 0 | TRI-STATE |
| 0 | 1 | 0 | Data Latch |
| 1 | 1 | 0 | Data Latch |
| 0 | 0 | 1 | Data Latch |
| 1 | 0 | 1 | Data In |
| 0 | 1 | 1 | Data In |
| 1 | 1 | 1 | Data In |

Note: $\overline{C L R}$ _ resets data latch to the output low state. The data latch clock is level sensitive, a low level clock latches the data.

Logic Table B

| $\overline{\text { CLR }}$ | DS $_{\mathbf{1}} \bullet$ DS $_{\mathbf{2}}$ | STB | $\mathbf{Q}^{*}$ | $\overline{\text { INT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 RESET | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | - | 1 | 0 |
| 1 | 1 RESET | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |

*Internal Service Request flip-flop.

## Applications in Microcomputer Systems



TL/C/5596-13
Gated Buffer (TRI-STATE)


TL/C/5596-15
Interrupting Input Port


TL/C/5596-17
Output Port (with Handshaking)


TL/C/5596-14
Bidirectional Bus Driver


TL/C/5596-16

## Ordering Information

## MM82PC12XXX



Note 1: Do not specify a temperature option; all parts are screened to military temperature.

# Section 5 <br> Appendices/ Physical Dimensions 

## Section 5 Contents

AN-491 The NS16550A: UART Design and Application Considerations ..... 5-3
AN-493 A Comparison of the INS8250, NS16450, and NS16550A Series of UARTs ..... 5-30
Comparison Study NSC800 vs. 8085/80C85 Z80/Z80 ..... 5-38
Software Comparison NSC800 vs. 8085, Z80 ..... 5-41
CMOS Industrial Microcomputer Products ..... 5-43
Physical Dimensions ..... 5-44
Data Bookshelf
Authorized Distributors

## The NS16550A: UART Design and Application Considerations

## BACKGROUND

UARTs like other system components have evolved for many years to become faster, more integrated and less expensive. The rise in popularity of the personal computer with its focus and competition primarily centered on an architecture introduced by IBM ${ }^{\oplus}$, has driven both UART performance and software compatibility issues. As transmission rates have increased, the amount of time the CPU has for other tasks while handling an active serial channel has been sharply reduced. One byte of data received at 1200 baud ( 8.3 ms ) is received in $1 / 16$ th the time at 19.2 kbaud ( $520 \mu \mathrm{~s}$ ). Software compatibility among the PC-based UARTs is critical due to the thousands of existing programs which use the serial channel and the new programs continually being offered.
Higher baud rates and compatibility requirements influence new UART designs. These two constraints result in UARTs that are capable of higher data rates, increasingly independent of CPU intervention and providing more autonomous features, while maintaining software compatibility. These development paths have been brought together in a new UART from National Semiconductor designated the NS16550A.
The NS16550A has all of the registers of its two predecessor parts (INS8250 and NS16450), so it can run all existing IBM PC, XT, AT, RT and compatible serial port software. In addition, it has a programmable mode which incorporates new high-performance features. Of course, all of these advanced features are useful in any asynchronous serial communications application regardless of the host architecture.
The reader is assumed to be familiar with the standard features of the NS16450, so this paper will concentrate mainly on the new features of the NS16550A. If the reader is unfamiliar with these UARTs it is advisable to start by reading their data sheets.
The first section reviews some of the design considerations and the operation of the NS16550A advanced features. The second section shows an NS16550A initialization routine written in 80286 assembly code with an explanation of the routine. The third section gives a detailed example of communications drivers written to interface two NS16550As on individual boards. These drivers are written for use with Na tional Semiconductor's DB32032 evaluation boards, but can be ported to any NS32032-based system containing an NS32202 (ICU).

### 1.0 Design Considerations and Operation of the New UART Features

In order to optimize CPU/UART data transactions, the UART design takes into consideration the following constraints:

National Semiconductor Corp. Application Note 491
Martin S. Michael
Daniel G. Durich


1. The CPU is usually much faster than the UART at transferring data. A high speed CPU could transfer a byte of data to/from the UART in a minimum of 280 ns . The UART would take over 1800 times longer to transmit/receive this data serially if it were operating at 19.2 kbaud.
2. There is a finite amount of wasted CPU time due to software overhead when stopping its current task to service the UART (context switching overhead).
3. The CPU may be required to complete a certain portion of its current task in a multitasking system before servicing the UART. This delay is the CPU latency time associated with servicing the interrupt. The amount of time that the receiver can accept continuous data after it requests service from the CPU constrains CPU latency time.
The design constraints listed above are met by adding two FIFOs and specialized transmitter/receiver support circuitry to the existing NS16450 design. The FIFOs are 16 bytes deep-one holds data for the transmitter, the other for the receiver (see Figure 1). Similarity between the FIFOs stops with their size, as each has been customized for special


FIGURE 1. Rx and Tx FIFOs
transmitter or receiver functions. Each has support circuitry to minimize software overhead when handling interrupts. The NS16550A receiver optimizes the CPU/UART data transaction via the following features:

1. The depth of the Receiver ( Rx ) FIFO ensures that as many as 16 characters will be ready to transfer when the CPU services the Rx interrupt. Therefore, the CPU transfer rate is effectively buffered from the serial data rate.
2. The program can select the number of bytes required in the Rx FIFO ( $1,4,8$ or 14) before the UART issues an interrupt. This allows the software to modify the interrupt trigger levels depending on its current task or loading. It also ensures that the CPU doesn't continually waste time switching context for only a few characters.
3. The Rx FIFO will hold 16 bytes regardless of which trigger level the CPU selects. This makes allowances for a variety of CPU latency times, as the FIFO continues to fill after the interrupt is issued.
The NS16550A transmitter optimizes the CPU/UART data transaction via the following features:
4. The depth of the Transmitter (Tx) FIFO ensures that as many as 16 characters can be transferred when the CPU services the Tx interrupt. Once again, this effectively buffers the CPU transfer rate from the serial data rate.
5. The Transmitter (Tx) FIFO is similar in structure to FIFOs the user may have previously set up in RAM. The Tx depth allows the CPU to load 16 characters each time it switches context to the service routine. This reduces the impact of the CPU time lost in context switching.
6. Since a time lag in servicing an asynchronous transmitter usually has no penalty, CPU latency time is of no concern to transmitter operation.

## TX AND RX FIFO OPERATION

The Tx portion of the UART transmits data through SOUT as soon as the CPU loads a byte into the Tx FIFO. The UART will prevent loads to the Tx FIFO if it currently holds 16 characters. Loading to the Tx FIFO will again be enabled as soon as the next character is transferred to the Tx shift register. These capabilities account for the largely autonomous operation of the $T x$.
The UART starts the above operations typically with a Tx interrupt. The NS16550A issues a Tx interrupt whenever the Tx FIFO is empty and the Tx interrupt is enabled, except in the following instance. Assume that the Tx FIFO is empty and the CPU starts to load it. When the first byte enters the FIFO, the Tx FIFO empty interrupt will transition from active to inactive. Depending on the execution speed of the service routine software, the UART may be able to transfer this byte from the FIFO to the shift register before the CPU loads another byte. If this happens, the Tx FIFO will be empty again and typically the UART's interrupt line would transition to the active state. This could cause a system with an interrupt control unit to record a Tx FIFO empty condition, even though the CPU is currently servicing that interrupt. Therefore, after the first byte has been loaded into the FIFO the UART will wait one serial character transmission time before issuing a new Tx FIFO empty interrupt.
This one character Tx interrupt delay will remain active until at least two bytes have been loaded into the FIFO, concurrently. When the Tx FIFO empties after this condition, the Tx interrupt will be activated without a one character delay.
Rx support functions and operation are quite different from those described for the transmitter. The Rx FIFO receives data until the number of bytes in the FIFO equals the selected interrupt trigger level. At that time if Rx interrupts are enabled, the UART will issue an interrupt to the CPU. The Rx FIFO will continue to store bytes until it holds 16 of them. It will not accept any more data when it is full. Any more
data entering the Rx shift register will set the Overrun Error flag. Normally, the FIFO depth and the programmable trigger levels will give the CPU ample time to empty the Rx FIFO before an overrun occurs.
One side-effect of having a Rx FIFO is that the selected interrupt trigger level may be above the data level in the FIFO. This could occur when data at the end of the block contains fewer bytes than the trigger level. No interrupt would be issued to the CPU and the data would remain in the UART. To prevent the software from having to check for this situation the NS16550A incorporates a timeout interrupt.
The timeout interrupt is activated when there is at least one byte in the Rx FIFO, and neither the CPU nor the Rx shift register has accessed the Rx FIFO within 4 character times of the last byte. The timeout interrupt is cleared or reset when the CPU reads the Rx FIFO or another character enters it.
These FIFO related features allow optimization of CPU/ UART transactions and are especially useful given the higher baud rate capability ( 256 kbaud). However, in order to eliminate most CPU interactions, the UART provides DMA request signals. Two DMA modes are supported: singletransfer and multi-transfer. These modes allow the UART to interface to higher performance DMA units, which can interleave their transfers between CPU cycles or execute multiple byte transfers.
In single-transfer mode the receiver DMA request signal (Rx RDY) goes active whenever there is at least one character in the Rx FIFO. It goes inactive when the Rx FIFO is empty. The transmitter DMA request signal (Tx RDY) goes active when there are no characters in the Tx FIFO. It goes inactive when there is at least one character in the Tx FIFO. Therefore, in single-transfer mode active and inactive DMA signals are issued on a one byte basis.
In multi-transfer mode Rx RDY goes active whenever the trigger level or the timeout has been reached. It goes inactive when the Rx FIFO is empty. Tx RDY goes active when there is at least one unfilled position in the Tx FIFO. It goes inactive when the Tx FIFO is completely full. Therefore in multi-transfer mode active and inactive DMA signals are issued as the FIFO fills and empties. With 2 DMA channels (one for each Rx and Tx) assigned to it, the NS16550A could run somewhat independently of the CPU when the DMA unit transfers data composed of blocks with checksums.

## SYSTEM OPERATION: THE NS16550A VS THE NS16450

Consider the typical system interface block diagram in Figure 2. This is a simple diagram, but it includes all of the components that typically interact with a UART. The advantages of the NS16550A over the NS16450 can be illustrated by comparing some of the system constraints when each UART is substituted into this basic system.
Both RS-232C and RS-422A interfaces can be used with either UART, however, the NS16550A can drive these interfaces up to 256 kbaud. Regarding the RS-422A specifica-


TL/C/9313-2

## FIGURE 2. Typical System Interface

tion (max. 10 Mbaud ) this is significantly faster than the NS16450 (max. 56 kbaud).
The NS16450 has no DMA request signals, so the DMA unit would not interact with the NS16450. The NS16550A, however, has DMA request signals and two modes of data transfer, as previously described, to interface with a variety of DMA units.
The greatest advantages of the NS16550A over the NS16450 are seen when considering the CPU/UART interface. Some characteristics of the transactions occurring between the CPU and the UART were previously cited. However, optimizing these transactions involves two issues:

1. Decreasing the amount of time the CPU interacts with the UART.
2. Increasing the amount of data transferred between the CPU and UART during their interaction time.
These optimization criteria are directly opposed to each other, but various features on the NS16550A have improved both.
One of the more obvious ways to decrease the CPU/UART interaction time is to decrease the time it takes for the transaction to occur. The NS16550A has an access cycle time that is almost $25 \%$ shorter than the NS16450. In addition, other timing parameters were made faster to simplify high speed CPU interactions.
The actual software required to transfer the data between the CPU and the UART is a small percentage of that required to support this transfer. However, each time a transfer occurs in the NS16450, this support software (overhead) must also be executed. With the NS16550A each time the UART needs service the CPU can theoretically transfer 16 bytes while only running through its overhead once. Tests have shown that this will increase the performance by a factor of 5 at the system level over the NS16450.
Another time savings for the CPU is a new feature of the UART interrupt structure. Unlike most other UARTs with Rx

FIFOs, the NS16550A will issue an interrupt when there are characters below the interrupt trigger level after a preset time delay. This saves the extra time spent by the CPU to check for bytes that are at the end of a block, but won't reach the interrupt level.
Since the NS16550A register set is identical to the NS16450 on power-up, all existing NS16450 software will run on it. The FIFOs are only enabled under program control.
All of this added performance is not without some tradeoffs. Two of the NS16450 pins, no connect (NC) and chip select out (CSOUT) have been replaced by the RxRDY and TxRDY pins. Most serial cards that currently use the NS16450 don't use these pins, so in those situations the NS16550A could be used as a plug-in upgrade. The software drivers for the NS16550A operating in FIFO mode need to be a little more sophisticated than for the NS16450. This will not cause a great penalty in CPU operating time as there is only one additional UART register to program and one to check during the initialization. One additional service routine is required to handle Rx timeout interrupts. This routine does not execute, except during intermittent transmissions or as described above.
All of these speed improvements and allowances for software constraints will make the NS16550A an optimal UART for both multi-tasking systems and multiport systems. Multitasking systems benefit from the increased time and flexibility offered to the CPU during context switching. Multiport systems, such as terminal concentrators, benefit from the on-board FIFOs and relatively autonomous functions of the UART.

## SYSTEM INTERRUPT GENERATION

As a prelude to the topic of the next section (80286TMbased system initialization) a review of a typical PC hardware interrupt path is given. This concerns only the interrupt path between the UART and the CPU (see Figure 3).


FIGURE 3. Typical PC Interrupt System Hardware

In order to enable interrupts from the UART to the CPU each hardware device must be correctly initialized. While initializing the hardware path, CPU interrupts are turned off to avoid false interrupts from this path. This initialization should be as short as possible to avoid other devices "stacking up" interrupts during this time.
After the NS16550A is initialized the bits 0-3 in the Interrupt Enable Register (IER) are set enabling all UART interrupts. Also, bit 3 in the Modem Control Register (MCR) is set to enable the buffer between the UART and the ICU.
The ICU has bit 4 of its Interrupt Mask Register (IMR) cleared, allowing interrupts occuring on IRQ4 to be transferred to the CPU via the group interrupt (INT). Finally, CPU interrupts are enabled again via the STI instruction.
The programmer should be aware that the ICU will be initialized for edge-triggered interrupts and that the UART always produces level active interrupts. This allows the system to get into a situation where the UART has multiple interrupts pending (signaled via a constantly high INTR), but the ICU fails to respond because it expects an edge for each pending interrupt. To avoid this situation, the programmer should disable all UART interrupts via the IER when entering each UART interrupt service routine and then reenable all UART interrupts that are to be used just before exiting each interrupt service routine.

## SUMMARY

Up to this point the features of the NS16550A have been described, some of the design goals that resulted in these features have been reviewed, and a comparison has been given between it and the NS16450. Increases in bus speed and specialized functions make this part both faster from the hardware point of view and more efficient from the software point of view.

### 2.0 NS16550A Initialization

This initialization can be used on any 80286 -based system; it enables both FIFOs and all interrupts on the UART. Additional procedures would have to be written to actually transfer data and service interrupts. These procedures would be similar in form to the 32000 -based example in the next section, but the code would be different. The general flow of the initialization is shown in Figure 4 and described below.

## DETAILED SOFTWARE DESCRIPTION

The first block in the initialization establishes abbreviations for the NS16550A registers and assigns addresses to them. The next three blocks establish code and data segments for the 80286. After jumping to the code start, the program disables CPU interrupts (CLI) until it has finished the initialization routine. Other interrupts may be active while CPU inter-
rupts are masked, so the section of code following CLI should be as short as possible. The next block replaces the existing COM1 interrupt vector with the address of NS16550A interrupt handler (INTH in this case).
Initialization of the NS16550A is similar to the NS16450, except that there is one additional register to program which controls the FIFOs (Refer to the datasheet for a complete description). The sequence shown here sets bit 7 (DLAB) of the line control register (LCR), which enables access to the baud rate generator divisor. The divisor programmed is 0006 ( 19.2 kbaud) in this example. Programming the LCR again resets bit 7 (allowing access to the operational registers) and programs each frame for 7 data bits, one stop bit and even parity. The additional register that needs to be programmed in the NS16550A is the FIFO control register (FCR). The FCR data is 1100 0001. Bits 6 and 7 set the Rx FIFO interrupt trigger level at 14 characters. Bits 5 and 4 are reserved. Bit 3 keeps the DMA signal lines in mode 0 . Setting bits 2 and 1 clear the Tx and Rx FIFOs, but this is done automatically when the FIFOs are first enabled by setting bit 0 . Bit 0 of the FCR should ALWAYS BE SET whenever changes are to be made to the other bits of the FCR and the UART is to remain in FIFO Mode. When the FIFOs on the NS16550A are enabled bits 6 and 7 in the Interrupt Identification Register are set. Thus the program can distinguish between an NS16450 and an NS16550A, taking advantage of the FIFOs.
Sending a OF to the Interrupt Enable Register enables all UART interrupts. The next two register accesses, reading the Line Status Register and the Modem Status Register, are optional. They are conservatively included in this initialization in order to defeat false interrupt indications in these registers caused by noise on the external lines.
The next block of code enables the interrupt signal to go beyond the UART through the system hardware. In many popular 80286-based personal computers, an interrupt control unit (ICU) has its mask register at I/O address 21 H . To enable interrupts through this ICU for COM1 without disturbing other interrupts, the Interrupt Mask Register (IMR) is read. This data is combined with 11101111 via an AND instruction to unmask the COM1 interrupt and then loaded it back to the IMR. On these personal computers there is also a buffer on the interrupt line between the UART and ICU. This buffer is enabled by setting the OUT2 bit of the MODEM Control Register in the UART.
Before enabling CPU interrupts (STI) pointer registers to the data buffers of each service routine are loaded. After enabling CPU interrupts this program jumps to a holding loop to wait for an interrupt, whereas most programs would continue initializing other devices or jump to the system loop.


FIGURE 4. NS16550A Initialization and Driver Flowchart

```
        TITLE 550APP.ASM - NSI6550A INITIALIZATION
    ;
    ;ESTABLISH NSl6550A REGISTER ADDRESS/DATA EQUATES
    ;
    ;************ UART REGISTERS
    ;
    rxd EQU 3F8H ;RECEIVE DATA REG
    txd EQU 3F8H ;TRANSMITT DATA REG
    ier EQU 3F9H ;INTERRUPT ENABLE REG
    dll EQU 3F8H ;DIVISOR LATCH LOW
    dlh EQU 3F9H ;DIVISOR LATCH HIGH
    iir EQU 3FAH ;INTERRUPT IDENTIFICATION REG
    fcr EQU 3FAH ;FIFO CONTROL REG
    lcr EQU 3FBH ;LINE CONTROL REG
    mcr EQU 3FCH ;MODEM CONTROL REG
    lsr EQU 3FDH ;LINE STATUS REG
    msr EQU 3FEH ;MODEM STATUS REG
    scr EQU 3FFH ;SCRATCH PAD REG
    ;
    ;****************** DATA EQUATES
    ;
    bufsize EQU 7CFH ;TX AND RX BUFFER SIZE
    dosrout EQU 25H ;DOS ROUTINE SPECIFICATION
    intnum EQU OCH ;INTERRUPT NUMBER (OCH = COMl)
    icumask EQU OEFH ;ICU INTERRUPT ENABLE MASK
    divacc EQU 80H ;DIVISOR LATCH ACCESS CODE
    lowdiv EQU 06H ;LOWER DIVISOR
    uppdiv EQU OOH ;UPPER DIVISOR
    dataspc EQU lAH ;DLAB = 0, 7 BITS, l STOP, EVEN
    fifospe EQU OCLH ;FIFOS ENABLED, TRIG = 14, DMA MODE = 0
    setout2 EQU 08H ;SETTING OUT2 ENABLES INTRs TO THE ICU
    intmask EQU OFH ;UART INTERRUPT ENABLE MASK
    ;
    ;************* ESTABLISH CODE AND DATA SEGMENTS *******************
    ;
    cseg SEGMENT PARA PUBLIC "code"
        ORG 100H
    ASSUME CS:cseg,DS:cseg
INIT:
    PUSH CS
    POP DS
    JMP START
;
;********** ESTABLISH DATA BUFFERS AND RAM REGISTERS *********
;
msflag DB 0
txflag DB 0
sbuf DB bufsize DUP ("S") ; STRING BUFFER
rbuf DB bufsize DUP ("R") ; RECEIVE BUFFER
sbufe EQU sbuf + bufsize ; END OF STRING BUFFER
rbufe EQU rbuf + bufsize ; END OF RECEIVE BUFFER
;
START:
CLI ;>>> DISABLE CPU INTERRUPTS <<<
```

```
;
;******* LOAD NEW INTERRUPT SERVICE ROUTINE POINTER FOR COMI ****
;
    PUSH DS ;SAVE EXISTING DATA SEG
    MOV AH,dosrout ;DESIGNATE FUNCTION NUMBER
    MOV AL,intnum ;DESIGNATE INTERRUPT
    PUSH CS ;ALIGN CODE SEG
    POP DS ;WITH DATA SEG
    MOV DX,OFFSET INTH ;SPECIFY SERVICE ROUTINE OFFSET
    INT 2lH ;REPLACE EXISTING INTR VECTOR
    POP DS ;RESTORE CURRENT DATA SEG
;
;***************** INITIALIZE NSI6550A *************************
;
;This enables both FIFOs for data transfers at 19.2 kbaud using
;7 bit data, l stop bit and even parity. The Rx FIFO interrupt
;trigger level is set at }14\mathrm{ bytes.
    MOV AL,divacc ;SET-UP ACCESS TO DIVISOR LATCH
    MOV DX,lcr
    OUT DX,AL
    MOV AL,lowdiv ;LOWER DIVISOR LATCH, 19.2 kbaud
    MOV DX,dll
    OUT DX,AL
    MOV AL,uppdiv ;UPPER DIVISOR LATCH
    MOV DX,dlh
    OUT DX,AL
    MOV AL,dataspc ;DLAB = 0, 7 BITS, 1 STOP, EVEN
    MOV DX,lcr
    OUT DX,AL
    MOV AL,fifospc ;FIFOS ENABLED, TRIGGER = 14,
    MOV DX,fcr ;DMA MODE = 0
    OUT DX,AL
    MOV AL,intmask ;ENABLE ALL UART INTERRUPTS
    MOV DX,ier
    OUT DX,AL
    MOV DX,lsr ;READ THE LSR TO CLEAR ANY FALSE
    IN AL,DX ;STATUS INTERRUPTS
    MOV DX,msr ;READ THE MSR TO CLEAR ANY FALSE
    IN AL,DX ;MODEM INTERRUPTS
;
;*************** ENABLE COMI INTERRUPTS ************************
;
    IN AL,21H ;CHECK IMR
    AND AL,icumask ;ENABLE ALL EXISTING AND COM1
    OUT 21H,AL
    MOV AL,setout2 ;SET OUT2 TO ENABLE INTR
    MOV DX,mcr
    OUT DX,AL
;
;********** ESTABLISH RUN TIME BUFFER POINTERS IN REGISTERS ***
;
    MOV SI,OFFSET sbuf
    MOV DI,OFFSET rbuf
    MOV BX,OFFSET sbuf
    MOV BP,OFFSET rbuf
    STI ;>>> ENABLE CPU INTERRUPTS <<<
```


### 3.0 Board to Board Communications with the NS16550A

The following section describes the hardware and software for a fully asynchronous two board application. The two boards communicate simultaneously with each other via the NS16550As. Predetermined data is exchanged between the NS16550As and checked by the software for accuracy. Any data mismatches are flagged and stop the programs. Any data errors (i.e. overrun, parity, framing or break) will also stop the program. The NS16550A interface schematic, software flow chart and software are provided.

## HARDWARE REQUIREMENTS

Running this application requires two NS32032-based boards. Each board must have one CPU, one ICU (NS32202), 256k of RAM (000000-03FFFF), the capability of running a monitor program (MON 32) and the capability of interfacing with a terminal. If MON 32 is not available, the display monitor service calls (SVC) must be altered to interface properly to the available terminal driver routines. In addition to these requirements, the NS16550A is enabled starting at address 0d00000.

The system described above was implemented on two DB32032 boards and used as an alpha site to test the NS16550A during its development. An NS16550A and appropriate decode logic were wirewrapped to each board (see Figure 5). As shown, an 8 MHz crystal is used to drive the baud rate generator, but for baud rates at or below 56 kbaud a 1.8432 MHz crystal can be substituted with changes to the divisor. Once this hardware is on both boards 5 connections between the NS16550As must be made-SIN to SOUT, SOUT to SIN, CTS to RTS, RTS to CTS, and GND to GND. Each DB32032 board has a port for attaching a terminal and a port available for downloading code. The applications software for these boards is downloaded from a VAXTM running the GNXTM debugger (V1.02). Once the downloads are complete to both boards the program D1APPS.EXE is started, then D2APPS.EXE is started.
If a VAX or the GNX debugger is not available the code can be loaded into PROMs and run directly.


TL/C/9313-5

FIGURE 5. NS16550A and DB32032 Board Interconnections

## SOFTWARE OVERVIEW

The programs shown at the end of this application note are the assembly listings for D1APPS.ASM and D2APPS.ASM. These can be assembled, linked and loaded to form the executable (.EXE) files. The flowchart shown before them illustrates both programs.
Both programs are interrupt driven. D1APPS.EXE has its transmitter empty interrupt disabled until it receives its first 16 bytes from D2APPS.EXE. This allows the two programs to be started at different times. Data flow is controlled between the programs via $\overline{R T S}$ and $\overline{\mathrm{CTS}}$ handshakes. D1APPS.EXE is started first and it loops until the first data from D2APPS.EXE arrives. As D1APPS.EXE exits its receiver interrupt routine, it enables its transmitter interrupt and begins to send bytes to D2APPS.EXE.
Transmission of a block of 16 bytes occurs when the Tx FIFO of the NS16550A is empty, the Tx interrupt is enabled and the receiver activates its clear to send (CTS) signal. Each transmitter sends the next sequential block of data from a 256 byte buffer. When the bottom of the buffer is reached, the transmitter starts at the top of the buffer, again. The data transmitted from D1APPS.EXE to D2APPS.EXE is 00 to FF and from D2APPS.EXE to D1APPS.EXE is FF to 00 . Since these are bench test programs for the NS16550A, the receiver subroutines compare the data they receive with the data they expect. This is done on a block-by-block basis and any mismatches result in both a message sent to the terminal and the program stopping.

## DETAILED SOFTWARE DESCRIPTION

Initialization begins by equating NS16550A and ICU (NS32202) registers to the addresses in memory. The equates finish with a list of offsets associated with the static base register. These offsets give the starting locations for the RAM areas assigned to be data buffers. These include the UART interrupt entry offset (irl_mod); the string (sbuf), receive (rbuf), compare (cbuf) buffers and the interrupt table offset (intable).
At the code start (START::) the processor is put in the supervisor mode so that the interrupt dispatch table can be transferred from ROM to RAM. This transfer is essential in order to change the starting address of the UART interrupt service routine. To do this the interrupt service routine offset from the code start is calculated (isr-start). Combining this with the module table address (set-up by the linker, i.e., 9020) results in the interrupt table descriptor entry for UART interrupt service routine (isrent).
The next two sections of code load the data to be transmitted and compared into the RAM buffers sbuf and cbuf, respectively. The two programs differ at this pointD1APPS.EXE transmits 00 to FF and compares FF to 00 sequentially. D2APPS.EXE transmits FF to 00 and compares 00 to FF sequentially.
The NS16550A initialization starts with setting the divisor latch access bit, so the divisor can be loaded. It then determines the serial data format and disables all UART interrupts. The NS16550A initialization finishes by enabling and resetting the FIFOs and programming the receiver interrupt level for 14 bytes.

Next the ICU interrupt registers are set-up and interrupts are enabled. In program D1APPS.ASM the initialization finishes by enabling the receive data and line status interrupts. Since the transmitter FIFO empty interrupt is disabled D1APPS.EXE will stay in its hold loop until it receives data from D2APPS.EXE. D2APPS.EXE has its transmitter FIFO empty interrupt enabled at the end of its initialization, so it will send one block of 16 characters to D1APPS.EXE immediately.
When there are no interrupts pending and no service routines being executed, the programs run in a holding loop until the next interrupt.
Whenever the CPU enters the service routine (isr:) it checks the interrupts identification register (IIR) for the type of interrupt pending and branches to the appropriate subroutine. If the IIR value doesn't match a known interrupt condition, an invalid interrupt message is sent to the terminal and the program stops. Out of the five possible interrupts, two (line status and receiver timeout) have simple routines that only send a message to the terminal and then branch to the receiver data available routine. Modem status interrupts send a message to the CRT and then stop the program. Two robust interrupt service routines exist-one for the receiver and one for the transmitter.

The receiver interrupt service routine (rdai:) does the following:

1. Disables the $\overline{\mathrm{RTS}}$ signal which stops the transmitter on the other board from sending more data.
2. Transfers all data from the UART Rx FIFO to the RAM receiver buffer (rbuf).
3. Branches to the compare subroutine when all data is transferred from the Rx FIFO.
4. Enables Tx interrupts in D1APPS.EXE.
5. Enables the $\overline{\mathrm{RTS}}$ signal which allows the transmitter on the other board to send another block of data.
The compare interrupt service routine (compare:) does the following:
6. Aligns the receive buffer pointer to the last character taken in to the receive buffer (rbuf).
7. Compares each new byte in rbuf with the expected value (data stored in cbuf).
8. Sends a data mismatch message to the terminal and stops the program if the rbuf data fails to match the cbuf data.
9. Returns to rdai: when all of the new data in rbuf has compared successfully
The transmitter interrupt service routine (threi:) does the following:
10. Decides whether to send 16 or 15 bytes in a block of data. Note: This decision is for testing purposes.
11. Sends one byte of data.
12. Checks for an active $\overline{\mathrm{CTS}}$ condition. If it is active then it sends another byte of data. It continues to check and send a byte of data until all 15 or 16 bytes are sent.




TL/C/9313-10

Note: This part of the software differs slightly in D2APPS.ASM


TL/C/9313-11


TL/C/9313-12
\#
\#
\#THIS PROGRAM RUNS USING 2 DB32000 BOARDS WITH 16550 As ENABLED AT ADDRESS OdO0000
\#WIRE-WRAPPED ON THE BOARDS. THIS SOFTWARE TRANSMITS THE DATA 00 THROUGH FF
\#REpeatedly to the remote uart and expects to repeatedly receive the data ff \#THROUGH OO FROM THE REMOTE UART. IT SHOULD BE RUN IN CONJUNCTION WITH THE \#PROGRAM D2APPSC.ASM RUNNING ON THE OTHER DB32000 BOARD. THE TX PIN OF \#THIS 16550A SHOULD CONNECT TO THE RX PIN OF THE 16550A ON THE OTHER BOARD AND \#VICE VERSA. ALSO, THE CTS PIN OF THIS 16550a Should be CONNECTED to the rts pin \#OF THE 16550A ON THE OTHER BOARD AND VICE VERSA. THIS WILL ENABLE THE \# APPROPRIATE HANDSHAKES TO OCCUR.
\#
\#TO RUN THIS PROGRAM YOU MUST:
\# 1. CONNECT THE RX \& TX OF THE 2 16550As ON THE 2 DB3 2000 BOARDS
2. CONNECT THE CTS \& RTS OF THE 2 l6550As ON THE 2 DB32000 BOARDS
3. DOWNLOAD DIAPPS.EXE TO THIS BOARD VIA THE GNX DEBUGGER [REV 1.02]
4. DOWNLOAD D2APPS.EXE TO OTHER BOARD VIA THE GNX DEBUGGER [REV 1.02]
5. START DIAPPS.EXE RUNNING ON THIS DB32000 BOARD
6. START D2APPS.EXE RUNNING ON THE OTHER DB32000 BOARD
\#PROGRAM DETAILS:
\#
\# ISR contains the TX SERVICE ROUTINE
\# TX OVERWRITES are PREVENTED by the ICU
\# TX FIFO $1 s$ CLEARED before a transmission
\# DATA SENT 00 ------ FF
\# DATA RECEIVED and COMPARED FF ------ 00
\# BaUdrate 128k With a 8.0 MHZ Xtal input to the 16550a


```
    set 1cu_imsk,10 *a0
    . set icu-csrc,12 *a0
    -set lcu_fprt,14 *a0
    . set icu-mctl,16 *a0
    .set icu_ciptr,18 *a0
    .set 1cu_pdat,19 *a0
    .set icu_1ps,20 *aO
    .ser 1cu_pdir,21 *a0
    -set icu_cctl,22 *aO
    .set icu_cict1,23 *a0
    . set 1cu_addr,Oxfffe00
#************************* STATIC BASE STARTING LOCATIONS ***********************
    .set 1rl_mod, 17*4
    . set irl_off, 17*4+2
    .ser sta\tilde{rc2, 0x0}
    -set startl, 0xOa
    . set txflag, Oxl4
    -set sbuf, Oxle
    .set rbuf, 0x41e
    .set cbuf, 0x6le
    .set Intable, Ox8le
    #
#
#
#The following are static base variables
#used as base pointers. Startl/2 = flags
#txflaf = flag, sbuf = area used to
#store data to be transmitted, rbuf =
#area used to store received data,
#cbuf = area used to store compare
#buffer, intable = base pointer to the
#interrupt table
#
#************************ SET UP DISPATCH TABLE FOR THE 32032 *********************
#
start:: bicpsew $(0x100) #Clear intr's
        movd $OxOc,rO #Set for monitor svc to move intbase
        mova $0x055555555,r1 #from ROM to ram because you have
        addr intable(sb),r2 #to change the address for the
        mova $0xOc,r3 #interrupt service routine.
        svc #Actual svc for move
        sprd intbase,r2 #Put base addr of intbase in r2
        movd isrent,iri_mod(r2) #Put offset of isr into lst location
                    #of dispatch rable
                            #
#************************ LOAD TRANSMITTER BUFFER (OO to FF) *************************
senddat: addr sbuf(sb),ro # #O contains string buffer ptr.
    movd $O,rl #Rl contains offset
    movb $0,r2 #Init data reg.
sbufloop: movb r2,0(ro)[rl:b]
#Load char. to string buffer
#Increment offset ptr.
#Increment data
#Check for 256 chars. loaded
#Jump back if not done
#
#************************** LOAD COMPARISON BUFFER (FF TO OO)*************************
#
compdat: addr cbuf(sb),r0 #RO contains pointer
    movd $O,rl #Rl contains offset
    movb $0xOff,r2 #Init data reg.
    movb r2,O(rO)[rl:b] #Load char. to compare buffer
    addqw l,rl #Increment ptr. offset
    subb $1,r2 #Decrement data
    cmpw r1,$256 #Check for 256 chars. loaded
```





TL/C/9313-17



```
#3/30/87.....D2APPS.ASM.........ADAPTED ORIGINALLY FROM DIRON56K.ASM
#
#THIS PROGRAM RUNS USING 2 DB32000 BOARDS WITH 16550As ENABLED AT ADDRESS
#OdOOOOO WIRE-WRAPPED ON THE BOARDS. THIS SOFTWARE TRANSMITS THE DATA FF
#THROUGH OO REPEATEDLY TO THE REMOTE UART AND EXPECTS TO REPEATEDLY RECEIVE
#THE DATA OO THROUGH FF FROM THE REMOTE UART. IT SHOULD BE RUN IN CONJUNCTION
#WITH THE PROGRAM DIAPPS.ASM RUNNING ON THE OTHER DB3 2000 BOARD. THE TX PIN OF
#THIS 16550A SHOULD CONNECT TO THE RX PIN OF THE 16550A ON THE OTHER BOARD AND
#VICE VERSA. ALSO, THE CTS PIN OF THIS l6550A SHOULD BE CONNECTED TO THE RTS PIN
#OF THE 16550A ON THE OTHER BOARD AND VICE VERSA. THIS WILL ENABLE THE
# APPROPRIATE HANDSHAKES TO OCCUR.
#
#TO RUN THIS PROGRAM YOU MUST:
#
# 1. CONNECT THE RX & TX OF THE 2 16550AS ON THE 2 DB32OOO BOARDS
2. CONNECT THE CTS & RTS OF THE 2 1655OAS ON THE 2 DB32000 BOARDS
3. DOWNLOAD D2APPS.EXE TO THIS BOARD VIA THE GNX DEBUGGER [REV 1.02]
4. DOWNLOAD DIAPPS.EXE TO OTHER BOARD VIA THE GNX DEBUGGER [REV 1.O2]
5. START DLAPPS.EXE RUNNING ON THE OTHER DB32000 BOARD
6. START D2APPS.EXE RUNNING ON THIS DB32000 BOARD
#PROGRAM DETAILS:
#
# ISR contains the TX SERVICE ROUTINE
# TX FIFO is CLEARED before a transmission
#
# DATA SENT FF ------ 00
#
# DATA RECEIVED and COMPARED OO m-m--- FF
# BAUDRATE 128k WITH A 8.0 MHZ XTAL INPUT TO THE 16550A
#*********************** ESTABLISH 16550A REGISTER ADDRESSES
    .globl isr
        .set rxd, 0x0d00000 #Equate registers to their addresses
        . set txd, 0x0d00000 #
        .set ier, 0x0d00004
        .set iir, Ox0d00008
        .set fcr, 0x0d00008
        .set lcr, Ox0do000c
        .set mcr, 0x0d00010
        . set lsr, 0x0d00014
        .set msreg, 0x0d00018
        .set scr, 0x0d0001c
                                    #
        #
#******************* ESTABLISH ADDRESSES FOR THE 32202 (ICU) ********************
    .set a0,4 #Establish address alignment
    .set icu_hvct,0 #ICU register addresses
    #between CPU and ICU
    .set icu_svct,l *aO
    . set icu elgr,2 *a0
    .set icu_tpl,4 *a0
    .set icu-ipnd,6 *aO
    -set icu_1srv,8 *aO
    . set icu-imsk,10 *a0
    .set icu_csrc,12 *a0
```





| chrei: | addr sbuf(sb), ro <br> movw xmitoff,rl <br> cmpd \$0,blkl6cnt <br> beq sendl5 <br> movd $\$ 0 \times 10, r 7$ <br> jump sendnext | \#RO contains base pointer <br> \#setup xmit ptr offset <br> \#Check to see if it is the l6th block <br> \#Yes, send only 15 bytes instead of 16 <br> \#No, send 16 bytes <br> \#Jump around 15 byte load |
| :---: | :---: | :---: |
| send15: | movd \$0xOf,r7 | \#Load counter for 15 byte load |
| sendnext: | movb O(r0)[rl:b],txd addqw l,rl | \#Load a byte into the transmitter \# |
|  | cmpw rl,\$256 | \#Are we one address past end of table |
| finish: | beq reload | \#Yes, reload ptr |
|  | save [r7] |  |
|  | movb msreg, r 7 | \#Read modem status reg |
|  | andb \$0x10, r7 | \#Mask all bits except CTS (MSR4) |
|  | cmpb \$0,r7 | \#Check for disabled CTS |
|  | restore [r7] |  |
|  | beq abort | \#Leave on inactive CTS (MSR4=0) |
|  | subb \$1, 57 | \#No, decrement counter and continue |
|  | cmpb \$0,r7 | \# Is byte counter 0 ? |
|  | bne sendnext | \#No, send next byte |
| abort: | movw rl, xmitoff | \#save xmit ptr offset in ram |
|  | cmpd \$0,blkl6cnt | \#Check to see if it is l6th block |
|  | beq setsndl6 | \#Yes, reload block counter |
|  | subb \$l,blkl6cnt | \#Decrement block counter |
|  | jump popall | \#Finished sending 16 bytes |
| setsndil 6 | movd \$16,blkl6cnt | \#Reload block counter |
|  | jump popall | \#Finished sending 15 bytes |
| reload: | movd \$0, rl | \#Reset offset |
|  | jump finish | \#Go back and finish |
| \#************************ LINE STATUS I |  | INTERRUPT ROUTINE ************************ \# |
| lsint: | save $[r 0, r 1, r 2, r 3]$ | \# |
|  | movd \$4,r0 | \# |
|  | addr message6,rl | \# |
|  | movd $\$ 25, \mathrm{r} 2$ | \# |
|  | movd \$0,r3 | \# |
|  | svc | \# |
|  | restore $[r 0, r 1, r 2, r 3]$ | \# |
|  | movb lsr,r3 | \#Read lsr |
|  | jump rdai | \# |
|  |  | \# |
| \#************************ MODEM STATUS |  | INTERRUPT ROUTINE *********************** \# |
| msint: | save $[r 0, r 1, r 2, r 3]$ | \# |
|  | movd \$4, r0 | \# |
|  | addr message $7, r 1$ | \# |
|  | movd $\$ 26, \mathrm{r} 2$ | \# |
|  | movd \$0,r3 | \# |
|  | svc | \# |
|  | movb 0x0d00018, r0 | \# |
|  | restore $[r 0, r 1, r 2, r 3]$ | \# |
|  | jump popall | \# |
| \#***************************** COMPARE |  | DATA ROUTINE **************************** \# |
| \#The receiver subroutine branches to this subroutine after it has removed all of |  |  |
| \#the data from the Rx FIFO. The receive offset (rbufoff) is changed to point to |  |  |
| \#the last byte received in rbuf. The compare offset (compoff) points to each |  |  |
| \#byte in the recelve buffer and its associated byte in the compare register. \#Compoff is incremented after each successful comparison and the comparisons |  |  |

TL/C/9313-24

```
#end when compoff equals rbufoff. NOTE: Data being received by this test program
#is known data and a copy of it is loaded into cbuf before transmissions begin.
compare: addr cbuf(sb),rl #Rl- base address of cbuf base
    cmpd $O,r6 #Check for potential invalid subtraction
    beq zeror6 #Jump around subtraction
    subd $1,r6 #
    jump compbyte #Jump around subtraction fix
zeror6:
compbyte:
notend:
notendl:
reloadl:
wrong:
#************************* DATA MISMATCH MESSAGE *******************************
    #
    save [r0,rl,r2,r3] #Save register for supervisor call
    movd $4,r0 #Value required by svc call
    addr message8,rl #Mover address of message into rl
    movd $17,r2 #Number of characrers into r2
    movd $0,r3 #Value required by svc call
    svc #Acrual call
    restore [r0,r1,r2,r3] #Restore registers
stop: nop j
```



```
    #
messagel: .byte 13,10,"Compare Complete",13,10
message2: .byte 13,10,"Invalid Interrupt",13,10
message3: .byte 13,10,"Receiver Timeout",13,10
message4: .byte 13,10,"Receive data available Interrupt",13,10
message5: .byte 13,10,"THRE Interrupt",13,10
message6: .byte 13,10,"Line Status Interrupt",13,10
message7: .byte 13,10,"Modem Status Interrupt",13,10
message8: .byte 13,10,"Data Mismatch",13,10
```


## A Comparison of the INS8250, NS16450 and NS16550A Series of UARTs

National currently produces seven versions of the INS8250 UART. Functionally, these parts appear to be the same, however, there are differences that the designer and purchaser need to understand. For each version, this document provides a brief overview of their distinct characteristics, a detailed function and timing section, a discussion of software compatibility issues and the AC timing parameters.

### 1.0 Part Summary

The seven versions currently produced are designated INS8250, INS8250-B, INS8250A, NS16450, INS82C50A, NS16C450, and NS16550A. These devices are grouped below by process type.

## NMOS DEVICES

1. INS8250: This is the original version produced by National. It is the same part as the INS8250-B, but with faster CPU bus timings.
2. INS8250-B: This is the slower speed (CPU bus timing) version of the INS8250. It is used by many popular 8088based microcomputers.

## XMOS DEVICES

1. INS8250A: This is a revision of the INS8250 using the more advanced XMOS process. The INS8250A is better than the aforementioned parts due to the redesign (compare section 2.0 to 3.0 ) and the following process charac-teristics-closer threshold voltage control, more reliably implemented process topography and finer control over the active area critical dimensions. XMOS and CMOS parts should be used for all new designs. This part is used in many popular 8086-based microcomputers.
2. NS16450: This is the faster speed (CPU bus timing) version of the INS8250A. It is used by many popular 80286based microcomputers.
3. NS16550A: This is the newest member of the UART famiIy. It powers-up in the NS16450 mode and is completely compatible with all software written for the NS16450. It has advanced features such as on-board FIFOs, a DMA interface, faster CPU bus timings and a much higher maximum baud rate than the NS16450. The NS16550A should be used for all new non-CMOS designs, including those that were originally done with the NS16550. It is used in recent versions of popular 80286-based, 80386based and ROMP-based microcomputers. Software written for the NS16550 is completely compatible with the NS16550A. Section 5.0 describes how the software can distinguish between the NS16550 and the NS16550A.
4. NS16550: This part powers-up in the NS16450 mode and is completely compatible with all software written for the NS16450. It has advanced features, such as a DMA interface. The on-board FIFOs are essentially non-functional. This part was issued on a limited basis. Any user that
wants this part should order the NS16550A. Section 5.0 describes the differences between the NS16550 and the NS16550A in detail.

## CMOS DEVICES

1. INS82C50A: This is a CMOS version of the INS8250A. It functions identically and for most AC parameters has the same timing specification as the INS8250A (see Section 4.0). It draws approximately $1 / 10(10 \mathrm{~mA})$ of the maximum operating current of the INS8250A.
2. NS16C450: This is a CMOS version of the NS16450. It functions identically and for most AC parameters has the same timing specification as the NS16450 (see Section 4.0). It draws approximately $1 / 12(10 \mathrm{~mA})$ of the maximum operating current of the NS16450.
Note: The XMOS and CMOS UARTs are not plug-in replacements for the INS8250/INS8250-B when used with ICUs that are in the popular edge-triggered configuration. However, there are easily implemented adjustments to the driving software or associated hardware that will allow these parts to be a plug-in replacement (see Section 6.0).


TL/C/9320-1

> FIGURE 1. Connection Diagram

### 2.0 INS8250 and INS8250-B Functional Considerations

Designers using these NMOS parts should be well aware of the following considerations.

1. The Modem Status and Line Status registers are masterslave registers which transfer data from the master to the slave only when the INS8250, INS8250-B is not enabled. Thus, if the UART is never disabled:
-The status registers are never updated.
-The character in the transmit holding register will be transmitted repeatedly.
-The CPU cannot read the current error status indication.

Recommendation: Disable the INS8250, INS8250-B between accesses.
2. At power-on the UART will occasionally transmit a random character. This occurs after release of the master reset and before it receives data from the CPU. The THRE and TSRE bits are unreliable at this time, due to their unpredictable state at power-on.
Recommendation $A$ : Use the following initialization routine:
-Master reset.
-Enable loopback mode (this causes any randomly sent characters to be sent to the receiver).
-Load baud rate generator and initialize line control register.
-Wait one character time and then clear the receiver buffer by reading it and clear any errors by reading the line status and modem status registers.
-Disable the loopback mode.
The INS8250, INS8250-B is now initialized for normal operation and the THRE and TSRE bits are reliable. This procedure can be used with the INS8250A, NS16450 and INS82C50A, although it is unnecessary.
Recommendation B: Use one of the modem output lines to gate the transmitter data line.
3. When the transmitter interrupt is enabled, an interrupt occurs immediately regardless of the transmitter holding register's state. Furthermore, the first valid interrupt condition will probably be missed.
Recommendation: Use the following procedure to solve this problem:
-Wait for the transmitter holding register to empty.
—Disable microprocessor interrupts.
-Write to the interrupt enable register. The interrupt indication that would normally appear at this time will be cleared by a previously stored reset, if the IIR has been read prior to this
Note: Whenever the IIR register is read and an active THRE interrupt will be cleared. If no THRE interrupt is active then the first THRE interrupt after the reading of IIR will be cleared).
-Write to the interrupt enable register, again. Since there is no read of the IIR before this second write IER, there will be no stored reset to clear the normal THRE interrupt.
-Enable microprocessor interrupts.
4. If data is not valid before and after WR or $\overline{W R}$ is active, then the bits of the internal register being addressed may change unpredictably. This could temporarily change any programmable UART function controlled by the addressed register. This situation exists because the INS8250, -B accepts data via fall-through latches that are enabled by the WR or $\overline{W R}$ going active rather than latched on the trailing edge of WR or WR. Examples of this are glitches on the modem control lines or a temporary break on the serial output line while a command is written to the MCR or the LCR registers.
Recommendation A: To avoid these problems the data must be valid just before, throughout and just after activation of WR or WR.
When using an $8088,8086,6800$ or 8048 microprocessor, delay the leading edge of the write strobe until the
data is stable. The above precaution is unnecessary when using the 8080, the NSC800 ${ }^{\text {TM }}$ or the $Z 80$ microprocessors. Designs using a 32016 or 80286 should use the 16450, which avoids this problem by not having fallthrough latches (see Section 3.0, Item 1).
Note: The temporary break caused by a spurious glitch on LCR6 can also be avoided by setting the loopback mode prior to writing to the line control register.
5. The transmitter generates start bits longer than the rest of the data by approximately $1 \mu \mathrm{~s}$. This is due to a lookahead circuit that sends the start bit while data is being transferred from the transmitter holding register to the transmitter shift register. At 56 kB this causes a $6.25 \%$ error.
Recommendation: Be aware that the last stop bit will be reduced by an equivalent amount of time (approximately $1 \mu \mathrm{~s}$ ).
6. If the CPU is slow in servicing the UART it could read current status (LSR) and then the next data byte (RBR), instead of the current data byte. An example of this type of failure would be losing a received character without an overrun indication. This occurs when the CPU reads the receiver buffer when another character from the shift register was being transferred to it. UART registers are updated as soon as the received data is available (i.e., the receive buffer register is updated as soon as all of the data bits have been received, the parity flag is updated as soon as the parity bit is received, the overrun flag is updated as soon as the stop bit is received, etc.).
Recommendation: The CPU must read the buffer sooner.
7. The transmitter character may be erroneous, if the INS8250, -B transmits with 5 data bits and 1 and $1 / 2$ stop bits.
Recommendation: Use only 1 stop bit.
8. Writing a " 1 " to bit 1 of the Interrupt Enable Register (IER1), when the Transmitter Holding Register is not empty sets the THRE interrupt, regardless of the THRE status bit condition.
Recommendation: Only set bit 1 in the Interrupt Enable Register (IER1) if the Transmitter Holding Register is empty.
9. When multiple interrupts are pending, the interrupt line (INTR) pulses low after each interrupt instead of remaining high continuously.
Recommendation: This will not cause problems in normal operation, however, it is a condition necessary for compatibility in some popular 8088 -based microcomputers that use an edge-triggered ICU (see Section 6.0).
10. Bit No. 6 (TSRE) of the line status register is set as soon as the transmitter shift register empties whether or not the transmitter holding register contains a character. Bit No. 6 is then reset when the transmitter shift register is reloaded.
Recommendation: This will not cause problems in normal operation. However, it is a function tested on some popular 8088 -based microcomputer systems diagnostic programs.

### 2.1 ADDITIONAL FUNCTIONAL CONSIDERATIONS

When using the INS8250-B in full duplex operation with the THRE interrupt enabled and either one or both of the higher priority interrupts enabled (Receiver Data Available, Receiv-
er Line Status), the THRE interrupt indication may be lost. This is only possible if both data transmission and reception are occurring simultaneously. To avoid this problem use one of the three software aids listed below. The first two should be inserted in the Receiver Data Available and/or Receiver Line Status service routines. The last one should be inserted in the THRE service routine. Any of the following will result in successful operation given the above circumstance.

## SOFTWARE AIDS

1. While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set IER1.
2. While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set a flag and service the transmitter as soon as you exit the routine.
3. Poll THRE (LSR5) instead of using the IIR.

### 3.0 INS8250A and NS16450 Function and Timing Considerations

1. Chip select does not affect data transfers from the master register to the slave register. Therefore, the UART doesn't have to be deselected before it can offer valid status updates to the CPU.
2. The master reset (MR) input has a Schmitt Trigger circuit added to it
3. A transmitter interrupt occurs only if the transmitter holding register is empty when bit 1 of the Interrupt Enable Register (IER) is set.
4. The UARTs latch data written to them on the trailing edge of the WR or $\overline{W R}$ signal, so data does not need to be valid for the total time write is active.
5. The loopback diagnostic function sets the modem control outputs RTS, DTR, OUT1 and OUT2 to their inactive state (logic " 1 "), so they will send no spurious signals.
6. A one byte scratch pad register is included at location 111. This register is not on the INS8250 or -B.
7. When multiple interrupts are pending the interrupt line remains high rather than pulsing low after each interrupt is serviced. The INS8250A and NS16450 have level sensitive interrupts as opposed to edge-triggered interrupts. This requires a change in the UART driver software or associated hardware if the INS8250A, NS16450 is used with some popular microcomputers, and their edge-triggered ICUs (see Section 6.0).
8. Bit 6 of the line status register is set to 1 when both the transmitter holding and shift register are empty. This causes the INS8250A and NS16450 to be incompatible with some INS8250 software utilizing this bit.

### 3.1 TIMING CONSIDERATIONS

1. A start bit will be sent typically 16 clocks ( 1 bit time) after the WRTHR signal goes active.
2. The leading edge of WRTHR resets THRE and TEMT.
3. All of the line status errors and the received data flag (DR, data ready) are set during the time of the first stop bit.
4. TEMT is set 2 RCLK clock periods after the stop bit(s) are sent.
5. The modem control register updates the modem outputs on the trailing edge of WRMCR.

### 3.2 CRYSTAL REQUIREMENTS

There have been reports that certain types of 1.8432 MHz crystals have not been starting when used with the INS8250s (excluding the INS82C50A). The problem is with the smaller size versions of the crystal and their higher ESR values. In order to overcome this problem the following circuit should be used.


TL/C/9320-2
FIGURE 2. Serial Data Timing


TL/C/9320-3
FIGURE 3. The Oscillator Circuit
Crystal parameter for the above circuit are:

```
type
resonance
load capacitor
max. RS
cal. tolerance
drift tolerance
overall tolerance
```

```
AT cut
```

AT cut
fundamental (parallel)
fundamental (parallel)
20 pF - 32 pF
20 pF - 32 pF
1k@ 1 MHz, 500 @ 5 MHz
1k@ 1 MHz, 500 @ 5 MHz
+0.005% @ 25 C
+0.005% @ 25 C
+0.005% @ 0 }\mp@subsup{0}{}{\circ}\textrm{C}-+7\mp@subsup{0}{}{\circ}\textrm{C
+0.005% @ 0 }\mp@subsup{0}{}{\circ}\textrm{C}-+7\mp@subsup{0}{}{\circ}\textrm{C
+0.01%

```
+0.01%
```


### 3.3 ADDITIONAL FUNCTIONAL CONSIDERATIONS

When using either the INS8250A or the NS16450 in full duplex operation with the THRE interrupt enabled and either one or both of the higher priority interrupts enable (Receiver Data Available, Receiver Line Status), the THRE interrupt indication may be lost. This is only possible if both data transmission and reception are occurring simultaneously. To avoid this problem use one of the three following software aids. The first two should be inserted in the Receiver Data Available and/or Receiver Line Status service routines. The last one should be inserted in the THRE service routine. Any of the following will result in successful operation given the above circumstance.

## SOFTWARE AIDS

1. Disable and then reenable transmitter interrupts via IER1 after the last time the IIR is read in higher order interrupt service routines.
2. While inside the higher order interrupt service routines; test the THRE bit, if it is 1 then set a flag and service the transmitter as soon as you exit the routine.
3. Poll THRE (LSR5) instead of using the IIR.

### 4.0 INS82C50A and NS16C450 Function and Timing Considerations

All of the information presented in Sections 3.0 through 3.2 is applicable to the CMOS parts. In addition, the following items specify differences between XMOS and CMOS parts. They are applicable to the CMOS parts only:

1. Anytime a reset pulse is issued to the INS82C50A or NS16C450 the divisor latches must be rewritten with the appropriate divisors in order to start the baud rate generator.
2. $\mathrm{t}_{\mathrm{SI}}$ is from 16 to 48 RCLK cycles in length

### 5.0 NS16550A and NS16550 Function and Timing Considerations

All of the information present in Sections 3.0 and 3.1 is applicable to the NS16550A and NS16550.
The primary difference between these two parts is in the operation of the FIFOs. The NS16550 will sometimes transfer extra characters when the CPU reads the RX FIFO. Due to the asynchronous nature of this failure there is no workaround and the NS16550 should NOT be used in the FIFO mode. The NS16550A has no problems operating in the FIFO mode and should be used on all new designs.
The programmer should note the difference in the function of bit 6 in the Interrupt Identification Register (IIR6). This bit is permanently at logical 0 in the NS16550. In the NS16550A this bit will be set to a 1 when the FIFOs are enabled. In both parts bit 7 of the IIR is set to a 1 when the FIFOs are enabled. Therefore, the program can distinguish when the FIFOs are enabled and whether the part is an NS16550A or an NS16550 by checking these two bits. In order to enable the FIFO mode and set IIR6 and IIR7 bit 0 of the FIFO Control Register (FCRO) should be set. Remember
unless both bits IIR6 and IIR7 are set, the program should not transfer data via the FIFOs.

The following are improvements in the AC timings for the NS16550A over the NS16450:

1. $t_{A R}$ changes from 60 ns to 30 ns .
2. tCSW changes from 50 ns to 30 ns .
3. $\mathrm{t}_{\mathrm{CSR}}$ changes from 50 ns to 30 ns .
4. RC changes from 360 ns to 280 ns .
5. $\mathrm{t}_{\mathrm{RC}}$ changes from 175 ns to 125 ns .
6. tDS changes from 40 ns to 30 ns .
7. $\mathrm{t}_{\mathrm{DH}}$ changes from 40 ns to 30 ns .
8. Timing parameters specified by $\mathrm{t}_{\text {SINT }}$ will change in some cases when the FIFOs are enabled. Refer to the data sheet for specific changes.

### 6.0 Software Compatibility

The first part produced (INS8250-B) had some flaws and the first revision of that part (INS8250A) resolved those flaws. Between the time of the first part and the first revision, use of the INS8250-B in personal computers became quite common. Two of the conditions present in the INS8250-B are required in many of these personal computers (see Items 9 and 10 in Section 2.0). These two detect multiple pending interrupts from the INS8250-B and test the baud rate. These two conditions were eliminated in the revision part and all parts thereafter. Thus, the more recent UARTs require that one of the following recommendations or a similar change is made to the target system. Changing the software or hardware allows the more recent UARTs to replace the INS8250-B. If the target system services the UART via polling rather than interrupts, then all of the more recent parts will be plug-in replacements for the INS8250-B. Note: The NS16550A has two pins with new functions (see the data sheet for specifics).

### 6.1 USING THE INS8250A, NS16450, INS82C50A, NS16C450 AND NS16550A WITH EDGED-TRIGGERED ICUs

Using these UARTs with an edge-triggered ICU as in some of the popular microcomputers requires a signal edge on the INTR pin for each pending UART interrupt. Otherwise, when multiple interrupts are pending the interrupt line will be constantly high active and the edge-triggered ICU will not request additional service for the UART.

### 6.2 CREATING AN INTERRUPT EDGE VIA SOFTWARE

This is done by disabling and then re-enabling UART interrupts via the Interrupt Enable Register (IER) before a specific UART interrupt handling routine (line status errors, received data available, transmitter holding register empty or modem status) is exited. To disable interrupts write H'OO to the IER. To re-enable interrupts write a byte containing ones to the IER bit positions whose interrupts are supposed to be enabled.

### 6.3 CREATING AN INTERRUPT EDGE IN HARDWARE

This is done externally to the UART. One approach is to connect the INTR pin of the UART to the input of an AND gate. The other input of this AND gate is connected to a signal that will always go low active when the UART is ac-
cessed (see Figure 4). The output of the AND gate is used as the interrupt to the ICU.
Note: This simple hardware recommendation will result in one invalid interrupt being generated, so the software routine should be able to handle this. The example shown below was tested using a modified asynchronous card in a few 8088 -based microcomputer systems.

### 7.0 Acknowledgements

The editor expresses his gratitude to all of the applications, design and field applications engineers whose laboratory and field research have discovered most of the technical information used in this document.
(FROM INS8250A, NS16450


TL/C/9320-4
FIGURE 4: Creating an INTR Edge in Hardware

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Conditions | NS16550A |  | $\begin{aligned} & \text { NS16450 } \\ & \text { NS16C450 } \end{aligned}$ |  | $\begin{aligned} & \text { INS8250A } \\ & \text { INS82C50A } \end{aligned}$ |  | INS8250 |  | INS8250-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ADS }}$ | Address Strobe Width |  | 60 |  | 60 |  | 90 |  | 90 |  | 120 |  | ns |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | 60 |  | ns |
| $t_{A R}$ | RD/ $\overline{\mathrm{RD}}$ Delay from Address | (Note 1) | 30 |  | 60 |  | 80 |  | 110 |  | 110 |  | ns |
| $t_{\text {AS }}$ | Address Setup Time |  | 60 |  | 60 |  | 90 |  | 110 |  | 110 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | WR/WR Delay from Address | (Note 1) | 30 |  | 60 |  | 80 |  | 160 |  | 160 |  | ns |
| $t_{\text {ch }}$ | Chip Select Hold Time |  | 0 |  | 0 |  | 0 |  | 0 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time |  | 60 |  | 60 |  | 90 |  | 110 |  | 110 |  | ns |
| $\mathrm{t}_{\mathrm{CSC}}$ | Chip Select Output Delay from Select | (Notes 1, 8) |  | NA |  | 100 |  | 125 |  | 200 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CSR}}$ | RD/ $\overline{\mathrm{RD}}$ Delay from Chip Select | (Note 1) | 30 |  | 50 |  | 80 |  | 110 |  | 110 |  | ns |
| $\mathrm{t}_{\text {CSS }}$ | Chip Select Output Delay from Strobe |  |  | NA |  | NA |  | NA | 0 | 150 | 0 | 150 | ns |
| tcsw | WR/WR Delay from Select | (Note 1) | 30 |  | 50 |  | 80 |  | 160 |  | 160 |  | ns |
| $t_{\text {DH }}$ | Data Hold Time |  | 30 |  | 40 |  | 60 |  | 60 |  | 100 |  | ns |
| $t_{\text {DS }}$ | Data Setup Time |  | 30 |  | 40 |  | 90 |  | 175 |  | 350 |  | ns |
| $t_{H Z}$ | RD/ $\overline{\mathrm{RD}}$ to Floating Data Delay | (Notes 3, 8) | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 150 | 0 | 150 | ns |
| $\mathrm{t}_{\text {MR }}$ | Master Reset Pulse Width |  | 5 |  | 5 |  | 10 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{RA}}$ | Address Hold Time from RD/ $\overline{\mathrm{RD}}$ | (Note 1) | 20 |  | 20 |  | 20 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Delay |  | 125 |  | 175 |  | 500 |  | 1735 |  | 1735 |  | ns |
| $t_{\text {RCS }}$ | Chip Select Hold Time from RD/ $\overline{\mathrm{RD}}$ | (Note 1) | 20 |  | 20 |  | 20 |  | 50 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | RD/ $\overline{\mathrm{RD}}$ Strobe Width |  | 125 |  | 125 |  | 175 |  | 175 |  | 350 |  | ns |
| $t_{\text {RDA }}$ | RD/ $\overline{\mathrm{RD}}$ Strobe Delay from $\overline{\text { ADS }}$ |  | NA |  | NA |  | NA |  | 0 |  | 0 |  | ns |
| $t_{\text {RDD }}$ | RD/ $\overline{\mathrm{RD}}$ Driver Enable/Disable | (Notes 3, 8) |  | 60 |  | 60 |  | 75 |  | 150 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{RVD}}$ | Delay from RD/ $\overline{\mathrm{RD}}$ to Data | (Note 8) |  | 125 |  | 125 |  | 175 |  | 250 |  | 300 | ns |
| ${ }^{\text {twa }}$ | Address Hold Time from WR/ $\overline{\mathrm{WR}}$ | (Note 1) | 20 |  | 20 |  | 20 |  | 50 |  | 50 |  | ns |
| twc | Write Cycle Delay |  | 150 |  | 200 |  | 500 |  | 1785 |  | 1785 |  | ns |

Note 1: Applicable only when $\overline{A D S}$ is tied low.
Note 3: Charge and discharge time is determined by $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ and the external timing.
Note 8: Loading of 100 pF
$N A=$ Not Applicable.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Continued)

| Symbol | Parameter | Conditions | NS16550A |  | $\begin{gathered} \text { NS16450 } \\ \text { NS16C450 } \end{gathered}$ |  | $\begin{aligned} & \text { INS8250A } \\ & \text { INS82C50A } \end{aligned}$ |  | INS8250 |  | INS8250-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| twCs | Chip Select Hold Time from WR/WR | (Note 1) | 20 |  | 20 |  | 20 |  | 50 |  | 50 |  | ns |
| twDA | WR/WR Delay from Address |  | NA |  | NA |  | NA |  | 50 |  | 50 |  | ns |
| twr | WR/WR Strobe Width |  | 100 |  | 100 |  | 175 |  | 175 |  | 350 |  | ns |
|  | Duration of Clock High Pulse | (Note 4) | 55 |  | 140 |  | 140 |  | 140 |  | 140 |  | ns |
| ${ }_{\text {t }}^{\text {LL }}$ | Duration of Clock Low Pulse | (Note 4) | 55 |  | 140 |  | 140 |  | 140 |  | 140 |  | ns |
| RC | Read Cycle $=t_{\text {AR }}+t_{\text {DIW }}+t_{\text {RC }}$ |  | 280 |  | 360 |  | 755 |  | 2000 |  | 2205 |  | ns |
| WC | Write Cycle $=\mathrm{t}_{\text {DDA }}+\mathrm{t}_{\text {DOW }}+t_{\text {WC }}$ |  | 280 |  | 360 |  | 755 |  | 2100 |  | 2305 |  | ns |

## BAUD GENERATOR

| $M$ |
| :--- |
|  |


| N | Baud Divisor |  | 1 | $216-1$ | 1 | $216-1$ | 1 | $21^{16}-1$ | 1 | $216-1$ | 1 | $2{ }^{16}-1$ | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {BHD }}$ | Baud Output Positive Edge Delay | (Note 8) |  | 175 |  | 175 |  | 250 |  | 250 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{BLD}}$ | Baud Output Negative Edge Delay | (Note 8) |  | 175 |  | 175 |  | 250 |  | 250 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | Baud Output Up Time | (Note 5) | 75 |  | 250 |  | 250 |  | 330 |  | 330 |  | ns |
| $\mathrm{t}_{\text {LW }}$ | Baud Output Down Time | (Note 6) | 100 |  | 425 |  | 425 |  | 425 |  | 425 |  | ns |

RECEIVER (Note 2)

| $t_{\text {RINT }}$ | Delay from RD/ $\overline{R D}$ (RD RBR/RDLSR) to Reset Interrupt | (Note 8) | 1000 | 1000 | 1000 | 1000 | 1000 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSCD | Delay from RCLK to Sample Time |  | 2000 | 2000 | 2000 | 2000 | 2000 | ns |
| $\mathrm{t}_{\text {SINT }}$ | Delay from Stop to Set Interrupt |  | 1 RCLK | 1 RCLK | 1 RCLK | 2000 | 2000 | ns |

Note 1: Applicable only when $\overline{\mathrm{ADS}}$ is tied low.
 indicators (PE, FE, BI ) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive.
Note 4: The maximum external clock for the NS16550A is 8 MHz , NS16450 and INS8250A is 3.1 MHz and $\operatorname{INS} 8250$ and $\operatorname{NSS} 8250-\mathrm{B}$ is 3.1 MHz .100 pF load.
 all other parts.
 all other parts.
Note 8: Loading of 100 pF .
$N A=$ Not Applicable.

AC Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Continued)

| Symbol | Parameter | Conditions | NS16550A |  | $\begin{aligned} & \text { NS16450 } \\ & \text { NS16C450 } \end{aligned}$ |  | $\begin{aligned} & \text { INS8250A } \\ & \text { INS82C50A } \end{aligned}$ |  | INS8250 |  | INS8250-B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| TRANSMITTER |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {HR }}$ | Delay from WR/ $\overline{W R}$ (WR THR) to Reset Interrupt | (Note 8) |  | 175 |  | 175 |  | 1000 |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ | Delay from RD/RD (RD IIR) to Reset Interrupt (THRE) | (Note 8) |  | 250 |  | 250 |  | 1000 |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\text {IRS }}$ | Delay from Initial INTR Reset to Transmit Start | (Note 10) | 8 | 24 | 24 | 40 | 24 | 40 |  | 16 |  | 16 | Baudout Cycles |
| ${ }_{\text {t }}$ I | Delay from Initial Write to Interrupt | (Notes 7, 9) | 16 | 24 | 16 | 24 | 16 | 24 |  | 50 |  | 50 | Baudout <br> Cycles |
| tss | Delay from Stop to Next Start |  |  | NA |  | NA |  | NA |  | 1000 |  | 1000 | ns |
| ${ }_{\text {t }}$ TI | Delay from Stop to Interrupt (THRE) | (Note 7) | 8 | 8 | 8 | 8 | 8 | 8 |  | 8 |  | 8 | Baudout Cycles |
| $\mathrm{t}_{\text {SXA }}$ | Delay from Start to TXRDY Active | (Note 8) |  | 8 |  | NA |  | NA |  | NA |  | NA | Baudout Cycles |
| ${ }^{\text {twxi }}$ | Delay from Write to TXRDY Inactive | (Note 8) |  | 195 |  | NA |  | NA |  | NA |  | NA | ns |
| MODEM CONTROL |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MDO }}$ | Delay from WR/WR (WR MCR) to Output | (Note 8) |  | 200 |  | 200 |  | 1000 |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\text {RIM }}$ | Delay to Reset Interrupt from RD/RD (RD MSR) | (Note 8) |  | 250 |  | 250 |  | 1000 |  | 1000 |  | 1000 | ns |
| $\mathrm{t}_{\text {SIM }}$ | Delay to Set Interrupt from MODEM Input | (Note 8) |  | 250 |  | 250 |  | 1000 |  | 1000 |  | 1000 | ns |

Note 7: This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active.
Note 8: Loading of 100 pF .
Note 9: For both the NS16C450 and INS82C50A the value of $\mathrm{t}_{\mathrm{S}}$ will range from 16 to 48 baudout cycles.
Note 10: For both the NS16C450 and the INS82C50A the value of $\mathrm{t}_{\mathrm{IRS}}$ will range from 24 to 40 baudout cycles.
NA $=$ Not Applicable.

# Comparison Study NSC800 vs. 8085/80C85 Z80® ${ }^{\circledR}$ /Z80 CMOS 

## Introduction

The NSC800 is an 8-bit parallel processor with a Z80 compatible instruction set manufactured using National's microCMOS process. This process combines the speed of silicon gate NMOS with the low power inherent to CMOS.
The NSC800 has a 16-bit address bus which consists of the upper eight address bits (A8-A15) and the lower eight address bits (AD0-AD7). Address bits A0-A7 are time multiplexed on the 8-bit bidirectional address/data bus (ADOAD7).

There are several advantages to using a multiplexed address/data bus. Multiplexing frees pins on the CPU and peripheral packages for other purposes, such as status outputs, DMA control lines, and multiple interrupts. This can reduce system component count. Fewer bus signal lines are required for device interconnections in most applications (16 lines for multiplexed bus systems vs. 24 lines for nonmultiplexed systems). This reduces PC board complexity.
Peripherals of the NSC800 Family include:

## NSC810A RAM I/O Timer <br> NSC831 I/O <br> NSC858 UART

In addition to the above parts, a complete family of low power speed compatible logic and interface parts is also available.

## NSC800 vs. 8085

In terms of bus structure, the NSC800 is similar to the 8085. Both processors utilize a multiplexed bus and timing relationships are approximately the same. The 8085 does not guarantee that output data on AD0-AD7 are valid on both the leading and trailing edges of $\overline{W R}$. For the NSC800, data are valid on both the leading and trailing edges of WR.
Both the NSC800 and the 8085 use ALE, S0, S1, and IO/ $\bar{M}$ to indicate status. The lower eight address bits are guaranteed to be valid on the data bus at the trailing edge (high to low transition) of ALE (Address Latch Enable). This signal is used by the external system components to separate the address and data buses. When the only components utilized in the system are members of the NSC800 family (which contain on-chip demultiplexers), ALE needs only to be connected to the enable inputs. If non-NSC800 family components are used, ALE can be used to enable an 8-bit latch to perform the function of bus separation.
Decoding status bits S 0 and S 1 , in conjunction with $10 / \bar{M}$, notifies the external system of the type of the ensuing M cycle. TABLE I shows a truth table of the encoded information. During a halt status the NSC800 will continue to refresh dynamic RAM.

TABLE I .
Machine Cycle Status - NSC800 and 8085

| $\mathbf{S 0}$ | $\mathbf{S 1}$ | IO/M | Status |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Memory Write |
| 0 | 1 | 0 | Memory Read |
| 1 | 0 | 1 | I/O Write |
| 0 | 1 | 1 | I/O Read |
| 1 | 1 | 0 | Opcode Fetch $^{0}$ |
| 0 | 1 | 0 | Bus Idle* $^{*}$ |
| 0 | 0 | 0 | Halt |

*ALE not suppressed during Bus Idle
Direct Memory Access (DMA) control signals $\overline{B R E Q}$ and $\overline{B A C K}$ of the NSC800 perform the same functions as HOLD and HLDA on the 8085 . The NSC800 allows simple wire ORing by using active low states for the DMA control signals. An active low on the $\overline{B R E Q}$ (Bus Request) line, tested during the last $T$ state of the current M cycle, initiates a DMA condition. The NSC800 will then respond with an active low $\overline{B A C K}$ (Bus Acknowledge) signal causing the address, data and control buses (TRI-STATE ${ }^{\circledR}$ circuits) to go to the high impedance state, and notifies the interrupting device that the system bus is available for use. There is a difference in the timing relationship between these functions for the two processors. The 8085 responds with HLDA, onehalf T state after it recognizes HOLD. The NSC800 responds with $\overline{B A C K}$, one $T$ state after it recognizes $\overline{B R E Q}$.
During Input/Output cycles for peripherals, the NSC800 automatically inserts one wait state. This reduces the external hardware required for slow peripherals. The 8085 does not insert its own wait state during these I/O cycles. When they are needed, the 8085 user must design his system to contain the additional hardware required to do the wait state insertion. When more than one wait state is required, additional wait states can be added to the I/O cycles in a similar way on both the NSC800 and the 8085. On the NSC800, this is accomplished by bringing the WAIT control signal active low during T2 of an I/O or memory cycle. The 8085 is controlled in the same way through the use of the READY line.
The NSC800 instruction set is Z80 compatible and more powerful than the 8085's. The NSC800 does not support the RIM and SIM instructions of the 8085 (RIM and SIM can be emulated with I/O instructions), but has an improved instruction set for enhanced system performance. The NSC800 has two functions, $\overline{\text { RFSH }}$ and PS, instead of the two serial I/O lines SOD and SID. $\overline{\text { RFSH (Refresh) is a }}$ status signal which indicates that an eight bit refresh address is present on the address/data bus (AD0-AD7). The refresh address occurs during T3 of each M1 (opcode fetch) cycle. The internal refresh counter is incremented after
each instruction cycle. This counter output can be employed by the user's dynamic RAM refresh circuits. The $\overline{\mathrm{SS}}$ (Power Save) control input, when active, causes the CPU to stop all internal clocks at the end of the current instruction, which reduces power consumption. The on-chip oscillator and CLK remain active for any required external timing. The NSC800 leaves all buses unchanged during this time, which has the effect of reducing power consumption on other

CMOS parts in the system since the buses are not changing states. All internal registers and status conditions are maintained, and when $\overline{\mathrm{PS}}$ subsequently goes high, the opcode fetch cycle begins in a normal fashion.
TABLE II indicates the major differences between the NSC800 and the 8085 presented in tabular form for quick reference.

TABLE II.
NSC800 vs. 8085/80C85 Comparison

| Item | NSC800 | $\mathbf{8 0 8 5}$ | $\mathbf{8 0 C 8 5}$ |
| :--- | :---: | :---: | :---: |
| Power Consumption | $50 \mathrm{~mW} @ 5 \mathrm{~V}$ | $850 \mathrm{~mW} @ 5 \mathrm{~V}$ | $50 \mathrm{~mW} @ 5 \mathrm{~V}$ |
| Bus Drive Capacity | 1 std TTL | 1 std TTL | 1 std TTL |
|  | $(100 \mathrm{pF})$ | $(100 \mathrm{pF})$ | $(150 \mathrm{pF})$ |
| Dynamic RAM Refresh Counter | Yes, 8-bit | No | No |
| Automatic WAIT State on I/O | Yes | No | No |
| Number of instruction types | 158 | 80 | 80 |
| Number of Programmer |  |  |  |
| Accessible Registers | 22 | No | 10 |
| Block I/O and Search | Yes |  | No |

## NSC800 vs. Z80/Z80 CMOS

The NSC800 contains the same complement of internal registers as the Z80 and maintains instruction set and opcode compatibility.
Machine cycle timing for the standard speed version of the NSC800 compares directly with the Z80. Although the software execution speeds are comparable, the NSC800 offers architectural advantages.
The bus structures of the NSC800 and the Z80 are quite different. The NSC800 uses a multiplexed address/data bus. The Z80 has separate address and data buses. As stated earlier, the separate bus structure requires additional signal lines for interconnection and gives up some package pins which could be used for other purposes.
The main differences between the NSC800 and the Z80, in addition to the bus structures, are the refresh counter, onchip clock generation, and the interrupt capability.

1. The NSC800 contains an 8-bit refresh counter as opposed to a 7 -bit refresh counter in the Z80. (This enables refresh of a 64K dynamic RAM system memory). The refresh timing of the NSC800 is functionally identical to that of the Z80.
2. The on-chip clock generation reduces the system component count. In place of an external clock generator chip, the NSC800 needs only a crystal or RC circuit to produce the system clock.

TABLE III.
NSC800 vs. Z80/Z80 CMOS Comparison

| Item | NSC800 | Z80 | Z80 CMOS |
| :--- | :---: | :---: | :---: |
| Power Consumption | 50 mW @ 5 V | 750 mW @ 5 V | 75 mW @ 5 V |
| Instruction Execution | $1 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ |
| (Minimum) | Yes | No | No |
| On-Chip Clock Generator | 5 |  |  |
| Number of On-Chip Vectored | Yes | No | 2 |
| Interrupts | Yes, 8-bit | Yes, 7 -bit | No |
| Early Read/Write Status | Yes, 7 -bit |  |  |
| Dynamic RAM Refresh Counter |  |  |  |

NSC800 Family Devices (microCMOS)

MM82PC08 8-Bit Bidirectional Transceiver
MM82PC12 Input/Output Port
Note: The above devices are pin for pin and function compatible with the standard TTL, CMOS or NMOS versions currently available.

## SUMMARY

National's NSC800 has a Z80 compatible instruction set, which is more powerful than the 8085. NSC800 external hardware requirements are less because of on-chip automatic wait state insertion, clock generation and five levels of vectored prioritized interrupts.
The 8085 and the NSC800 have similar bus structures, and timing. The key advantages of the NSC800 over the 8085 are the larger instruction set, more registers accessible to programmers, low power consumption, and a dynamic RAM refresh counter.
The main advantages of the NSC800 compared to the Z80 are the multiplexed address/data bus, an 8-bit refresh counter for dynamic RAMs, on-chip clock generation, and five interrupts. The speed of the NSC800 and Z80 is the same but, the NSC800 has very low power consumption.

## Software Comparison NSC800 vs. 8085, Z80®

As an example, to enable interrupts on the $\overline{\operatorname{RSTA}}$ input, a logic ' 1 ' is written into bit 3 of I/O location X'BB. If the master interrupt enable has been set by executing the Enable Interrupt (EI) instruction, interrupts will now be accepted on RSTA only.
Other than the method of enabling and disabling individual interrupts and the RIM and SIM instructions themselves, the NSC800 instruction set is a superset of the 8085's instruction set.
The following benchmark demonstrates the code reduction and throughtput improvement obtained by using one of the special NSC800 instructions over the same function implemented with the limited 8085 instruction set. The function is to move a 512-byte block of data from one section of memory to another.

| Bytes | 8085 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Mnemonics |  | Cycles |
| 3 |  | LXI | H,SOURCE | 10 |
| 3 |  | LXI | D,DEST | 10 |
| 3 |  | LXI | B,COUNT | 10 |
| 1 | LOOP: | MOV | A,M | 7 |
| 1 |  | STAX | D | 7 |
| 1 |  | INX | H | 6 |
| 1 |  | INX | D | 6 |
| 1 |  | DCX | B | 6 |
| 1 |  | MOV | A, C | 4 |
| 1 |  | ORA | B | 4 |
| 3 |  | JNZ | LOOP | 10 |
| Total: 19 |  |  |  | Total: 80 |
|  |  | NSC8 |  |  |
| Bytes |  | Mnemo | nics | Cycles |
| 3 | LD |  | SOURCE | 10 |
| 3 | LD |  | E,DEST | 10 |
| 3 | LD |  | ,COUNT | 10 |
| 2 | LDIR |  |  | 21 |
| Total: 11 |  |  |  | Total: 51 |

The use of the LDIR instruction of the NSC800 results in a $47.5 \%$ increase in throughput and a $42 \%$ decrease in the number of bytes required to implement the function when compared with the 8085 implementation. The time required to make the move is approximately 2.69 ms for the NSC800 and approximately 5.12 ms for the 8085 . Note that even though the 8085 runs at a faster cycle time ( 200 ns vs. 250 ns ), the improved instruction set of the NSC800 produces an increase in system performance.
The NSC800 includes all 8085 flags plus some additional flags. The flag formats for the NSC800 and 8085 are:

NSC800 Flags (Z80 Flags)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ | $Z$ | $X$ | $H$ | $X$ | $P / V$ | $N$ | $C$ |

8085 Flags

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | X | AC | X | P | X | CY |

The differences between the flag registers on the NSC800 and the 8085 are identified below:

1. Bit position D1 (additional on the NSC800) contains an add/subtract flag that is used internally for proper operation of $B C D$ instructions.
2. In the NSC800, the P/V flag will not match the 8085's $P$ flag after an 8 -bit arithmetic operation, since it acts as an overflow bit for the NSC800, but acts as a parity bit for these operations in the 8085.
3. Bit position D2 (changed for the NSC800) is a dual purpose flag; it indicates the parity of the result in the accumulator when logical operations are performed and also represents overflow when signed two's complement arithmetic operations are performed. An overflow occurs when the result of a two's complement operation within the accumulator is out of range.
4. For general Compare operations, the NSC800 uses the P/V flag as an overflow bit, while the 8085 uses the P flag for parity.
5. The H flag (bit position D4) on the NSC800 is functionally the same as the auxiliary carry on the 8085.
6. For Double Precision Addition, the NSC800 leaves the H flag undefined, while the 8085 does not affect the AC flag for this operation (DAD).
7. For Rotate operations, the NSC800 resets the H flag, while the 8085 leaves the AC flag unaffected for these operations.
8. When Complementing the Accumulator, the NSC800 sets the $H$ flag $(H=1)$, while the 8085 leaves the AC flag unaffected.
9. When Complementing Carry, the NSC800 leaves the H flag undefined, while the 8085 leaves the AC flag unaffected.
10. When Setting the Carry, the NSC800 clears the H flag ( $H=0$ ), while the 8085 leaves the $A C$ flag unaffected.

## NSC800 vs. Z80

The instruction set and op codes of the NSC800 are identical to those of the Z80. Software written for the Z80 will run on the NSC800 without change, unless I/O location X'BB is used. Another location should be assigned since location X'BB is an on-chip write-only register used for the interrupt mask. Since the NSC800 executes code at the same cycle time as the $\mathbf{Z 8 0}$, any software timing loops will also remain the same, and no change is necessary. The NSC800 expanded interrupt capability is transparent to the user unless specifically evoked by the user software.
The NSC800 has 8-bit refresh rather than the 7-bit refresh scheme of the Z80. Therefore, the state of the 8th bit will be indeterminate since it is part of the R Register and so included in refresh operations.
The status flags on the NSC800 are identical to those on the Z80. There is no difference between the positions of the individual bits in the flag register, nor in the manner in which the flags are set or reset due to an arithmetic or logical operation. Testing of the flags is also the same.

## CMOS Industrial Microcomputers Products

## CPU Boards

CIM-802A/804 and CIM-802AC/804C Industrial Microcomputers
Memory Expansion Boards
CIM-110/118 and CIM-110C/118C Universal Memory Expansion Boards
Digital Input/Output Boards
CIM-201 and CIM-201C Serial I/O Boards
CIM-205 and CIM-205C Fiber Optic I/O Board
CIM-207 and CIM-207C 300 Baud Modem Boards
CIM-210 and CIM-210C Parallel I/O Boards
CIM-220 and CIM-220C Frequency/Period Measurement Boards
CIM-240 and CIM-240C Pulse-Width Modulation Output Board
Analog Input/Output Boards
CIM-411 and CIM-411C Analog Input Boards
CIM-415 and CIM-415C Analog Input Boards
CIM-421 and CIM-421C Analog Output Boards
Controller Boards
CIM-510 and CIM-510C Clock/Calendar Boards
CIM-540 CRT Controller Board
CIM-551 and CIM-551C Math Processor Boards
CIM-560 Floppy Disk Controller Board
CIM-570 and CIM-570C IEEE-488 Controller Board
Ancillary Products
CIM-602/604 CIMBUS Card Cages
CIM-610 and CIM-610C Voltage Regulator Boards
CIM-612 and CIM-612C Voltage Regulator Boards
CIM-630 Prototyping Board
CIM-631 Prototyping Board
CIM-640 Extender Board
CIM-651A and CIM-651B Floppy Disk Drive Interface Cable
CIM-652 Centronics Printer Interface Cable
CIM-653 Serial I/O Cable
CIM-660 Firmware Monitor
CIM-670 EPROM Programmer Board
Software
CIM-710A and CIM-710B CP/M for CIM Software Packages
Kits
CIM-715A and CIM-715B CP/M Starter Kits


NS Package D28C






E44A (REV C)
NS Package E44A


NS Package J24A


NS Package N20A


NS Package N24A
N24A (REV E)



NS Package V28A


## NOTES

National Semiconductor Corporation

## Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.
This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.
We are interested in your comments on our technical literature and your suggestions for improvement.
Please send them to:
Technical Communications Dept. M/S 23-200
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090
For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

ALS/AS LOGIC DATABOOK—1987<br>Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS—1987<br>SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

## DATA CONVERSION/ACQUISITION DATABOOK—1984

Selection Guides • Active Filters • Amplifiers • Analog Switches • Analog-to-Digital Converters
Analog-to-Digital Display (DVM) • Digital-to-Analog Converters • Sample and Hold • Sensors/Transducers
Successive Approximation Registers/Comparators • Voltage References

## HYBRID PRODUCTS DATABOOK—1982

Operational Amplifiers • Buffers • Instrumentation Amplifiers • Sample \& Hold Amplifiers • Comparators Non-Linear Functions • Precision Voltage Regulators and References • Analog Switches MOS Clock Drivers • Digital Drivers • A-D Converters • D-A Converters • Fiber-Optic Products Active Filters \& Telecommunication Products • Precision Networks • 883/RETS

## INTERFACE DATABOOK—1986

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers • Display Controllers/Drivers Memory Support • Microprocessor Support • Level Translators/Buffers • Frequency Synthesis

## INTERFACE/BIPOLAR LSI/BIPOLAR MEMORY/PROGRAMMABLE LOGIC DATABOOK-1983

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers
Level Translators/Buffers • Display Controllers/Drivers • Memory Support • Dynamic Memory Support
Microprocessor Support • Data Communications Support • Disk Support • Frequency Synthesis
Interface Appendices • Bipolar PROMs • Bipolar and ECL RAMs • 2900 Family/Bipolar Microprocessor
Programmable Logic

## INTUITIVE IC CMOS EVOLUTION-1984

Thomas M. Frederiksen's new book targets some of the most significant transitions in semiconductor technology since the change from germanium to silicon. Intuitive IC CMOS Evolution highlights the transition in the reduction in defect densities and the development of new circuit topologies. The author's latest book is a vital aid to engineers, and industry observers who need to stay abreast of the semiconductor industry.

## INTUITIVE IC OP AMPS—1984

Thomas M. Frederiksen's new book, Intuitive IC Op Amps, explores the many uses and applications of different IC op amps. Frederiksen's detailed book differs from others in the way he focuses on the intuitive groundwork in the basic functioning concepts of the op amp. Mr. Frederiksen's latest book is a vital aid to engineers, designers, and industry observers who need to stay abreast of the computer industry.

## LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LINEAR 1 DATABOOK—1988

Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount
LINEAR 2 DATABOOK—1988
Active Filters • Analog Switches/Multiplexers • Analog-to-Digital • Digital-to-Analog • Sample and Hold Sensors • Voltage References • Surface Mount

LINEAR 3 DATABOOK—1988
Audio Circuits • Radio Circuits • Video Circuits • Motion Control • Special Functions • Surface Mount

## LINEAR SUPPLEMENT DATABOOK—1984

Amplifiers • Comparators • Voltage Regulators • Voltage References • Converters • Analog Switches Sample and Hold • Sensors • Filters • Building Blocks • Motor Controllers • Consumer Circuits Telecommunications Circuits • Speech • Special Analog Functions

## LOGIC DATABOOK VOLUME I-1984

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX •MM54CXXX/MM74CXXX •LSI/VLSI

## LS/S/TTL DATABOOK—1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL•Low Power

## MASS STORAGE HANDBOOK—1986

Disk Interface Design Guide and User Manual • Winchester Disk Support • Winchester Disk Data Controller Floppy Disk Support • Drive Interface Support Circuits

## MEMORY SUPPORT HANDBOOK—1986

Dynamic Memory Control • Error Checking and Correction • Microprocessor Interface and Applications Memory Drivers and Support
NON-VOLATILE MEMORY DATABOOK—1987
CMOS EPROMs • EEPROMs • Bipolar PROMs
SERIES 32000 DATABOOK—1986
Introduction • CPU-Central Processing Unit • Slave Processors • Peripherals • Data Communications and LAN's
Disk Control and Interface • DRAM Interface • Development Tools • Software Support • Application Notes

## RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

## TELECOMMUNICATIONS-1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

## THE SWITCHED-CAPACITOR FILTER HANDBOOK-1985

Introduction to Filters • National's Switched-Capacitor Filters • Designing with Switched-Capacitor Filters Application Circuits • Filter Design Program • Nomographs and Tables

## TRANSISTOR DATABOOK—1982

NPN Transistors • PNP Transistors • Junction Field Effect Transistors • Selection Guides • Pro Electron Series Consumer Series • NA/NB/NR Series • Process Characteristics Double-Diffused Epitaxial Transistors Process Characteristics Power Transistors • Process Characteristics JFETs • JFET Applications Notes

## VOLTAGE REGULATOR HANDBOOK—1982

Product Selection Procedures • Heat Flow \& Thermal Resistance • Selection of Commercial Heat Sink Custom Heat Sink Design • Applications Circuits and Descriptive Information • Power Supply Design Data Sheets

## 48-SERIES MICROPROCESSOR HANDBOOK-1980

The 48-Series Microcomputers • The 48-Series Single-Chip System • The 48-Series Instruction Set Expanding the 48 -Series Microcomputers • Applications for the 48 -Series $\bullet$ Development Support Analog I/O Components $\bullet$ Communications Components • Digital I/O Components • Memory Components Peripheral Control Components

# 行 <br> National <br> Semiconductor <br> Corporation 

National Semiconductor Corporation<br>2900 Semiconductor Drive<br>P.O. Box 58090<br>Santa Clara, CA 95052-8090<br>Tel: (408) 721-5000<br>TWX: (910) 339-9240

## SALES OFFICES

 (Continued)
## INTERNATIONAL OFFICES

Electronica NSC de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico. 01020 D.F. Mexico
Tel: (905) 524-9402
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima. 830
8 Andar
01452 Sao Pauio. SP, Brasi
Tel: (55/11) 212-5066
Telex: 391-1131931 NSBR BR
National Semiconductor GmbH Industriestrasse 10
D-8080 Furstenfeidbruck
West Germany
Tel: 49-08141-103-0
Telex: 52764 S
National Semiconductor (UK) Ltd.
301 Harpur Centre
Horne Lane
Bedford MK40 ITR
United Kingdom
Tel: (02 34) $27002 \overline{2}$
Telex: 826209
National Semiconductor Benelux
Vorstiaan 100
B-1170 Brussels
Beigium
Tel: (02) 6725360
Telex: 61007

National Semiconductor (UK) Ltd.
1, Bianco Lunos Alle
DK-1868 Fredriksberg C
Denmark
Tel: (01) 213211
Telex: 15179
National Semiconductor
Expansion 10000
28, rue de la Redoute
F-92260 Fontenay-aux-Roses
France
Tel: (01) 46608140
Telex: 250956
National Semiconductor S.p.A.
Strada 7. Palazzo R/3
20089 Rozzano
Milanofiori
Italy
Tel: (02) 8242046/7/8/9
National Semiconductor AB
Box 2016
Stensatravagen 13
S. 12702 Skarhoimen

Sweden
Tel: (08) 970190
Telex: 1073
National Semiconductor
Calie Agustin de Foxa. 27
28036 Madrid
Spain
Tel. (01) 733-2958
Telex: 46133

## National Semiconductor

 SwitzerlandAlte Winterthurerstrasse 53
Postfach 567
Ch-8304 Wallisellen-Zurich
Tel: (01) 830-2727
Telex: 59000
National Semiconductor
Kauppakartanonkatu 7
SF-00930 Helsinki
Finland
Tel: (0) 338033
Telex: 126116
National Semiconductor Japan
Ltd.
4-403 Ikebukuro, Toshima-ku
Tokyo 171, Japan
Tel: (03) 988-213
Fax: 011-81-3-988-1700
National Semiconductor Hong Kong Ltd.
Southeast Asia Marketing
Austin Tower, 4th Floor
22-26A Austin Avenue
Tsimshatsui, Kowloon, H. K.
Tel: 852 3-7243645
Cable: NSSEAMKTG
Telex: 52996 NSSEA HX

National Semiconductor
(Australia) PTY, Ltd.
Bldg. F, 4th Floor,
MacQuarie Tech Centre
11-17 Khartoum Rd
North Ryde, N.S.W. 2113
Sydney, Australia
Tel: 61-2-887-4455
Telex: AA27173
National Semiconductor (PTE),
Ltd.
200 Cantonment Road 13-01
Southpoint
Singapore 0208
Tel: 2252226
Telex: RS 33877
National Semiconductor (Far East)
Ltd.
Taiwan Branch
P.O. Box 68-332 Taipei

7th Floor, Nan Shan Life Bldg
302 Min Chuan East Road,
Taipei, Taiwan R.O.C
Tel: (86) 02-501-7227
Telex: 22837 NSTW
Cable: NSTW TAIPEI
National Semiconductor (Far East)
Ltd.
Korea Office
Room 612,
Korea Fed. of Small Bus. Bidg
16-2, Yoido-Dong.
Youngdeungpo-Ku
Seoul, Korea
Tel: (02) 784-8051/3
Telex: K24942 NSRK


[^0]:    $(n n)=$ address of memory location $\quad d=$ signed displacement
    $\mathrm{nn}=$ Data (16 bit) $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data (8 bit)

[^1]:    $(\mathrm{nn})=$ Address of memory location $\quad \mathrm{d}=$ signed displacement
    $\mathrm{nn}=$ Data (16 bit)
    $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data (8 bit)

[^2]:    $(\mathrm{nn})=$ Address of memory location $\quad \mathrm{d}=$ signed displacement
    $\mathrm{nn}=$ Data (16 bit) $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data ( 8 bit)

[^3]:    $(\mathrm{nn})=$ Address of memory location $\quad \mathrm{d}=$ displacement
    $\mathrm{nn}=$ Data ( 16 bit )
    $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data ( 8 bit )

[^4]:    $(\mathrm{nn})=$ Address of memory location
    $n=$ Data (8 bit)

[^5]:    $(\mathrm{nn})=$ Address of memory location $\quad \mathrm{d}=$ displacement
    6
    $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data (8-bit)

[^6]:    $(\mathrm{n})$ ) = Address of memory location $d=$ displacement
    $\mathrm{nn}=$ Data $(16$ bit $) \quad \mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data ( 8 -bit)

[^7]:    $(\mathrm{nn})=$ Address of memory location $\quad \mathrm{d}=$ displacement
    $\mathrm{nn}=$ Data (16 bit)
    $\mathrm{d} 2=\mathrm{d}-2$
    $n=$ Data ( 8 -bit)

[^8]:    $(\mathrm{nn})=$ Address of memory location
    $\mathrm{nn}=$ Data (16 bit)
    d= displacement
    $\mathrm{d} 2=\mathrm{d}-2$
    $\mathrm{n}=$ Data (8-bit)

[^9]:    Dual-In-Line Package
    

    Order Number NSC810AD or NSC810AN
    See NS Package Number D40C or N40A

[^10]:    * Port C can be read by the CPU at anytime, allowing polled operation instead of interrupt driven operation.

[^11]:    *Port C can be read by the CPU at any time, allowing polled operation instead of interrupt driven operation.

[^12]:    Note: Diagonal lines indicate interval of invalid data.

[^13]:    *Port C can be read by the CPU at anytime, allowing polled operation instead of interrupt driven operation.

[^14]:    Note 1: All resistors $\pm 5 \%, 1 / 4$ watt unless otherwise designated, $125^{\circ} \mathrm{Cop}$ erating life circuit.
    Note 2: E package burn-in circuit 5244 HR is functionally identical to the $D$ package.
    Note 3: All resistors $2.7 \mathrm{k} \Omega$ unless marked otherwise.
    Note 4: All clocks 0 V to 4.5 V .
    Note 5: Device to be cooled down under power after burn-in.

[^15]:    Note 1: Applicable only when $\overline{\mathrm{ADS}}$ is tied low.
    Note 2: RCLK is equal to $t_{X H}$ and $t_{X L}$.
    Note 3: Charge and discharge time is determined by $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ and the external loading.

[^16]:    *Applicable Only When $\overline{\mathrm{ADS}}$ is Tied Low.

[^17]:    Note 1: Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

